
STM32G431_AxxLOAD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b790  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000082c  0800b970  0800b970  0001b970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c19c  0800c19c  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800c19c  0800c19c  0001c19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1a4  0800c1a4  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c1a4  0800c1a4  0001c1a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c1a8  0800c1a8  0001c1a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800c1ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000480  20000200  0800c3ac  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000680  0800c3ac  00020680  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a910  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002c32  00000000  00000000  0003ab40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017b8  00000000  00000000  0003d778  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001660  00000000  00000000  0003ef30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00020f65  00000000  00000000  00040590  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001250e  00000000  00000000  000614f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000de348  00000000  00000000  00073a03  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00151d4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072dc  00000000  00000000  00151dc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b958 	.word	0x0800b958

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	0800b958 	.word	0x0800b958

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b972 	b.w	8000fd4 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f806 	bl	8000d08 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__udivmoddi4>:
 8000d08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d0c:	9e08      	ldr	r6, [sp, #32]
 8000d0e:	4604      	mov	r4, r0
 8000d10:	4688      	mov	r8, r1
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d14b      	bne.n	8000dae <__udivmoddi4+0xa6>
 8000d16:	428a      	cmp	r2, r1
 8000d18:	4615      	mov	r5, r2
 8000d1a:	d967      	bls.n	8000dec <__udivmoddi4+0xe4>
 8000d1c:	fab2 f282 	clz	r2, r2
 8000d20:	b14a      	cbz	r2, 8000d36 <__udivmoddi4+0x2e>
 8000d22:	f1c2 0720 	rsb	r7, r2, #32
 8000d26:	fa01 f302 	lsl.w	r3, r1, r2
 8000d2a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d2e:	4095      	lsls	r5, r2
 8000d30:	ea47 0803 	orr.w	r8, r7, r3
 8000d34:	4094      	lsls	r4, r2
 8000d36:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d3a:	0c23      	lsrs	r3, r4, #16
 8000d3c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d40:	fa1f fc85 	uxth.w	ip, r5
 8000d44:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d48:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d4c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d50:	4299      	cmp	r1, r3
 8000d52:	d909      	bls.n	8000d68 <__udivmoddi4+0x60>
 8000d54:	18eb      	adds	r3, r5, r3
 8000d56:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d5a:	f080 811b 	bcs.w	8000f94 <__udivmoddi4+0x28c>
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	f240 8118 	bls.w	8000f94 <__udivmoddi4+0x28c>
 8000d64:	3f02      	subs	r7, #2
 8000d66:	442b      	add	r3, r5
 8000d68:	1a5b      	subs	r3, r3, r1
 8000d6a:	b2a4      	uxth	r4, r4
 8000d6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d78:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d7c:	45a4      	cmp	ip, r4
 8000d7e:	d909      	bls.n	8000d94 <__udivmoddi4+0x8c>
 8000d80:	192c      	adds	r4, r5, r4
 8000d82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d86:	f080 8107 	bcs.w	8000f98 <__udivmoddi4+0x290>
 8000d8a:	45a4      	cmp	ip, r4
 8000d8c:	f240 8104 	bls.w	8000f98 <__udivmoddi4+0x290>
 8000d90:	3802      	subs	r0, #2
 8000d92:	442c      	add	r4, r5
 8000d94:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d98:	eba4 040c 	sub.w	r4, r4, ip
 8000d9c:	2700      	movs	r7, #0
 8000d9e:	b11e      	cbz	r6, 8000da8 <__udivmoddi4+0xa0>
 8000da0:	40d4      	lsrs	r4, r2
 8000da2:	2300      	movs	r3, #0
 8000da4:	e9c6 4300 	strd	r4, r3, [r6]
 8000da8:	4639      	mov	r1, r7
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0xbe>
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	f000 80eb 	beq.w	8000f8e <__udivmoddi4+0x286>
 8000db8:	2700      	movs	r7, #0
 8000dba:	e9c6 0100 	strd	r0, r1, [r6]
 8000dbe:	4638      	mov	r0, r7
 8000dc0:	4639      	mov	r1, r7
 8000dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc6:	fab3 f783 	clz	r7, r3
 8000dca:	2f00      	cmp	r7, #0
 8000dcc:	d147      	bne.n	8000e5e <__udivmoddi4+0x156>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d302      	bcc.n	8000dd8 <__udivmoddi4+0xd0>
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	f200 80fa 	bhi.w	8000fcc <__udivmoddi4+0x2c4>
 8000dd8:	1a84      	subs	r4, r0, r2
 8000dda:	eb61 0303 	sbc.w	r3, r1, r3
 8000dde:	2001      	movs	r0, #1
 8000de0:	4698      	mov	r8, r3
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	d0e0      	beq.n	8000da8 <__udivmoddi4+0xa0>
 8000de6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dea:	e7dd      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000dec:	b902      	cbnz	r2, 8000df0 <__udivmoddi4+0xe8>
 8000dee:	deff      	udf	#255	; 0xff
 8000df0:	fab2 f282 	clz	r2, r2
 8000df4:	2a00      	cmp	r2, #0
 8000df6:	f040 808f 	bne.w	8000f18 <__udivmoddi4+0x210>
 8000dfa:	1b49      	subs	r1, r1, r5
 8000dfc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e00:	fa1f f885 	uxth.w	r8, r5
 8000e04:	2701      	movs	r7, #1
 8000e06:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e0a:	0c23      	lsrs	r3, r4, #16
 8000e0c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e10:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e14:	fb08 f10c 	mul.w	r1, r8, ip
 8000e18:	4299      	cmp	r1, r3
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x124>
 8000e1c:	18eb      	adds	r3, r5, r3
 8000e1e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x122>
 8000e24:	4299      	cmp	r1, r3
 8000e26:	f200 80cd 	bhi.w	8000fc4 <__udivmoddi4+0x2bc>
 8000e2a:	4684      	mov	ip, r0
 8000e2c:	1a59      	subs	r1, r3, r1
 8000e2e:	b2a3      	uxth	r3, r4
 8000e30:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e34:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e38:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e3c:	fb08 f800 	mul.w	r8, r8, r0
 8000e40:	45a0      	cmp	r8, r4
 8000e42:	d907      	bls.n	8000e54 <__udivmoddi4+0x14c>
 8000e44:	192c      	adds	r4, r5, r4
 8000e46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e4a:	d202      	bcs.n	8000e52 <__udivmoddi4+0x14a>
 8000e4c:	45a0      	cmp	r8, r4
 8000e4e:	f200 80b6 	bhi.w	8000fbe <__udivmoddi4+0x2b6>
 8000e52:	4618      	mov	r0, r3
 8000e54:	eba4 0408 	sub.w	r4, r4, r8
 8000e58:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e5c:	e79f      	b.n	8000d9e <__udivmoddi4+0x96>
 8000e5e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e62:	40bb      	lsls	r3, r7
 8000e64:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e68:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e6c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e70:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e74:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e78:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e7c:	4325      	orrs	r5, r4
 8000e7e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e82:	0c2c      	lsrs	r4, r5, #16
 8000e84:	fb08 3319 	mls	r3, r8, r9, r3
 8000e88:	fa1f fa8e 	uxth.w	sl, lr
 8000e8c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e90:	fb09 f40a 	mul.w	r4, r9, sl
 8000e94:	429c      	cmp	r4, r3
 8000e96:	fa02 f207 	lsl.w	r2, r2, r7
 8000e9a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e9e:	d90b      	bls.n	8000eb8 <__udivmoddi4+0x1b0>
 8000ea0:	eb1e 0303 	adds.w	r3, lr, r3
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	f080 8087 	bcs.w	8000fba <__udivmoddi4+0x2b2>
 8000eac:	429c      	cmp	r4, r3
 8000eae:	f240 8084 	bls.w	8000fba <__udivmoddi4+0x2b2>
 8000eb2:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb6:	4473      	add	r3, lr
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	b2ad      	uxth	r5, r5
 8000ebc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ec4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ec8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ecc:	45a2      	cmp	sl, r4
 8000ece:	d908      	bls.n	8000ee2 <__udivmoddi4+0x1da>
 8000ed0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ed4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ed8:	d26b      	bcs.n	8000fb2 <__udivmoddi4+0x2aa>
 8000eda:	45a2      	cmp	sl, r4
 8000edc:	d969      	bls.n	8000fb2 <__udivmoddi4+0x2aa>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	4474      	add	r4, lr
 8000ee2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	eba4 040a 	sub.w	r4, r4, sl
 8000eee:	454c      	cmp	r4, r9
 8000ef0:	46c2      	mov	sl, r8
 8000ef2:	464b      	mov	r3, r9
 8000ef4:	d354      	bcc.n	8000fa0 <__udivmoddi4+0x298>
 8000ef6:	d051      	beq.n	8000f9c <__udivmoddi4+0x294>
 8000ef8:	2e00      	cmp	r6, #0
 8000efa:	d069      	beq.n	8000fd0 <__udivmoddi4+0x2c8>
 8000efc:	ebb1 050a 	subs.w	r5, r1, sl
 8000f00:	eb64 0403 	sbc.w	r4, r4, r3
 8000f04:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f08:	40fd      	lsrs	r5, r7
 8000f0a:	40fc      	lsrs	r4, r7
 8000f0c:	ea4c 0505 	orr.w	r5, ip, r5
 8000f10:	e9c6 5400 	strd	r5, r4, [r6]
 8000f14:	2700      	movs	r7, #0
 8000f16:	e747      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000f18:	f1c2 0320 	rsb	r3, r2, #32
 8000f1c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f20:	4095      	lsls	r5, r2
 8000f22:	fa01 f002 	lsl.w	r0, r1, r2
 8000f26:	fa21 f303 	lsr.w	r3, r1, r3
 8000f2a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f2e:	4338      	orrs	r0, r7
 8000f30:	0c01      	lsrs	r1, r0, #16
 8000f32:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f36:	fa1f f885 	uxth.w	r8, r5
 8000f3a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f42:	fb07 f308 	mul.w	r3, r7, r8
 8000f46:	428b      	cmp	r3, r1
 8000f48:	fa04 f402 	lsl.w	r4, r4, r2
 8000f4c:	d907      	bls.n	8000f5e <__udivmoddi4+0x256>
 8000f4e:	1869      	adds	r1, r5, r1
 8000f50:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f54:	d22f      	bcs.n	8000fb6 <__udivmoddi4+0x2ae>
 8000f56:	428b      	cmp	r3, r1
 8000f58:	d92d      	bls.n	8000fb6 <__udivmoddi4+0x2ae>
 8000f5a:	3f02      	subs	r7, #2
 8000f5c:	4429      	add	r1, r5
 8000f5e:	1acb      	subs	r3, r1, r3
 8000f60:	b281      	uxth	r1, r0
 8000f62:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f66:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f6e:	fb00 f308 	mul.w	r3, r0, r8
 8000f72:	428b      	cmp	r3, r1
 8000f74:	d907      	bls.n	8000f86 <__udivmoddi4+0x27e>
 8000f76:	1869      	adds	r1, r5, r1
 8000f78:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f7c:	d217      	bcs.n	8000fae <__udivmoddi4+0x2a6>
 8000f7e:	428b      	cmp	r3, r1
 8000f80:	d915      	bls.n	8000fae <__udivmoddi4+0x2a6>
 8000f82:	3802      	subs	r0, #2
 8000f84:	4429      	add	r1, r5
 8000f86:	1ac9      	subs	r1, r1, r3
 8000f88:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f8c:	e73b      	b.n	8000e06 <__udivmoddi4+0xfe>
 8000f8e:	4637      	mov	r7, r6
 8000f90:	4630      	mov	r0, r6
 8000f92:	e709      	b.n	8000da8 <__udivmoddi4+0xa0>
 8000f94:	4607      	mov	r7, r0
 8000f96:	e6e7      	b.n	8000d68 <__udivmoddi4+0x60>
 8000f98:	4618      	mov	r0, r3
 8000f9a:	e6fb      	b.n	8000d94 <__udivmoddi4+0x8c>
 8000f9c:	4541      	cmp	r1, r8
 8000f9e:	d2ab      	bcs.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fa0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000fa4:	eb69 020e 	sbc.w	r2, r9, lr
 8000fa8:	3801      	subs	r0, #1
 8000faa:	4613      	mov	r3, r2
 8000fac:	e7a4      	b.n	8000ef8 <__udivmoddi4+0x1f0>
 8000fae:	4660      	mov	r0, ip
 8000fb0:	e7e9      	b.n	8000f86 <__udivmoddi4+0x27e>
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	e795      	b.n	8000ee2 <__udivmoddi4+0x1da>
 8000fb6:	4667      	mov	r7, ip
 8000fb8:	e7d1      	b.n	8000f5e <__udivmoddi4+0x256>
 8000fba:	4681      	mov	r9, r0
 8000fbc:	e77c      	b.n	8000eb8 <__udivmoddi4+0x1b0>
 8000fbe:	3802      	subs	r0, #2
 8000fc0:	442c      	add	r4, r5
 8000fc2:	e747      	b.n	8000e54 <__udivmoddi4+0x14c>
 8000fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc8:	442b      	add	r3, r5
 8000fca:	e72f      	b.n	8000e2c <__udivmoddi4+0x124>
 8000fcc:	4638      	mov	r0, r7
 8000fce:	e708      	b.n	8000de2 <__udivmoddi4+0xda>
 8000fd0:	4637      	mov	r7, r6
 8000fd2:	e6e9      	b.n	8000da8 <__udivmoddi4+0xa0>

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <debugPrintln>:
	uint32_t   measuredPower;
	float   amperehours;
	float   watthours;
};

void debugPrintln(UART_HandleTypeDef *huart, char _out[]){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	6039      	str	r1, [r7, #0]
    txDone = false;
 8000fe2:	4b17      	ldr	r3, [pc, #92]	; (8001040 <debugPrintln+0x68>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(huart, (uint8_t *) _out, strlen(_out));
 8000fe8:	6838      	ldr	r0, [r7, #0]
 8000fea:	f7ff f919 	bl	8000220 <strlen>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	6839      	ldr	r1, [r7, #0]
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f006 fe48 	bl	8007c8c <HAL_UART_Transmit_IT>
	while(!txDone);
 8000ffc:	bf00      	nop
 8000ffe:	4b10      	ldr	r3, [pc, #64]	; (8001040 <debugPrintln+0x68>)
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	f083 0301 	eor.w	r3, r3, #1
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1f8      	bne.n	8000ffe <debugPrintln+0x26>
	char newline[2] = "\r\n";
 800100c:	f640 230d 	movw	r3, #2573	; 0xa0d
 8001010:	81bb      	strh	r3, [r7, #12]
    txDone = false;
 8001012:	4b0b      	ldr	r3, [pc, #44]	; (8001040 <debugPrintln+0x68>)
 8001014:	2200      	movs	r2, #0
 8001016:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(huart, (uint8_t *) newline, 2);
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	2202      	movs	r2, #2
 800101e:	4619      	mov	r1, r3
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f006 fe33 	bl	8007c8c <HAL_UART_Transmit_IT>
	while(!txDone);
 8001026:	bf00      	nop
 8001028:	4b05      	ldr	r3, [pc, #20]	; (8001040 <debugPrintln+0x68>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	f083 0301 	eor.w	r3, r3, #1
 8001030:	b2db      	uxtb	r3, r3
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1f8      	bne.n	8001028 <debugPrintln+0x50>

}
 8001036:	bf00      	nop
 8001038:	3710      	adds	r7, #16
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000004 	.word	0x20000004
 8001044:	00000000 	.word	0x00000000

08001048 <adc2Temperature>:

uint16_t adc2Temperature(uint16_t adcValue, uint16_t adcResolution){
 8001048:	b590      	push	{r4, r7, lr}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	460a      	mov	r2, r1
 8001052:	80fb      	strh	r3, [r7, #6]
 8001054:	4613      	mov	r3, r2
 8001056:	80bb      	strh	r3, [r7, #4]
	//25777
	temperatureC = adcResolution / adcValue - 1;
 8001058:	88ba      	ldrh	r2, [r7, #4]
 800105a:	88fb      	ldrh	r3, [r7, #6]
 800105c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001060:	b29b      	uxth	r3, r3
 8001062:	3b01      	subs	r3, #1
 8001064:	ee07 3a90 	vmov	s15, r3
 8001068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800106c:	4b42      	ldr	r3, [pc, #264]	; (8001178 <adc2Temperature+0x130>)
 800106e:	edc3 7a00 	vstr	s15, [r3]
	temperatureC = SERIESRESISTOR / temperatureC;
 8001072:	4b41      	ldr	r3, [pc, #260]	; (8001178 <adc2Temperature+0x130>)
 8001074:	ed93 7a00 	vldr	s14, [r3]
 8001078:	eddf 6a40 	vldr	s13, [pc, #256]	; 800117c <adc2Temperature+0x134>
 800107c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001080:	4b3d      	ldr	r3, [pc, #244]	; (8001178 <adc2Temperature+0x130>)
 8001082:	edc3 7a00 	vstr	s15, [r3]

  temperatureC = temperatureC / THERMISTORNOMINAL;     // (R/Ro)
 8001086:	4b3c      	ldr	r3, [pc, #240]	; (8001178 <adc2Temperature+0x130>)
 8001088:	ed93 7a00 	vldr	s14, [r3]
 800108c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800117c <adc2Temperature+0x134>
 8001090:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001094:	4b38      	ldr	r3, [pc, #224]	; (8001178 <adc2Temperature+0x130>)
 8001096:	edc3 7a00 	vstr	s15, [r3]
  temperatureC = log(temperatureC);                  // ln(R/Ro)
 800109a:	4b37      	ldr	r3, [pc, #220]	; (8001178 <adc2Temperature+0x130>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa7a 	bl	8000598 <__aeabi_f2d>
 80010a4:	4603      	mov	r3, r0
 80010a6:	460c      	mov	r4, r1
 80010a8:	ec44 3b10 	vmov	d0, r3, r4
 80010ac:	f00a fa16 	bl	800b4dc <log>
 80010b0:	ec54 3b10 	vmov	r3, r4, d0
 80010b4:	4618      	mov	r0, r3
 80010b6:	4621      	mov	r1, r4
 80010b8:	f7ff fdbe 	bl	8000c38 <__aeabi_d2f>
 80010bc:	4602      	mov	r2, r0
 80010be:	4b2e      	ldr	r3, [pc, #184]	; (8001178 <adc2Temperature+0x130>)
 80010c0:	601a      	str	r2, [r3, #0]
  temperatureC /= BCOEFFICIENT;                   // 1/B * ln(R/Ro)
 80010c2:	4b2d      	ldr	r3, [pc, #180]	; (8001178 <adc2Temperature+0x130>)
 80010c4:	ed93 7a00 	vldr	s14, [r3]
 80010c8:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8001180 <adc2Temperature+0x138>
 80010cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010d0:	4b29      	ldr	r3, [pc, #164]	; (8001178 <adc2Temperature+0x130>)
 80010d2:	edc3 7a00 	vstr	s15, [r3]
  temperatureC += 1.0 / (TEMPERATURENOMINAL + 273.15); // + (1/To)
 80010d6:	4b28      	ldr	r3, [pc, #160]	; (8001178 <adc2Temperature+0x130>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f7ff fa5c 	bl	8000598 <__aeabi_f2d>
 80010e0:	a321      	add	r3, pc, #132	; (adr r3, 8001168 <adc2Temperature+0x120>)
 80010e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e6:	f7ff f8f9 	bl	80002dc <__adddf3>
 80010ea:	4603      	mov	r3, r0
 80010ec:	460c      	mov	r4, r1
 80010ee:	4618      	mov	r0, r3
 80010f0:	4621      	mov	r1, r4
 80010f2:	f7ff fda1 	bl	8000c38 <__aeabi_d2f>
 80010f6:	4602      	mov	r2, r0
 80010f8:	4b1f      	ldr	r3, [pc, #124]	; (8001178 <adc2Temperature+0x130>)
 80010fa:	601a      	str	r2, [r3, #0]
  temperatureC = 1.0 / temperatureC;                 // Invert
 80010fc:	4b1e      	ldr	r3, [pc, #120]	; (8001178 <adc2Temperature+0x130>)
 80010fe:	ed93 7a00 	vldr	s14, [r3]
 8001102:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800110a:	4b1b      	ldr	r3, [pc, #108]	; (8001178 <adc2Temperature+0x130>)
 800110c:	edc3 7a00 	vstr	s15, [r3]
  temperatureC -= 273.15;                         // convert to C
 8001110:	4b19      	ldr	r3, [pc, #100]	; (8001178 <adc2Temperature+0x130>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fa3f 	bl	8000598 <__aeabi_f2d>
 800111a:	a315      	add	r3, pc, #84	; (adr r3, 8001170 <adc2Temperature+0x128>)
 800111c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001120:	f7ff f8da 	bl	80002d8 <__aeabi_dsub>
 8001124:	4603      	mov	r3, r0
 8001126:	460c      	mov	r4, r1
 8001128:	4618      	mov	r0, r3
 800112a:	4621      	mov	r1, r4
 800112c:	f7ff fd84 	bl	8000c38 <__aeabi_d2f>
 8001130:	4602      	mov	r2, r0
 8001132:	4b11      	ldr	r3, [pc, #68]	; (8001178 <adc2Temperature+0x130>)
 8001134:	601a      	str	r2, [r3, #0]
  temperatureC *= 10;
 8001136:	4b10      	ldr	r3, [pc, #64]	; (8001178 <adc2Temperature+0x130>)
 8001138:	edd3 7a00 	vldr	s15, [r3]
 800113c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <adc2Temperature+0x130>)
 8001146:	edc3 7a00 	vstr	s15, [r3]
  return temperatureC;
 800114a:	4b0b      	ldr	r3, [pc, #44]	; (8001178 <adc2Temperature+0x130>)
 800114c:	edd3 7a00 	vldr	s15, [r3]
 8001150:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001154:	ee17 3a90 	vmov	r3, s15
 8001158:	b29b      	uxth	r3, r3
	}
 800115a:	4618      	mov	r0, r3
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	bd90      	pop	{r4, r7, pc}
 8001162:	bf00      	nop
 8001164:	f3af 8000 	nop.w
 8001168:	dcb5db83 	.word	0xdcb5db83
 800116c:	3f6b79e1 	.word	0x3f6b79e1
 8001170:	66666666 	.word	0x66666666
 8001174:	40711266 	.word	0x40711266
 8001178:	20000268 	.word	0x20000268
 800117c:	461c4000 	.word	0x461c4000
 8001180:	45734000 	.word	0x45734000

08001184 <debugPrint>:


void debugPrint(UART_HandleTypeDef *huart, char _out[]){
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
    txDone = false;
 800118e:	4b0c      	ldr	r3, [pc, #48]	; (80011c0 <debugPrint+0x3c>)
 8001190:	2200      	movs	r2, #0
 8001192:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_IT(huart, (uint8_t *) _out, strlen(_out));
 8001194:	6838      	ldr	r0, [r7, #0]
 8001196:	f7ff f843 	bl	8000220 <strlen>
 800119a:	4603      	mov	r3, r0
 800119c:	b29b      	uxth	r3, r3
 800119e:	461a      	mov	r2, r3
 80011a0:	6839      	ldr	r1, [r7, #0]
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f006 fd72 	bl	8007c8c <HAL_UART_Transmit_IT>
	while(!txDone);
 80011a8:	bf00      	nop
 80011aa:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <debugPrint+0x3c>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	f083 0301 	eor.w	r3, r3, #1
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d1f8      	bne.n	80011aa <debugPrint+0x26>
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	20000004 	.word	0x20000004

080011c4 <printHELP>:

void printHELP(UART_HandleTypeDef *huart, struct statusValues statusValues_1){
 80011c4:	b084      	sub	sp, #16
 80011c6:	b590      	push	{r4, r7, lr}
 80011c8:	b089      	sub	sp, #36	; 0x24
 80011ca:	af06      	add	r7, sp, #24
 80011cc:	6078      	str	r0, [r7, #4]
 80011ce:	f107 001c 	add.w	r0, r7, #28
 80011d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	  debugPrintln(huart, "|------------------------------------------|");
 80011d6:	4930      	ldr	r1, [pc, #192]	; (8001298 <printHELP+0xd4>)
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f7ff fefd 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "|      Axel Johansson's Electronic load    |");
 80011de:	492f      	ldr	r1, [pc, #188]	; (800129c <printHELP+0xd8>)
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f7ff fef9 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "|      Version 2.1 2020                    |");
 80011e6:	492e      	ldr	r1, [pc, #184]	; (80012a0 <printHELP+0xdc>)
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff fef5 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "|---------- Availible Commands ------------|");
 80011ee:	492d      	ldr	r1, [pc, #180]	; (80012a4 <printHELP+0xe0>)
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff fef1 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "  cc <mA> - Constant current");
 80011f6:	492c      	ldr	r1, [pc, #176]	; (80012a8 <printHELP+0xe4>)
 80011f8:	6878      	ldr	r0, [r7, #4]
 80011fa:	f7ff feed 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "  cp <mW> - Constant power(To be implemented..)");
 80011fe:	492b      	ldr	r1, [pc, #172]	; (80012ac <printHELP+0xe8>)
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	f7ff fee9 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "cr <mOhm> - Constant resistance(To be implemented..)");
 8001206:	492a      	ldr	r1, [pc, #168]	; (80012b0 <printHELP+0xec>)
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f7ff fee5 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, " fs <%/A> - Fanspeed, (0-100% OR \"A\" for Automatic) - Default: A");
 800120e:	4929      	ldr	r1, [pc, #164]	; (80012b4 <printHELP+0xf0>)
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f7ff fee1 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "  mv <mV> - Set MIN voltage - Default: 0 mV");
 8001216:	4928      	ldr	r1, [pc, #160]	; (80012b8 <printHELP+0xf4>)
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff fedd 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, " log <ms> - Interval of printing status");
 800121e:	4927      	ldr	r1, [pc, #156]	; (80012bc <printHELP+0xf8>)
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fed9 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "     stop - Turn current off");
 8001226:	4926      	ldr	r1, [pc, #152]	; (80012c0 <printHELP+0xfc>)
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7ff fed5 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "    reset - Reset charge/energy counters");
 800122e:	4925      	ldr	r1, [pc, #148]	; (80012c4 <printHELP+0x100>)
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff fed1 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "   status - Print status");
 8001236:	4924      	ldr	r1, [pc, #144]	; (80012c8 <printHELP+0x104>)
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff fecd 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "     help - Show this help");
 800123e:	4923      	ldr	r1, [pc, #140]	; (80012cc <printHELP+0x108>)
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	f7ff fec9 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, " ");
 8001246:	4922      	ldr	r1, [pc, #136]	; (80012d0 <printHELP+0x10c>)
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f7ff fec5 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "Status is printed out as:");
 800124e:	4921      	ldr	r1, [pc, #132]	; (80012d4 <printHELP+0x110>)
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f7ff fec1 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, "Timestamp[ms]; Temperature - Heatsink[deg C]; Temperature - MosFET1[deg C]; Temperature - MosFET2[deg C]; Temperature - PCB[deg C]; Set current[mA]; Measured current[mA]; Measured Voltage[mV]; Measured Power[mW]; Amperehours[mAh]; Watthours[mWh]");
 8001256:	4920      	ldr	r1, [pc, #128]	; (80012d8 <printHELP+0x114>)
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f7ff febd 	bl	8000fd8 <debugPrintln>
	  printStatus(statusValues_1, huart);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	9304      	str	r3, [sp, #16]
 8001262:	466c      	mov	r4, sp
 8001264:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001268:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800126a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800126e:	f107 031c 	add.w	r3, r7, #28
 8001272:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001274:	f000 f918 	bl	80014a8 <printStatus>
	  debugPrintln(huart, "|------------------------------------------|");
 8001278:	4907      	ldr	r1, [pc, #28]	; (8001298 <printHELP+0xd4>)
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff feac 	bl	8000fd8 <debugPrintln>
	  debugPrintln(huart, " ");
 8001280:	4913      	ldr	r1, [pc, #76]	; (80012d0 <printHELP+0x10c>)
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f7ff fea8 	bl	8000fd8 <debugPrintln>
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001292:	b004      	add	sp, #16
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	0800b970 	.word	0x0800b970
 800129c:	0800b9a0 	.word	0x0800b9a0
 80012a0:	0800b9d0 	.word	0x0800b9d0
 80012a4:	0800ba00 	.word	0x0800ba00
 80012a8:	0800ba30 	.word	0x0800ba30
 80012ac:	0800ba50 	.word	0x0800ba50
 80012b0:	0800ba80 	.word	0x0800ba80
 80012b4:	0800bab8 	.word	0x0800bab8
 80012b8:	0800bafc 	.word	0x0800bafc
 80012bc:	0800bb28 	.word	0x0800bb28
 80012c0:	0800bb50 	.word	0x0800bb50
 80012c4:	0800bb70 	.word	0x0800bb70
 80012c8:	0800bb9c 	.word	0x0800bb9c
 80012cc:	0800bbb8 	.word	0x0800bbb8
 80012d0:	0800bbd4 	.word	0x0800bbd4
 80012d4:	0800bbd8 	.word	0x0800bbd8
 80012d8:	0800bbf4 	.word	0x0800bbf4

080012dc <BEEP>:

void BEEP(TIM_HandleTypeDef *htim){
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]

	__HAL_TIM_SetCompare(htim, TIM_CHANNEL_3, 5); //update pwm value
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2205      	movs	r2, #5
 80012ea:	63da      	str	r2, [r3, #60]	; 0x3c
	HAL_Delay(20);
 80012ec:	2014      	movs	r0, #20
 80012ee:	f001 fee7 	bl	80030c0 <HAL_Delay>
	__HAL_TIM_SetCompare(htim, TIM_CHANNEL_3, 0); //update pwm value
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2200      	movs	r2, #0
 80012f8:	63da      	str	r2, [r3, #60]	; 0x3c


}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <MCP4725_write>:
void MCP4725_write(I2C_HandleTypeDef *hi2c, uint16_t outputVoltage){
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af02      	add	r7, sp, #8
 800130a:	6078      	str	r0, [r7, #4]
 800130c:	460b      	mov	r3, r1
 800130e:	807b      	strh	r3, [r7, #2]

	mcp4725Voltage = outputVoltage*outputVoltageCompensationConstant;
 8001310:	887b      	ldrh	r3, [r7, #2]
 8001312:	ee07 3a90 	vmov	s15, r3
 8001316:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800131a:	4b15      	ldr	r3, [pc, #84]	; (8001370 <MCP4725_write+0x6c>)
 800131c:	edd3 7a00 	vldr	s15, [r3]
 8001320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001324:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001328:	ee17 3a90 	vmov	r3, s15
 800132c:	b29a      	uxth	r2, r3
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MCP4725_write+0x70>)
 8001330:	801a      	strh	r2, [r3, #0]
	ADSwrite[0] = 0b01000000;
 8001332:	4b11      	ldr	r3, [pc, #68]	; (8001378 <MCP4725_write+0x74>)
 8001334:	2240      	movs	r2, #64	; 0x40
 8001336:	701a      	strb	r2, [r3, #0]
	ADSwrite[1] = mcp4725Voltage >> 4;
 8001338:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MCP4725_write+0x70>)
 800133a:	881b      	ldrh	r3, [r3, #0]
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	b29b      	uxth	r3, r3
 8001340:	b2da      	uxtb	r2, r3
 8001342:	4b0d      	ldr	r3, [pc, #52]	; (8001378 <MCP4725_write+0x74>)
 8001344:	705a      	strb	r2, [r3, #1]
	ADSwrite[2] = (mcp4725Voltage & 15) << 4;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <MCP4725_write+0x70>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	011b      	lsls	r3, r3, #4
 800134c:	b2da      	uxtb	r2, r3
 800134e:	4b0a      	ldr	r3, [pc, #40]	; (8001378 <MCP4725_write+0x74>)
 8001350:	709a      	strb	r2, [r3, #2]

	HAL_I2C_Master_Transmit(hi2c, MCP4725_ADDRESS << 1, ADSwrite, 3, 100);
 8001352:	2364      	movs	r3, #100	; 0x64
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	2303      	movs	r3, #3
 8001358:	4a07      	ldr	r2, [pc, #28]	; (8001378 <MCP4725_write+0x74>)
 800135a:	21c0      	movs	r1, #192	; 0xc0
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f003 fea3 	bl	80050a8 <HAL_I2C_Master_Transmit>
    HAL_Delay(10);
 8001362:	200a      	movs	r0, #10
 8001364:	f001 feac 	bl	80030c0 <HAL_Delay>

}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000000 	.word	0x20000000
 8001374:	2000021c 	.word	0x2000021c
 8001378:	20000280 	.word	0x20000280

0800137c <stringToInt>:


uint16_t stringToInt(char *string){
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
	uint16_t command_value = 0;
 8001384:	2300      	movs	r3, #0
 8001386:	81fb      	strh	r3, [r7, #14]
	uint8_t x=0;
 8001388:	2300      	movs	r3, #0
 800138a:	737b      	strb	r3, [r7, #13]
	while( string[x] >= '0' && string[x] <= '9' && x < 7 ){	//check how many numbers after '$' and get message ID from that
 800138c:	e012      	b.n	80013b4 <stringToInt+0x38>
		command_value *= 10;
 800138e:	89fb      	ldrh	r3, [r7, #14]
 8001390:	461a      	mov	r2, r3
 8001392:	0092      	lsls	r2, r2, #2
 8001394:	4413      	add	r3, r2
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	81fb      	strh	r3, [r7, #14]
		command_value += string[x] - '0';
 800139a:	7b7b      	ldrb	r3, [r7, #13]
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	4413      	add	r3, r2
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	89fb      	ldrh	r3, [r7, #14]
 80013a6:	4413      	add	r3, r2
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	3b30      	subs	r3, #48	; 0x30
 80013ac:	81fb      	strh	r3, [r7, #14]
		x++;
 80013ae:	7b7b      	ldrb	r3, [r7, #13]
 80013b0:	3301      	adds	r3, #1
 80013b2:	737b      	strb	r3, [r7, #13]
	while( string[x] >= '0' && string[x] <= '9' && x < 7 ){	//check how many numbers after '$' and get message ID from that
 80013b4:	7b7b      	ldrb	r3, [r7, #13]
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	4413      	add	r3, r2
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b2f      	cmp	r3, #47	; 0x2f
 80013be:	d908      	bls.n	80013d2 <stringToInt+0x56>
 80013c0:	7b7b      	ldrb	r3, [r7, #13]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	4413      	add	r3, r2
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b39      	cmp	r3, #57	; 0x39
 80013ca:	d802      	bhi.n	80013d2 <stringToInt+0x56>
 80013cc:	7b7b      	ldrb	r3, [r7, #13]
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d9dd      	bls.n	800138e <stringToInt+0x12>
	}
	return command_value;
 80013d2:	89fb      	ldrh	r3, [r7, #14]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <setFanSpeed>:


void setFanSpeed(UART_HandleTypeDef *huart, TIM_HandleTypeDef *htim, uint16_t fanspeed){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	60b9      	str	r1, [r7, #8]
 80013ea:	4613      	mov	r3, r2
 80013ec:	80fb      	strh	r3, [r7, #6]
	debugPrint(huart, "Setting Fan speed to: ");
 80013ee:	490d      	ldr	r1, [pc, #52]	; (8001424 <setFanSpeed+0x44>)
 80013f0:	68f8      	ldr	r0, [r7, #12]
 80013f2:	f7ff fec7 	bl	8001184 <debugPrint>
	sprintf(buffer, "%hu", fanspeed);
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	461a      	mov	r2, r3
 80013fa:	490b      	ldr	r1, [pc, #44]	; (8001428 <setFanSpeed+0x48>)
 80013fc:	480b      	ldr	r0, [pc, #44]	; (800142c <setFanSpeed+0x4c>)
 80013fe:	f008 fc31 	bl	8009c64 <siprintf>
	debugPrint(huart, buffer);
 8001402:	490a      	ldr	r1, [pc, #40]	; (800142c <setFanSpeed+0x4c>)
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f7ff febd 	bl	8001184 <debugPrint>
	debugPrintln(huart, "%");
 800140a:	4909      	ldr	r1, [pc, #36]	; (8001430 <setFanSpeed+0x50>)
 800140c:	68f8      	ldr	r0, [r7, #12]
 800140e:	f7ff fde3 	bl	8000fd8 <debugPrintln>
	__HAL_TIM_SetCompare(htim, TIM_CHANNEL_1, fanspeed); //update pwm value //TIM2->CCR2 = pwm;
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	88fa      	ldrh	r2, [r7, #6]
 8001418:	635a      	str	r2, [r3, #52]	; 0x34
}
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	0800bcec 	.word	0x0800bcec
 8001428:	0800bd04 	.word	0x0800bd04
 800142c:	20000274 	.word	0x20000274
 8001430:	0800bd08 	.word	0x0800bd08

08001434 <autoFanSpeed>:

void autoFanSpeed(TIM_HandleTypeDef *htim, uint16_t temp){
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	460b      	mov	r3, r1
 800143e:	807b      	strh	r3, [r7, #2]
	temp = temp/10.0;
 8001440:	887b      	ldrh	r3, [r7, #2]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff f896 	bl	8000574 <__aeabi_i2d>
 8001448:	f04f 0200 	mov.w	r2, #0
 800144c:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <autoFanSpeed+0x70>)
 800144e:	f7ff fa25 	bl	800089c <__aeabi_ddiv>
 8001452:	4603      	mov	r3, r0
 8001454:	460c      	mov	r4, r1
 8001456:	4618      	mov	r0, r3
 8001458:	4621      	mov	r1, r4
 800145a:	f7ff fbcd 	bl	8000bf8 <__aeabi_d2uiz>
 800145e:	4603      	mov	r3, r0
 8001460:	807b      	strh	r3, [r7, #2]
	if (temp>80){
 8001462:	887b      	ldrh	r3, [r7, #2]
 8001464:	2b50      	cmp	r3, #80	; 0x50
 8001466:	d904      	bls.n	8001472 <autoFanSpeed+0x3e>
		__HAL_TIM_SetCompare(htim, TIM_CHANNEL_1, 100); //update pwm value //TIM2->CCR2 = pwm;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2264      	movs	r2, #100	; 0x64
 800146e:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(htim, TIM_CHANNEL_1, 30); //update pwm value //TIM2->CCR2 = pwm;
	}
	else{
		__HAL_TIM_SetCompare(htim, TIM_CHANNEL_1, 0); //update pwm value //TIM2->CCR2 = pwm;
	}
}
 8001470:	e013      	b.n	800149a <autoFanSpeed+0x66>
	else if (temp>50){
 8001472:	887b      	ldrh	r3, [r7, #2]
 8001474:	2b32      	cmp	r3, #50	; 0x32
 8001476:	d904      	bls.n	8001482 <autoFanSpeed+0x4e>
		__HAL_TIM_SetCompare(htim, TIM_CHANNEL_1, 65); //update pwm value //TIM2->CCR2 = pwm;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2241      	movs	r2, #65	; 0x41
 800147e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001480:	e00b      	b.n	800149a <autoFanSpeed+0x66>
	else if (temp>30){
 8001482:	887b      	ldrh	r3, [r7, #2]
 8001484:	2b1e      	cmp	r3, #30
 8001486:	d904      	bls.n	8001492 <autoFanSpeed+0x5e>
		__HAL_TIM_SetCompare(htim, TIM_CHANNEL_1, 30); //update pwm value //TIM2->CCR2 = pwm;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	221e      	movs	r2, #30
 800148e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001490:	e003      	b.n	800149a <autoFanSpeed+0x66>
		__HAL_TIM_SetCompare(htim, TIM_CHANNEL_1, 0); //update pwm value //TIM2->CCR2 = pwm;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2200      	movs	r2, #0
 8001498:	635a      	str	r2, [r3, #52]	; 0x34
}
 800149a:	bf00      	nop
 800149c:	370c      	adds	r7, #12
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd90      	pop	{r4, r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40240000 	.word	0x40240000

080014a8 <printStatus>:


void printStatus(struct statusValues statusValues_1, UART_HandleTypeDef *huart){
 80014a8:	b084      	sub	sp, #16
 80014aa:	b590      	push	{r4, r7, lr}
 80014ac:	b085      	sub	sp, #20
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	f107 0420 	add.w	r4, r7, #32
 80014b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	char buffer[15];
  		memset(&buffer, '\0', sizeof(buffer));
 80014b8:	463b      	mov	r3, r7
 80014ba:	220f      	movs	r2, #15
 80014bc:	2100      	movs	r1, #0
 80014be:	4618      	mov	r0, r3
 80014c0:	f007 ff6b 	bl	800939a <memset>

		//Timestamp[ms]
	  	//sprintf(buffer, "%hu", statusValues_1.timestamp);
  		sprintf(buffer, "%8.2f", statusValues_1.timestamp/1000.0);
 80014c4:	6a3b      	ldr	r3, [r7, #32]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff f844 	bl	8000554 <__aeabi_ui2d>
 80014cc:	f04f 0200 	mov.w	r2, #0
 80014d0:	4bab      	ldr	r3, [pc, #684]	; (8001780 <printStatus+0x2d8>)
 80014d2:	f7ff f9e3 	bl	800089c <__aeabi_ddiv>
 80014d6:	4603      	mov	r3, r0
 80014d8:	460c      	mov	r4, r1
 80014da:	4638      	mov	r0, r7
 80014dc:	461a      	mov	r2, r3
 80014de:	4623      	mov	r3, r4
 80014e0:	49a8      	ldr	r1, [pc, #672]	; (8001784 <printStatus+0x2dc>)
 80014e2:	f008 fbbf 	bl	8009c64 <siprintf>
	  	//gcvt((statusValues_1.timestamp/1000.0), 6, buffer);
		debugPrint(huart, buffer);
 80014e6:	463b      	mov	r3, r7
 80014e8:	4619      	mov	r1, r3
 80014ea:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80014ec:	f7ff fe4a 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 80014f0:	463b      	mov	r3, r7
 80014f2:	220f      	movs	r2, #15
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f007 ff4f 	bl	800939a <memset>
		debugPrint(huart, "   ");
 80014fc:	49a2      	ldr	r1, [pc, #648]	; (8001788 <printStatus+0x2e0>)
 80014fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001500:	f7ff fe40 	bl	8001184 <debugPrint>

		//Temperature - Heatsink[deg C]
	  	//gcvt((statusValues_1.temperature/10.0), 6, buffer);
  		sprintf(buffer, "%5.2f", statusValues_1.temperature/10.0);
 8001504:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f834 	bl	8000574 <__aeabi_i2d>
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	4b9e      	ldr	r3, [pc, #632]	; (800178c <printStatus+0x2e4>)
 8001512:	f7ff f9c3 	bl	800089c <__aeabi_ddiv>
 8001516:	4603      	mov	r3, r0
 8001518:	460c      	mov	r4, r1
 800151a:	4638      	mov	r0, r7
 800151c:	461a      	mov	r2, r3
 800151e:	4623      	mov	r3, r4
 8001520:	499b      	ldr	r1, [pc, #620]	; (8001790 <printStatus+0x2e8>)
 8001522:	f008 fb9f 	bl	8009c64 <siprintf>
	  	debugPrint(huart, buffer);
 8001526:	463b      	mov	r3, r7
 8001528:	4619      	mov	r1, r3
 800152a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800152c:	f7ff fe2a 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 8001530:	463b      	mov	r3, r7
 8001532:	220f      	movs	r2, #15
 8001534:	2100      	movs	r1, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f007 ff2f 	bl	800939a <memset>
		debugPrint(huart, "   ");
 800153c:	4992      	ldr	r1, [pc, #584]	; (8001788 <printStatus+0x2e0>)
 800153e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001540:	f7ff fe20 	bl	8001184 <debugPrint>

		//Temperature - MosFET1[deg C]
	  	//gcvt((statusValues_1.temperature/10.0), 6, buffer);
  		sprintf(buffer, "%5.2f", statusValues_1.MOSFET1_Temp/10.0);
 8001544:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff f814 	bl	8000574 <__aeabi_i2d>
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	4b8e      	ldr	r3, [pc, #568]	; (800178c <printStatus+0x2e4>)
 8001552:	f7ff f9a3 	bl	800089c <__aeabi_ddiv>
 8001556:	4603      	mov	r3, r0
 8001558:	460c      	mov	r4, r1
 800155a:	4638      	mov	r0, r7
 800155c:	461a      	mov	r2, r3
 800155e:	4623      	mov	r3, r4
 8001560:	498b      	ldr	r1, [pc, #556]	; (8001790 <printStatus+0x2e8>)
 8001562:	f008 fb7f 	bl	8009c64 <siprintf>
	  	debugPrint(huart, buffer);
 8001566:	463b      	mov	r3, r7
 8001568:	4619      	mov	r1, r3
 800156a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800156c:	f7ff fe0a 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 8001570:	463b      	mov	r3, r7
 8001572:	220f      	movs	r2, #15
 8001574:	2100      	movs	r1, #0
 8001576:	4618      	mov	r0, r3
 8001578:	f007 ff0f 	bl	800939a <memset>
		debugPrint(huart, "   ");
 800157c:	4982      	ldr	r1, [pc, #520]	; (8001788 <printStatus+0x2e0>)
 800157e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001580:	f7ff fe00 	bl	8001184 <debugPrint>

		//Temperature - MosFET2[deg C]
	  	//gcvt((statusValues_1.temperature/10.0), 6, buffer);
  		sprintf(buffer, "%5.2f", statusValues_1.MOSFET2_Temp/10.0);
 8001584:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001586:	4618      	mov	r0, r3
 8001588:	f7fe fff4 	bl	8000574 <__aeabi_i2d>
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	4b7e      	ldr	r3, [pc, #504]	; (800178c <printStatus+0x2e4>)
 8001592:	f7ff f983 	bl	800089c <__aeabi_ddiv>
 8001596:	4603      	mov	r3, r0
 8001598:	460c      	mov	r4, r1
 800159a:	4638      	mov	r0, r7
 800159c:	461a      	mov	r2, r3
 800159e:	4623      	mov	r3, r4
 80015a0:	497b      	ldr	r1, [pc, #492]	; (8001790 <printStatus+0x2e8>)
 80015a2:	f008 fb5f 	bl	8009c64 <siprintf>
	  	debugPrint(huart, buffer);
 80015a6:	463b      	mov	r3, r7
 80015a8:	4619      	mov	r1, r3
 80015aa:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80015ac:	f7ff fdea 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 80015b0:	463b      	mov	r3, r7
 80015b2:	220f      	movs	r2, #15
 80015b4:	2100      	movs	r1, #0
 80015b6:	4618      	mov	r0, r3
 80015b8:	f007 feef 	bl	800939a <memset>
		debugPrint(huart, "   ");
 80015bc:	4972      	ldr	r1, [pc, #456]	; (8001788 <printStatus+0x2e0>)
 80015be:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80015c0:	f7ff fde0 	bl	8001184 <debugPrint>

		//Temperature - PCB[deg C]
	  	//gcvt((statusValues_1.temperature/10.0), 6, buffer);
  		sprintf(buffer, "%5.2f", statusValues_1.PCB_Temp/10.0);
 80015c4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe ffd4 	bl	8000574 <__aeabi_i2d>
 80015cc:	f04f 0200 	mov.w	r2, #0
 80015d0:	4b6e      	ldr	r3, [pc, #440]	; (800178c <printStatus+0x2e4>)
 80015d2:	f7ff f963 	bl	800089c <__aeabi_ddiv>
 80015d6:	4603      	mov	r3, r0
 80015d8:	460c      	mov	r4, r1
 80015da:	4638      	mov	r0, r7
 80015dc:	461a      	mov	r2, r3
 80015de:	4623      	mov	r3, r4
 80015e0:	496b      	ldr	r1, [pc, #428]	; (8001790 <printStatus+0x2e8>)
 80015e2:	f008 fb3f 	bl	8009c64 <siprintf>
	  	debugPrint(huart, buffer);
 80015e6:	463b      	mov	r3, r7
 80015e8:	4619      	mov	r1, r3
 80015ea:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80015ec:	f7ff fdca 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 80015f0:	463b      	mov	r3, r7
 80015f2:	220f      	movs	r2, #15
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f007 fecf 	bl	800939a <memset>
		debugPrint(huart, "   ");
 80015fc:	4962      	ldr	r1, [pc, #392]	; (8001788 <printStatus+0x2e0>)
 80015fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001600:	f7ff fdc0 	bl	8001184 <debugPrint>

		//Set current[mA]
	  	//sprintf(buffer, "%hu", statusValues_1.setCurrent);
	  	//gcvt((statusValues_1.setCurrent/1000.0), 6, buffer);
  		sprintf(buffer, "%7.2f", statusValues_1.setCurrent/1000.0);
 8001604:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ffb4 	bl	8000574 <__aeabi_i2d>
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	4b5b      	ldr	r3, [pc, #364]	; (8001780 <printStatus+0x2d8>)
 8001612:	f7ff f943 	bl	800089c <__aeabi_ddiv>
 8001616:	4603      	mov	r3, r0
 8001618:	460c      	mov	r4, r1
 800161a:	4638      	mov	r0, r7
 800161c:	461a      	mov	r2, r3
 800161e:	4623      	mov	r3, r4
 8001620:	495c      	ldr	r1, [pc, #368]	; (8001794 <printStatus+0x2ec>)
 8001622:	f008 fb1f 	bl	8009c64 <siprintf>
	  	debugPrint(huart, buffer);
 8001626:	463b      	mov	r3, r7
 8001628:	4619      	mov	r1, r3
 800162a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800162c:	f7ff fdaa 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 8001630:	463b      	mov	r3, r7
 8001632:	220f      	movs	r2, #15
 8001634:	2100      	movs	r1, #0
 8001636:	4618      	mov	r0, r3
 8001638:	f007 feaf 	bl	800939a <memset>
		debugPrint(huart, "   ");
 800163c:	4952      	ldr	r1, [pc, #328]	; (8001788 <printStatus+0x2e0>)
 800163e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001640:	f7ff fda0 	bl	8001184 <debugPrint>

		//Measured current[mA]
	  	//sprintf(buffer, "%hu", statusValues_1.measuredCurrent);
	  	//gcvt((statusValues_1.measuredCurrent/1000.0), 6, buffer);
  		sprintf(buffer, "%7.2f", statusValues_1.measuredCurrent/1000.0);
 8001644:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001646:	4618      	mov	r0, r3
 8001648:	f7fe ff94 	bl	8000574 <__aeabi_i2d>
 800164c:	f04f 0200 	mov.w	r2, #0
 8001650:	4b4b      	ldr	r3, [pc, #300]	; (8001780 <printStatus+0x2d8>)
 8001652:	f7ff f923 	bl	800089c <__aeabi_ddiv>
 8001656:	4603      	mov	r3, r0
 8001658:	460c      	mov	r4, r1
 800165a:	4638      	mov	r0, r7
 800165c:	461a      	mov	r2, r3
 800165e:	4623      	mov	r3, r4
 8001660:	494c      	ldr	r1, [pc, #304]	; (8001794 <printStatus+0x2ec>)
 8001662:	f008 faff 	bl	8009c64 <siprintf>
  		debugPrint(huart, buffer);
 8001666:	463b      	mov	r3, r7
 8001668:	4619      	mov	r1, r3
 800166a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800166c:	f7ff fd8a 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 8001670:	463b      	mov	r3, r7
 8001672:	220f      	movs	r2, #15
 8001674:	2100      	movs	r1, #0
 8001676:	4618      	mov	r0, r3
 8001678:	f007 fe8f 	bl	800939a <memset>
		debugPrint(huart, "   ");
 800167c:	4942      	ldr	r1, [pc, #264]	; (8001788 <printStatus+0x2e0>)
 800167e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001680:	f7ff fd80 	bl	8001184 <debugPrint>


		//Measured Voltage[mV]
	  	//sprintf(buffer, "%hu", statusValues_1.measuredVoltage);
	  	//gcvt((statusValues_1.measuredVoltage/1000.0), 6, buffer);
  		sprintf(buffer, "%4.2f", statusValues_1.measuredVoltage/1000.0);
 8001684:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001686:	4618      	mov	r0, r3
 8001688:	f7fe ff74 	bl	8000574 <__aeabi_i2d>
 800168c:	f04f 0200 	mov.w	r2, #0
 8001690:	4b3b      	ldr	r3, [pc, #236]	; (8001780 <printStatus+0x2d8>)
 8001692:	f7ff f903 	bl	800089c <__aeabi_ddiv>
 8001696:	4603      	mov	r3, r0
 8001698:	460c      	mov	r4, r1
 800169a:	4638      	mov	r0, r7
 800169c:	461a      	mov	r2, r3
 800169e:	4623      	mov	r3, r4
 80016a0:	493d      	ldr	r1, [pc, #244]	; (8001798 <printStatus+0x2f0>)
 80016a2:	f008 fadf 	bl	8009c64 <siprintf>
	  	debugPrint(huart, buffer);
 80016a6:	463b      	mov	r3, r7
 80016a8:	4619      	mov	r1, r3
 80016aa:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80016ac:	f7ff fd6a 	bl	8001184 <debugPrint>
	  	memset(&buffer, '\0', sizeof(buffer));
 80016b0:	463b      	mov	r3, r7
 80016b2:	220f      	movs	r2, #15
 80016b4:	2100      	movs	r1, #0
 80016b6:	4618      	mov	r0, r3
 80016b8:	f007 fe6f 	bl	800939a <memset>
		debugPrint(huart, "   ");
 80016bc:	4932      	ldr	r1, [pc, #200]	; (8001788 <printStatus+0x2e0>)
 80016be:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80016c0:	f7ff fd60 	bl	8001184 <debugPrint>

		//Measured Power[mW]
		//sprintf(buffer, "%hu", statusValues_1.measuredPower);
	  	//gcvt((statusValues_1.measuredPower/1.0), 6, buffer);
  		sprintf(buffer, "%5.2f", statusValues_1.measuredPower/1000.0);
 80016c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff44 	bl	8000554 <__aeabi_ui2d>
 80016cc:	f04f 0200 	mov.w	r2, #0
 80016d0:	4b2b      	ldr	r3, [pc, #172]	; (8001780 <printStatus+0x2d8>)
 80016d2:	f7ff f8e3 	bl	800089c <__aeabi_ddiv>
 80016d6:	4603      	mov	r3, r0
 80016d8:	460c      	mov	r4, r1
 80016da:	4638      	mov	r0, r7
 80016dc:	461a      	mov	r2, r3
 80016de:	4623      	mov	r3, r4
 80016e0:	492b      	ldr	r1, [pc, #172]	; (8001790 <printStatus+0x2e8>)
 80016e2:	f008 fabf 	bl	8009c64 <siprintf>
  		debugPrint(huart, buffer);
 80016e6:	463b      	mov	r3, r7
 80016e8:	4619      	mov	r1, r3
 80016ea:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80016ec:	f7ff fd4a 	bl	8001184 <debugPrint>
		memset(&buffer, '\0', sizeof(buffer));
 80016f0:	463b      	mov	r3, r7
 80016f2:	220f      	movs	r2, #15
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f007 fe4f 	bl	800939a <memset>
		debugPrint(huart, "   ");
 80016fc:	4922      	ldr	r1, [pc, #136]	; (8001788 <printStatus+0x2e0>)
 80016fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001700:	f7ff fd40 	bl	8001184 <debugPrint>

		//Amperehours[mAh]
		//sprintf(buffer, "%hu", statusValues_1.amperehours);
	  	//gcvt((statusValues_1.amperehours/1000000000.0), 6, buffer);
  		sprintf(buffer, "%5.2f", statusValues_1.amperehours);
 8001704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe ff46 	bl	8000598 <__aeabi_f2d>
 800170c:	4603      	mov	r3, r0
 800170e:	460c      	mov	r4, r1
 8001710:	4638      	mov	r0, r7
 8001712:	461a      	mov	r2, r3
 8001714:	4623      	mov	r3, r4
 8001716:	491e      	ldr	r1, [pc, #120]	; (8001790 <printStatus+0x2e8>)
 8001718:	f008 faa4 	bl	8009c64 <siprintf>
  		debugPrint(huart, buffer);
 800171c:	463b      	mov	r3, r7
 800171e:	4619      	mov	r1, r3
 8001720:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001722:	f7ff fd2f 	bl	8001184 <debugPrint>
		memset(&buffer, '\0', sizeof(buffer));
 8001726:	463b      	mov	r3, r7
 8001728:	220f      	movs	r2, #15
 800172a:	2100      	movs	r1, #0
 800172c:	4618      	mov	r0, r3
 800172e:	f007 fe34 	bl	800939a <memset>
		debugPrint(huart, "   ");
 8001732:	4915      	ldr	r1, [pc, #84]	; (8001788 <printStatus+0x2e0>)
 8001734:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001736:	f7ff fd25 	bl	8001184 <debugPrint>

		//Watthours[mWh]
		//sprintf(buffer, "%hu", statusValues_1.watthours);
	  	//gcvt((statusValues_1.watthours/1000000000.0), 6, buffer);
  		sprintf(buffer, "%5.2f", statusValues_1.watthours);
 800173a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe ff2b 	bl	8000598 <__aeabi_f2d>
 8001742:	4603      	mov	r3, r0
 8001744:	460c      	mov	r4, r1
 8001746:	4638      	mov	r0, r7
 8001748:	461a      	mov	r2, r3
 800174a:	4623      	mov	r3, r4
 800174c:	4910      	ldr	r1, [pc, #64]	; (8001790 <printStatus+0x2e8>)
 800174e:	f008 fa89 	bl	8009c64 <siprintf>
  		debugPrint(huart, buffer);
 8001752:	463b      	mov	r3, r7
 8001754:	4619      	mov	r1, r3
 8001756:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001758:	f7ff fd14 	bl	8001184 <debugPrint>
		memset(&buffer, '\0', sizeof(buffer));
 800175c:	463b      	mov	r3, r7
 800175e:	220f      	movs	r2, #15
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f007 fe19 	bl	800939a <memset>
		debugPrintln(huart, "   ");
 8001768:	4907      	ldr	r1, [pc, #28]	; (8001788 <printStatus+0x2e0>)
 800176a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800176c:	f7ff fc34 	bl	8000fd8 <debugPrintln>

}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800177a:	b004      	add	sp, #16
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	408f4000 	.word	0x408f4000
 8001784:	0800bd0c 	.word	0x0800bd0c
 8001788:	0800bd14 	.word	0x0800bd14
 800178c:	40240000 	.word	0x40240000
 8001790:	0800bd18 	.word	0x0800bd18
 8001794:	0800bd20 	.word	0x0800bd20
 8001798:	0800bd28 	.word	0x0800bd28

0800179c <HAL_UART_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *UartHandle)

{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]

 /* Set transmission flag: transfer complete */

txDone = true;
 80017a4:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <HAL_UART_TxCpltCallback+0x1c>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	601a      	str	r2, [r3, #0]

}
 80017aa:	bf00      	nop
 80017ac:	370c      	adds	r7, #12
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	20000004 	.word	0x20000004

080017bc <HAL_UART_RxCpltCallback>:

// This callback is called by the HAL_UART_IRQHandler when the given number of bytes are received
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2, &byte, 1);//Restart the interrupt reception mode
 80017c4:	2201      	movs	r2, #1
 80017c6:	4923      	ldr	r1, [pc, #140]	; (8001854 <HAL_UART_RxCpltCallback+0x98>)
 80017c8:	4823      	ldr	r0, [pc, #140]	; (8001858 <HAL_UART_RxCpltCallback+0x9c>)
 80017ca:	f006 fae3 	bl	8007d94 <HAL_UART_Receive_IT>
	static int rx_index = 0;
	//if (USART_GetITStatus(USART2, USART_IT_RXNE) != RESET) // Received character?
	if (huart->Instance == USART2)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a22      	ldr	r2, [pc, #136]	; (800185c <HAL_UART_RxCpltCallback+0xa0>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d138      	bne.n	800184a <HAL_UART_RxCpltCallback+0x8e>
	{
		//char rx = HAL_UART_Receive_IT(&huart2, &byte, 1);
		//HAL_UART_Transmit(&huart2, &byte, 1, 10);
		rx = byte;
 80017d8:	4b1e      	ldr	r3, [pc, #120]	; (8001854 <HAL_UART_RxCpltCallback+0x98>)
 80017da:	781a      	ldrb	r2, [r3, #0]
 80017dc:	4b20      	ldr	r3, [pc, #128]	; (8001860 <HAL_UART_RxCpltCallback+0xa4>)
 80017de:	701a      	strb	r2, [r3, #0]
		if ((rx == '\r') || (rx == '\n')) // Is this an end-of-line condition, either will suffice?
 80017e0:	4b1f      	ldr	r3, [pc, #124]	; (8001860 <HAL_UART_RxCpltCallback+0xa4>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	2b0d      	cmp	r3, #13
 80017e6:	d003      	beq.n	80017f0 <HAL_UART_RxCpltCallback+0x34>
 80017e8:	4b1d      	ldr	r3, [pc, #116]	; (8001860 <HAL_UART_RxCpltCallback+0xa4>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	2b0a      	cmp	r3, #10
 80017ee:	d11b      	bne.n	8001828 <HAL_UART_RxCpltCallback+0x6c>
		{
			if (rx_index != 0) // Line has some content?
 80017f0:	4b1c      	ldr	r3, [pc, #112]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d028      	beq.n	800184a <HAL_UART_RxCpltCallback+0x8e>
			{
				memcpy((void *)line_buffer, rx_buffer, rx_index); // Copy to static line buffer from dynamic receive buffer
 80017f8:	4b1a      	ldr	r3, [pc, #104]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	461a      	mov	r2, r3
 80017fe:	491a      	ldr	r1, [pc, #104]	; (8001868 <HAL_UART_RxCpltCallback+0xac>)
 8001800:	481a      	ldr	r0, [pc, #104]	; (800186c <HAL_UART_RxCpltCallback+0xb0>)
 8001802:	f007 fdbf 	bl	8009384 <memcpy>
				line_buffer[rx_index] = 0; // Add terminating NUL
 8001806:	4b17      	ldr	r3, [pc, #92]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a18      	ldr	r2, [pc, #96]	; (800186c <HAL_UART_RxCpltCallback+0xb0>)
 800180c:	2100      	movs	r1, #0
 800180e:	54d1      	strb	r1, [r2, r3]
				line_valid = 1; // flag new line valid for processing
 8001810:	4b17      	ldr	r3, [pc, #92]	; (8001870 <HAL_UART_RxCpltCallback+0xb4>)
 8001812:	2201      	movs	r2, #1
 8001814:	601a      	str	r2, [r3, #0]
				rx_index = 0; // Reset content pointer
 8001816:	4b13      	ldr	r3, [pc, #76]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
				memset(&rx_buffer, '\0', sizeof(rx_buffer));
 800181c:	220a      	movs	r2, #10
 800181e:	2100      	movs	r1, #0
 8001820:	4811      	ldr	r0, [pc, #68]	; (8001868 <HAL_UART_RxCpltCallback+0xac>)
 8001822:	f007 fdba 	bl	800939a <memset>
			if (rx_index != 0) // Line has some content?
 8001826:	e010      	b.n	800184a <HAL_UART_RxCpltCallback+0x8e>
			}
		}
		else
		{
			if (rx_index == LINEMAX) // If overflows pull back to start
 8001828:	4b0e      	ldr	r3, [pc, #56]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b0a      	cmp	r3, #10
 800182e:	d102      	bne.n	8001836 <HAL_UART_RxCpltCallback+0x7a>
				rx_index = 0;
 8001830:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]
			rx_buffer[rx_index++] = rx; // Copy to buffer and increment
 8001836:	4b0b      	ldr	r3, [pc, #44]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	1c5a      	adds	r2, r3, #1
 800183c:	4909      	ldr	r1, [pc, #36]	; (8001864 <HAL_UART_RxCpltCallback+0xa8>)
 800183e:	600a      	str	r2, [r1, #0]
 8001840:	4a07      	ldr	r2, [pc, #28]	; (8001860 <HAL_UART_RxCpltCallback+0xa4>)
 8001842:	7811      	ldrb	r1, [r2, #0]
 8001844:	4a08      	ldr	r2, [pc, #32]	; (8001868 <HAL_UART_RxCpltCallback+0xac>)
 8001846:	54d1      	strb	r1, [r2, r3]
		}
	}
}
 8001848:	e7ff      	b.n	800184a <HAL_UART_RxCpltCallback+0x8e>
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000552 	.word	0x20000552
 8001858:	200005ec 	.word	0x200005ec
 800185c:	40004400 	.word	0x40004400
 8001860:	20000408 	.word	0x20000408
 8001864:	20000254 	.word	0x20000254
 8001868:	20000230 	.word	0x20000230
 800186c:	20000224 	.word	0x20000224
 8001870:	20000220 	.word	0x20000220
 8001874:	00000000 	.word	0x00000000

08001878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001878:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800187c:	b09a      	sub	sp, #104	; 0x68
 800187e:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	//Connect ADDR pin to GND and I2C slave adress will be 0X48 .
	unsigned char ADSwrite[6];
	int16_t voltage[3];
	struct statusValues my_statusValues;        /* Declare Book1 of type Book */
	my_statusValues.amperehours=0;
 8001880:	f04f 0300 	mov.w	r3, #0
 8001884:	62fb      	str	r3, [r7, #44]	; 0x2c
	my_statusValues.watthours=0;
 8001886:	f04f 0300 	mov.w	r3, #0
 800188a:	633b      	str	r3, [r7, #48]	; 0x30
	my_statusValues.setCurrent=0;
 800188c:	2300      	movs	r3, #0
 800188e:	837b      	strh	r3, [r7, #26]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001890:	f001 fba5 	bl	8002fde <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001894:	f000 fc1a 	bl	80020cc <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001898:	f001 f816 	bl	80028c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800189c:	f000 ffea 	bl	8002874 <MX_DMA_Init>
  MX_I2C1_Init();
 80018a0:	f000 fd4e 	bl	8002340 <MX_I2C1_Init>
  MX_TIM1_Init();
 80018a4:	f000 fd8c 	bl	80023c0 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80018a8:	f000 ff98 	bl	80027dc <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80018ac:	f000 fefc 	bl	80026a8 <MX_TIM4_Init>
  MX_TIM2_Init();
 80018b0:	f000 fe36 	bl	8002520 <MX_TIM2_Init>
  MX_ADC1_Init();
 80018b4:	f000 fc66 	bl	8002184 <MX_ADC1_Init>
  MX_ADC2_Init();
 80018b8:	f000 fcdc 	bl	8002274 <MX_ADC2_Init>
  MX_TIM3_Init();
 80018bc:	f000 fe7e 	bl	80025bc <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80018c0:	f000 ff40 	bl	8002744 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim1);
 80018c4:	48ba      	ldr	r0, [pc, #744]	; (8001bb0 <main+0x338>)
 80018c6:	f005 f881 	bl	80069cc <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1); //Start Pwm signal on PB-6 Pin
 80018ca:	2100      	movs	r1, #0
 80018cc:	48b8      	ldr	r0, [pc, #736]	; (8001bb0 <main+0x338>)
 80018ce:	f005 f941 	bl	8006b54 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start(&htim3);
 80018d2:	48b8      	ldr	r0, [pc, #736]	; (8001bb4 <main+0x33c>)
 80018d4:	f005 f87a 	bl	80069cc <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_3); //Start Pwm signal on PB-6 Pin
 80018d8:	2108      	movs	r1, #8
 80018da:	48b6      	ldr	r0, [pc, #728]	; (8001bb4 <main+0x33c>)
 80018dc:	f005 f93a 	bl	8006b54 <HAL_TIM_PWM_Start>

	HAL_UART_Receive_IT(&huart2, &byte, 1);//Start the interrupt reception mode
 80018e0:	2201      	movs	r2, #1
 80018e2:	49b5      	ldr	r1, [pc, #724]	; (8001bb8 <main+0x340>)
 80018e4:	48b5      	ldr	r0, [pc, #724]	; (8001bbc <main+0x344>)
 80018e6:	f006 fa55 	bl	8007d94 <HAL_UART_Receive_IT>

    /* USER CODE BEGIN 3 */



	    for(int i=0; i< 3; i++){
 80018ea:	2300      	movs	r3, #0
 80018ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80018ee:	e059      	b.n	80019a4 <main+0x12c>

	    	ADSwrite[0] = 0x01;
 80018f0:	2301      	movs	r3, #1
 80018f2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c

	    				switch(i){
 80018f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d007      	beq.n	800190c <main+0x94>
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d009      	beq.n	8001914 <main+0x9c>
 8001900:	2b00      	cmp	r3, #0
 8001902:	d10b      	bne.n	800191c <main+0xa4>
	    					case(0):
	    						ADSwrite[1] = 0xC1; //11000001
 8001904:	23c1      	movs	r3, #193	; 0xc1
 8001906:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	    					break;
 800190a:	e007      	b.n	800191c <main+0xa4>
	    					case(1):
	    						ADSwrite[1] = 0xD1; //11010001
 800190c:	23d1      	movs	r3, #209	; 0xd1
 800190e:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	    					break;
 8001912:	e003      	b.n	800191c <main+0xa4>
	    					case(2):
								ADSwrite[1] = 0xF1;//ADSwrite[1] = 0xE1;
 8001914:	23f1      	movs	r3, #241	; 0xf1
 8001916:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	    					break;
 800191a:	bf00      	nop
	    					case(3):
	    						ADSwrite[1] = 0xF1;
	    					break;*/
	    				}

	    				ADSwrite[2] = 0x83; //10000011 LSB
 800191c:	2383      	movs	r3, #131	; 0x83
 800191e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	    				HAL_I2C_Master_Transmit(&hi2c1, ADS1115_ADDRESS << 1, ADSwrite, 3, 100);
 8001922:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001926:	2364      	movs	r3, #100	; 0x64
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2303      	movs	r3, #3
 800192c:	2190      	movs	r1, #144	; 0x90
 800192e:	48a4      	ldr	r0, [pc, #656]	; (8001bc0 <main+0x348>)
 8001930:	f003 fbba 	bl	80050a8 <HAL_I2C_Master_Transmit>
	    				ADSwrite[0] = 0x00;
 8001934:	2300      	movs	r3, #0
 8001936:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	    				HAL_I2C_Master_Transmit(&hi2c1, ADS1115_ADDRESS << 1 , ADSwrite, 1 ,100);
 800193a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800193e:	2364      	movs	r3, #100	; 0x64
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	2301      	movs	r3, #1
 8001944:	2190      	movs	r1, #144	; 0x90
 8001946:	489e      	ldr	r0, [pc, #632]	; (8001bc0 <main+0x348>)
 8001948:	f003 fbae 	bl	80050a8 <HAL_I2C_Master_Transmit>
	    				HAL_Delay(10);//20
 800194c:	200a      	movs	r0, #10
 800194e:	f001 fbb7 	bl	80030c0 <HAL_Delay>

	    				HAL_I2C_Master_Receive(&hi2c1, ADS1115_ADDRESS <<1, ADSwrite, 2, 100);
 8001952:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001956:	2364      	movs	r3, #100	; 0x64
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	2302      	movs	r3, #2
 800195c:	2190      	movs	r1, #144	; 0x90
 800195e:	4898      	ldr	r0, [pc, #608]	; (8001bc0 <main+0x348>)
 8001960:	f003 fc96 	bl	8005290 <HAL_I2C_Master_Receive>
	    				reading = (ADSwrite[0] << 8 | ADSwrite[1] );
 8001964:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001968:	021b      	lsls	r3, r3, #8
 800196a:	b21a      	sxth	r2, r3
 800196c:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8001970:	b21b      	sxth	r3, r3
 8001972:	4313      	orrs	r3, r2
 8001974:	b21a      	sxth	r2, r3
 8001976:	4b93      	ldr	r3, [pc, #588]	; (8001bc4 <main+0x34c>)
 8001978:	801a      	strh	r2, [r3, #0]
	    				if(reading < 0) {
 800197a:	4b92      	ldr	r3, [pc, #584]	; (8001bc4 <main+0x34c>)
 800197c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001980:	2b00      	cmp	r3, #0
 8001982:	da02      	bge.n	800198a <main+0x112>
	    					reading = 0;
 8001984:	4b8f      	ldr	r3, [pc, #572]	; (8001bc4 <main+0x34c>)
 8001986:	2200      	movs	r2, #0
 8001988:	801a      	strh	r2, [r3, #0]
	    				}

	    				voltage[i] = reading;
 800198a:	4b8e      	ldr	r3, [pc, #568]	; (8001bc4 <main+0x34c>)
 800198c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001998:	440b      	add	r3, r1
 800199a:	f823 2c1c 	strh.w	r2, [r3, #-28]
	    for(int i=0; i< 3; i++){
 800199e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019a0:	3301      	adds	r3, #1
 80019a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	dda2      	ble.n	80018f0 <main+0x78>
	    		}


	    // Get ADC value
	    HAL_ADC_Start(&hadc1);
 80019aa:	4887      	ldr	r0, [pc, #540]	; (8001bc8 <main+0x350>)
 80019ac:	f001 ff5e 	bl	800386c <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80019b0:	f04f 31ff 	mov.w	r1, #4294967295
 80019b4:	4884      	ldr	r0, [pc, #528]	; (8001bc8 <main+0x350>)
 80019b6:	f002 f815 	bl	80039e4 <HAL_ADC_PollForConversion>
	    my_statusValues.MOSFET1_Temp = adc2Temperature(HAL_ADC_GetValue(&hadc1),4096);
 80019ba:	4883      	ldr	r0, [pc, #524]	; (8001bc8 <main+0x350>)
 80019bc:	f002 f8e2 	bl	8003b84 <HAL_ADC_GetValue>
 80019c0:	4603      	mov	r3, r0
 80019c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff fb3e 	bl	8001048 <adc2Temperature>
 80019cc:	4603      	mov	r3, r0
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	847b      	strh	r3, [r7, #34]	; 0x22

	    HAL_ADC_Start(&hadc2);
 80019d2:	487e      	ldr	r0, [pc, #504]	; (8001bcc <main+0x354>)
 80019d4:	f001 ff4a 	bl	800386c <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295
 80019dc:	487b      	ldr	r0, [pc, #492]	; (8001bcc <main+0x354>)
 80019de:	f002 f801 	bl	80039e4 <HAL_ADC_PollForConversion>
	    my_statusValues.MOSFET2_Temp = adc2Temperature(HAL_ADC_GetValue(&hadc2),4096);
 80019e2:	487a      	ldr	r0, [pc, #488]	; (8001bcc <main+0x354>)
 80019e4:	f002 f8ce 	bl	8003b84 <HAL_ADC_GetValue>
 80019e8:	4603      	mov	r3, r0
 80019ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fb2a 	bl	8001048 <adc2Temperature>
 80019f4:	4603      	mov	r3, r0
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	84bb      	strh	r3, [r7, #36]	; 0x24

	    HAL_ADC_Start(&hadc2);
 80019fa:	4874      	ldr	r0, [pc, #464]	; (8001bcc <main+0x354>)
 80019fc:	f001 ff36 	bl	800386c <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 8001a00:	f04f 31ff 	mov.w	r1, #4294967295
 8001a04:	4871      	ldr	r0, [pc, #452]	; (8001bcc <main+0x354>)
 8001a06:	f001 ffed 	bl	80039e4 <HAL_ADC_PollForConversion>
	    my_statusValues.PCB_Temp = adc2Temperature(HAL_ADC_GetValue(&hadc2),4096);
 8001a0a:	4870      	ldr	r0, [pc, #448]	; (8001bcc <main+0x354>)
 8001a0c:	f002 f8ba 	bl	8003b84 <HAL_ADC_GetValue>
 8001a10:	4603      	mov	r3, r0
 8001a12:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fb16 	bl	8001048 <adc2Temperature>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	84fb      	strh	r3, [r7, #38]	; 0x26



	my_statusValues.measuredVoltage = voltage[0] * voltageCompensationConstant;
 8001a22:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8001a26:	ee07 3a90 	vmov	s15, r3
 8001a2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a2e:	4b68      	ldr	r3, [pc, #416]	; (8001bd0 <main+0x358>)
 8001a30:	edd3 7a00 	vldr	s15, [r3]
 8001a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a3c:	ee17 3a90 	vmov	r3, s15
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	843b      	strh	r3, [r7, #32]
	my_statusValues.measuredCurrent = voltage[1] * currentCompensationConstant;
 8001a44:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001a48:	ee07 3a90 	vmov	s15, r3
 8001a4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a50:	4b60      	ldr	r3, [pc, #384]	; (8001bd4 <main+0x35c>)
 8001a52:	edd3 7a00 	vldr	s15, [r3]
 8001a56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a5e:	ee17 3a90 	vmov	r3, s15
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	83fb      	strh	r3, [r7, #30]
	my_statusValues.temperature = adc2Temperature(voltage[2],16628);
 8001a66:	f9b7 3038 	ldrsh.w	r3, [r7, #56]	; 0x38
 8001a6a:	f244 01f4 	movw	r1, #16628	; 0x40f4
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff faea 	bl	8001048 <adc2Temperature>
 8001a74:	4603      	mov	r3, r0
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	833b      	strh	r3, [r7, #24]

	my_statusValues.measuredPower = (my_statusValues.measuredVoltage*my_statusValues.measuredCurrent)/1000;
 8001a7a:	8c3b      	ldrh	r3, [r7, #32]
 8001a7c:	8bfa      	ldrh	r2, [r7, #30]
 8001a7e:	fb02 f303 	mul.w	r3, r2, r3
 8001a82:	4a55      	ldr	r2, [pc, #340]	; (8001bd8 <main+0x360>)
 8001a84:	fb82 1203 	smull	r1, r2, r2, r3
 8001a88:	1192      	asrs	r2, r2, #6
 8001a8a:	17db      	asrs	r3, r3, #31
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
	my_statusValues.timestamp = (HAL_GetTick()-zeroTimeValue);
 8001a90:	f001 fb0a 	bl	80030a8 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	4b51      	ldr	r3, [pc, #324]	; (8001bdc <main+0x364>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	617b      	str	r3, [r7, #20]

	integrationTime = HAL_GetTick()-previousMillis_INTEGRATION;
 8001a9e:	f001 fb03 	bl	80030a8 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	4b4e      	ldr	r3, [pc, #312]	; (8001be0 <main+0x368>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	4a4e      	ldr	r2, [pc, #312]	; (8001be4 <main+0x36c>)
 8001aac:	6013      	str	r3, [r2, #0]
	my_statusValues.amperehours = my_statusValues.amperehours + integrationTime * my_statusValues.measuredCurrent/3600000.0;
 8001aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7fe fd71 	bl	8000598 <__aeabi_f2d>
 8001ab6:	4604      	mov	r4, r0
 8001ab8:	460d      	mov	r5, r1
 8001aba:	8bfb      	ldrh	r3, [r7, #30]
 8001abc:	461a      	mov	r2, r3
 8001abe:	4b49      	ldr	r3, [pc, #292]	; (8001be4 <main+0x36c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	fb03 f302 	mul.w	r3, r3, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7fe fd44 	bl	8000554 <__aeabi_ui2d>
 8001acc:	a336      	add	r3, pc, #216	; (adr r3, 8001ba8 <main+0x330>)
 8001ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ad2:	f7fe fee3 	bl	800089c <__aeabi_ddiv>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4620      	mov	r0, r4
 8001adc:	4629      	mov	r1, r5
 8001ade:	f7fe fbfd 	bl	80002dc <__adddf3>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	460c      	mov	r4, r1
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	4621      	mov	r1, r4
 8001aea:	f7ff f8a5 	bl	8000c38 <__aeabi_d2f>
 8001aee:	4603      	mov	r3, r0
 8001af0:	62fb      	str	r3, [r7, #44]	; 0x2c
	my_statusValues.watthours = my_statusValues.watthours + (integrationTime * my_statusValues.measuredCurrent/3600000.0) * (my_statusValues.measuredVoltage /1000.0);
 8001af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7fe fd4f 	bl	8000598 <__aeabi_f2d>
 8001afa:	4604      	mov	r4, r0
 8001afc:	460d      	mov	r5, r1
 8001afe:	8bfb      	ldrh	r3, [r7, #30]
 8001b00:	461a      	mov	r2, r3
 8001b02:	4b38      	ldr	r3, [pc, #224]	; (8001be4 <main+0x36c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	fb03 f302 	mul.w	r3, r3, r2
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7fe fd22 	bl	8000554 <__aeabi_ui2d>
 8001b10:	a325      	add	r3, pc, #148	; (adr r3, 8001ba8 <main+0x330>)
 8001b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b16:	f7fe fec1 	bl	800089c <__aeabi_ddiv>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	4690      	mov	r8, r2
 8001b20:	4699      	mov	r9, r3
 8001b22:	8c3b      	ldrh	r3, [r7, #32]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fd25 	bl	8000574 <__aeabi_i2d>
 8001b2a:	f04f 0200 	mov.w	r2, #0
 8001b2e:	4b2e      	ldr	r3, [pc, #184]	; (8001be8 <main+0x370>)
 8001b30:	f7fe feb4 	bl	800089c <__aeabi_ddiv>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4640      	mov	r0, r8
 8001b3a:	4649      	mov	r1, r9
 8001b3c:	f7fe fd84 	bl	8000648 <__aeabi_dmul>
 8001b40:	4602      	mov	r2, r0
 8001b42:	460b      	mov	r3, r1
 8001b44:	4620      	mov	r0, r4
 8001b46:	4629      	mov	r1, r5
 8001b48:	f7fe fbc8 	bl	80002dc <__adddf3>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	460c      	mov	r4, r1
 8001b50:	4618      	mov	r0, r3
 8001b52:	4621      	mov	r1, r4
 8001b54:	f7ff f870 	bl	8000c38 <__aeabi_d2f>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	633b      	str	r3, [r7, #48]	; 0x30
	previousMillis_INTEGRATION = HAL_GetTick();
 8001b5c:	f001 faa4 	bl	80030a8 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	4b1f      	ldr	r3, [pc, #124]	; (8001be0 <main+0x368>)
 8001b64:	601a      	str	r2, [r3, #0]



	//Set current by setting voltage drop over shunt
	MCP4725_write(&hi2c1, my_statusValues.setCurrent);
 8001b66:	8b7b      	ldrh	r3, [r7, #26]
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4815      	ldr	r0, [pc, #84]	; (8001bc0 <main+0x348>)
 8001b6c:	f7ff fbca 	bl	8001304 <MCP4725_write>

if (line_valid==1){ // A new line has arrived
 8001b70:	4b1e      	ldr	r3, [pc, #120]	; (8001bec <main+0x374>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	f040 81e9 	bne.w	8001f4c <main+0x6d4>
	BEEP(&htim3);
 8001b7a:	480e      	ldr	r0, [pc, #56]	; (8001bb4 <main+0x33c>)
 8001b7c:	f7ff fbae 	bl	80012dc <BEEP>
	line_valid = 0; // clear pending flag
 8001b80:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <main+0x374>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
	debugPrint(&huart2, "Sent command: ");
 8001b86:	491a      	ldr	r1, [pc, #104]	; (8001bf0 <main+0x378>)
 8001b88:	480c      	ldr	r0, [pc, #48]	; (8001bbc <main+0x344>)
 8001b8a:	f7ff fafb 	bl	8001184 <debugPrint>
	debugPrintln(&huart2, line_buffer);
 8001b8e:	4919      	ldr	r1, [pc, #100]	; (8001bf4 <main+0x37c>)
 8001b90:	480a      	ldr	r0, [pc, #40]	; (8001bbc <main+0x344>)
 8001b92:	f7ff fa21 	bl	8000fd8 <debugPrintln>
	int i = 0;
 8001b96:	2300      	movs	r3, #0
 8001b98:	64bb      	str	r3, [r7, #72]	; 0x48
	char *p = strtok (line_buffer, " ");
 8001b9a:	4917      	ldr	r1, [pc, #92]	; (8001bf8 <main+0x380>)
 8001b9c:	4815      	ldr	r0, [pc, #84]	; (8001bf4 <main+0x37c>)
 8001b9e:	f008 f893 	bl	8009cc8 <strtok>
 8001ba2:	6478      	str	r0, [r7, #68]	; 0x44
	char *array[4];

	while (p != NULL){
 8001ba4:	e039      	b.n	8001c1a <main+0x3a2>
 8001ba6:	bf00      	nop
 8001ba8:	00000000 	.word	0x00000000
 8001bac:	414b7740 	.word	0x414b7740
 8001bb0:	20000554 	.word	0x20000554
 8001bb4:	2000040c 	.word	0x2000040c
 8001bb8:	20000552 	.word	0x20000552
 8001bbc:	200005ec 	.word	0x200005ec
 8001bc0:	200003bc 	.word	0x200003bc
 8001bc4:	20000550 	.word	0x20000550
 8001bc8:	20000458 	.word	0x20000458
 8001bcc:	20000350 	.word	0x20000350
 8001bd0:	20000010 	.word	0x20000010
 8001bd4:	20000014 	.word	0x20000014
 8001bd8:	10624dd3 	.word	0x10624dd3
 8001bdc:	20000248 	.word	0x20000248
 8001be0:	20000244 	.word	0x20000244
 8001be4:	2000024c 	.word	0x2000024c
 8001be8:	408f4000 	.word	0x408f4000
 8001bec:	20000220 	.word	0x20000220
 8001bf0:	0800bd30 	.word	0x0800bd30
 8001bf4:	20000224 	.word	0x20000224
 8001bf8:	0800bd40 	.word	0x0800bd40
		array[i++] = p;
 8001bfc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bfe:	1c5a      	adds	r2, r3, #1
 8001c00:	64ba      	str	r2, [r7, #72]	; 0x48
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001c08:	4413      	add	r3, r2
 8001c0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001c0c:	f843 2c4c 	str.w	r2, [r3, #-76]
		p = strtok (NULL, "/");}
 8001c10:	49a5      	ldr	r1, [pc, #660]	; (8001ea8 <main+0x630>)
 8001c12:	2000      	movs	r0, #0
 8001c14:	f008 f858 	bl	8009cc8 <strtok>
 8001c18:	6478      	str	r0, [r7, #68]	; 0x44
	while (p != NULL){
 8001c1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1ed      	bne.n	8001bfc <main+0x384>

	if((strncmp(array[0], "??" ,10) == 0) ||  (strncmp(array[0], "help" ,10) == 0) || (strncmp(array[0], "h" ,10) == 0)){
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	220a      	movs	r2, #10
 8001c24:	49a1      	ldr	r1, [pc, #644]	; (8001eac <main+0x634>)
 8001c26:	4618      	mov	r0, r3
 8001c28:	f008 f83c 	bl	8009ca4 <strncmp>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d011      	beq.n	8001c56 <main+0x3de>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	220a      	movs	r2, #10
 8001c36:	499e      	ldr	r1, [pc, #632]	; (8001eb0 <main+0x638>)
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f008 f833 	bl	8009ca4 <strncmp>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d008      	beq.n	8001c56 <main+0x3de>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	220a      	movs	r2, #10
 8001c48:	499a      	ldr	r1, [pc, #616]	; (8001eb4 <main+0x63c>)
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f008 f82a 	bl	8009ca4 <strncmp>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d10d      	bne.n	8001c72 <main+0x3fa>
		printHELP(&huart2,my_statusValues);}
 8001c56:	466d      	mov	r5, sp
 8001c58:	f107 0420 	add.w	r4, r7, #32
 8001c5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c60:	6823      	ldr	r3, [r4, #0]
 8001c62:	602b      	str	r3, [r5, #0]
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c6a:	4893      	ldr	r0, [pc, #588]	; (8001eb8 <main+0x640>)
 8001c6c:	f7ff faaa 	bl	80011c4 <printHELP>
	if((strncmp(array[0], "??" ,10) == 0) ||  (strncmp(array[0], "help" ,10) == 0) || (strncmp(array[0], "h" ,10) == 0)){
 8001c70:	e167      	b.n	8001f42 <main+0x6ca>

	else if(strncmp(array[0], "fs" ,10) == 0){
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	220a      	movs	r2, #10
 8001c76:	4991      	ldr	r1, [pc, #580]	; (8001ebc <main+0x644>)
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f008 f813 	bl	8009ca4 <strncmp>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d12c      	bne.n	8001cde <main+0x466>
		if ((strncmp(array[1], "A" ,10) == 0) || (strncmp(array[1], "a" ,10) == 0)){
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	220a      	movs	r2, #10
 8001c88:	498d      	ldr	r1, [pc, #564]	; (8001ec0 <main+0x648>)
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f008 f80a 	bl	8009ca4 <strncmp>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d008      	beq.n	8001ca8 <main+0x430>
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	220a      	movs	r2, #10
 8001c9a:	498a      	ldr	r1, [pc, #552]	; (8001ec4 <main+0x64c>)
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f008 f801 	bl	8009ca4 <strncmp>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d107      	bne.n	8001cb8 <main+0x440>
			autoFanSpeedMode=true;
 8001ca8:	4b87      	ldr	r3, [pc, #540]	; (8001ec8 <main+0x650>)
 8001caa:	2201      	movs	r2, #1
 8001cac:	601a      	str	r2, [r3, #0]
			debugPrintln(&huart2, "Setting fan speed to Auto");}
 8001cae:	4987      	ldr	r1, [pc, #540]	; (8001ecc <main+0x654>)
 8001cb0:	4881      	ldr	r0, [pc, #516]	; (8001eb8 <main+0x640>)
 8001cb2:	f7ff f991 	bl	8000fd8 <debugPrintln>
 8001cb6:	e144      	b.n	8001f42 <main+0x6ca>
		else{command_value = stringToInt(array[1]);
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff fb5e 	bl	800137c <stringToInt>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	b29a      	uxth	r2, r3
 8001cc4:	4b82      	ldr	r3, [pc, #520]	; (8001ed0 <main+0x658>)
 8001cc6:	801a      	strh	r2, [r3, #0]
			setFanSpeed(&huart2, &htim1, command_value);
 8001cc8:	4b81      	ldr	r3, [pc, #516]	; (8001ed0 <main+0x658>)
 8001cca:	881b      	ldrh	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4981      	ldr	r1, [pc, #516]	; (8001ed4 <main+0x65c>)
 8001cd0:	4879      	ldr	r0, [pc, #484]	; (8001eb8 <main+0x640>)
 8001cd2:	f7ff fb85 	bl	80013e0 <setFanSpeed>
			autoFanSpeedMode=false;
 8001cd6:	4b7c      	ldr	r3, [pc, #496]	; (8001ec8 <main+0x650>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	e131      	b.n	8001f42 <main+0x6ca>
		}
	}

	else if(strncmp(array[0], "mv" ,10) == 0){
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	220a      	movs	r2, #10
 8001ce2:	497d      	ldr	r1, [pc, #500]	; (8001ed8 <main+0x660>)
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f007 ffdd 	bl	8009ca4 <strncmp>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d119      	bne.n	8001d24 <main+0x4ac>
		command_value = stringToInt(array[1]);
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fb42 	bl	800137c <stringToInt>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	4b74      	ldr	r3, [pc, #464]	; (8001ed0 <main+0x658>)
 8001cfe:	801a      	strh	r2, [r3, #0]
		minVolt = command_value;
 8001d00:	4b73      	ldr	r3, [pc, #460]	; (8001ed0 <main+0x658>)
 8001d02:	881a      	ldrh	r2, [r3, #0]
 8001d04:	4b75      	ldr	r3, [pc, #468]	; (8001edc <main+0x664>)
 8001d06:	801a      	strh	r2, [r3, #0]
	  	debugPrint(&huart2, "Setting min voltage to: ");
 8001d08:	4975      	ldr	r1, [pc, #468]	; (8001ee0 <main+0x668>)
 8001d0a:	486b      	ldr	r0, [pc, #428]	; (8001eb8 <main+0x640>)
 8001d0c:	f7ff fa3a 	bl	8001184 <debugPrint>
	  	debugPrint(&huart2, array[1]);
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	4619      	mov	r1, r3
 8001d14:	4868      	ldr	r0, [pc, #416]	; (8001eb8 <main+0x640>)
 8001d16:	f7ff fa35 	bl	8001184 <debugPrint>

	  	debugPrintln(&huart2, "mV");
 8001d1a:	4972      	ldr	r1, [pc, #456]	; (8001ee4 <main+0x66c>)
 8001d1c:	4866      	ldr	r0, [pc, #408]	; (8001eb8 <main+0x640>)
 8001d1e:	f7ff f95b 	bl	8000fd8 <debugPrintln>
 8001d22:	e10e      	b.n	8001f42 <main+0x6ca>

		}

	else if(strncmp(array[0], "cc" ,10) == 0){
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	220a      	movs	r2, #10
 8001d28:	496f      	ldr	r1, [pc, #444]	; (8001ee8 <main+0x670>)
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f007 ffba 	bl	8009ca4 <strncmp>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d118      	bne.n	8001d68 <main+0x4f0>
		if (stringToInt(array[1]) <= 20000){
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff fb1f 	bl	800137c <stringToInt>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	f644 6320 	movw	r3, #20000	; 0x4e20
 8001d44:	429a      	cmp	r2, r3
 8001d46:	dc0a      	bgt.n	8001d5e <main+0x4e6>
			my_statusValues.setCurrent = stringToInt(array[1]);
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f7ff fb16 	bl	800137c <stringToInt>
 8001d50:	4603      	mov	r3, r0
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	837b      	strh	r3, [r7, #26]
			reportStatus = true;
 8001d56:	4b65      	ldr	r3, [pc, #404]	; (8001eec <main+0x674>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]
 8001d5c:	e0f1      	b.n	8001f42 <main+0x6ca>
		}

		else{
			debugPrintln(&huart2, "Requested current is too high... Max current is 20 A");}
 8001d5e:	4964      	ldr	r1, [pc, #400]	; (8001ef0 <main+0x678>)
 8001d60:	4855      	ldr	r0, [pc, #340]	; (8001eb8 <main+0x640>)
 8001d62:	f7ff f939 	bl	8000fd8 <debugPrintln>
 8001d66:	e0ec      	b.n	8001f42 <main+0x6ca>
		}

	else if(strncmp(array[0], "cp" ,10) == 0){
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	220a      	movs	r2, #10
 8001d6c:	4961      	ldr	r1, [pc, #388]	; (8001ef4 <main+0x67c>)
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f007 ff98 	bl	8009ca4 <strncmp>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d135      	bne.n	8001de6 <main+0x56e>
		my_statusValues.setPower = stringToInt(array[1]);
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fafd 	bl	800137c <stringToInt>
 8001d82:	4603      	mov	r3, r0
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	83bb      	strh	r3, [r7, #28]
		if (my_statusValues.setPower <= 250){
 8001d88:	8bbb      	ldrh	r3, [r7, #28]
 8001d8a:	2bfa      	cmp	r3, #250	; 0xfa
 8001d8c:	d826      	bhi.n	8001ddc <main+0x564>
			my_statusValues.setCurrent = 1000000.0*my_statusValues.setPower/my_statusValues.measuredVoltage;
 8001d8e:	8bbb      	ldrh	r3, [r7, #28]
 8001d90:	4618      	mov	r0, r3
 8001d92:	f7fe fbef 	bl	8000574 <__aeabi_i2d>
 8001d96:	a342      	add	r3, pc, #264	; (adr r3, 8001ea0 <main+0x628>)
 8001d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d9c:	f7fe fc54 	bl	8000648 <__aeabi_dmul>
 8001da0:	4603      	mov	r3, r0
 8001da2:	460c      	mov	r4, r1
 8001da4:	4625      	mov	r5, r4
 8001da6:	461c      	mov	r4, r3
 8001da8:	8c3b      	ldrh	r3, [r7, #32]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fbe2 	bl	8000574 <__aeabi_i2d>
 8001db0:	4602      	mov	r2, r0
 8001db2:	460b      	mov	r3, r1
 8001db4:	4620      	mov	r0, r4
 8001db6:	4629      	mov	r1, r5
 8001db8:	f7fe fd70 	bl	800089c <__aeabi_ddiv>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	460c      	mov	r4, r1
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	4621      	mov	r1, r4
 8001dc4:	f7fe ff18 	bl	8000bf8 <__aeabi_d2uiz>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	b29b      	uxth	r3, r3
 8001dcc:	837b      	strh	r3, [r7, #26]
			reportStatus = true;
 8001dce:	4b47      	ldr	r3, [pc, #284]	; (8001eec <main+0x674>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
			CW_MODE = true;
 8001dd4:	4b48      	ldr	r3, [pc, #288]	; (8001ef8 <main+0x680>)
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	701a      	strb	r2, [r3, #0]
 8001dda:	e0b2      	b.n	8001f42 <main+0x6ca>
		}

		else{
			debugPrintln(&huart2, "Requested power is too high... Max power is 250 W");}
 8001ddc:	4947      	ldr	r1, [pc, #284]	; (8001efc <main+0x684>)
 8001dde:	4836      	ldr	r0, [pc, #216]	; (8001eb8 <main+0x640>)
 8001de0:	f7ff f8fa 	bl	8000fd8 <debugPrintln>
 8001de4:	e0ad      	b.n	8001f42 <main+0x6ca>
		}



	else if(strncmp(array[0], "status" ,10) == 0){
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	220a      	movs	r2, #10
 8001dea:	4945      	ldr	r1, [pc, #276]	; (8001f00 <main+0x688>)
 8001dec:	4618      	mov	r0, r3
 8001dee:	f007 ff59 	bl	8009ca4 <strncmp>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10d      	bne.n	8001e14 <main+0x59c>
		printStatus(my_statusValues, &huart2);}
 8001df8:	4b2f      	ldr	r3, [pc, #188]	; (8001eb8 <main+0x640>)
 8001dfa:	9304      	str	r3, [sp, #16]
 8001dfc:	466c      	mov	r4, sp
 8001dfe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e02:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e04:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001e0e:	f7ff fb4b 	bl	80014a8 <printStatus>
 8001e12:	e096      	b.n	8001f42 <main+0x6ca>

	else if((strncmp(array[0], "stop" ,10) == 0) || strncmp(array[0], "s" ,10) == 0){
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	220a      	movs	r2, #10
 8001e18:	493a      	ldr	r1, [pc, #232]	; (8001f04 <main+0x68c>)
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f007 ff42 	bl	8009ca4 <strncmp>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d008      	beq.n	8001e38 <main+0x5c0>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	220a      	movs	r2, #10
 8001e2a:	4937      	ldr	r1, [pc, #220]	; (8001f08 <main+0x690>)
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f007 ff39 	bl	8009ca4 <strncmp>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d108      	bne.n	8001e4a <main+0x5d2>
		reportStatus = false;
 8001e38:	4b2c      	ldr	r3, [pc, #176]	; (8001eec <main+0x674>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	701a      	strb	r2, [r3, #0]
		my_statusValues.setCurrent = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	837b      	strh	r3, [r7, #26]
		CW_MODE = false;
 8001e42:	4b2d      	ldr	r3, [pc, #180]	; (8001ef8 <main+0x680>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
 8001e48:	e07b      	b.n	8001f42 <main+0x6ca>
	}

	else if(strncmp(array[0], "reset" ,10) == 0){
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	220a      	movs	r2, #10
 8001e4e:	492f      	ldr	r1, [pc, #188]	; (8001f0c <main+0x694>)
 8001e50:	4618      	mov	r0, r3
 8001e52:	f007 ff27 	bl	8009ca4 <strncmp>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d10f      	bne.n	8001e7c <main+0x604>
		debugPrintln(&huart2, "Resetting mAh, mWh and time");
 8001e5c:	492c      	ldr	r1, [pc, #176]	; (8001f10 <main+0x698>)
 8001e5e:	4816      	ldr	r0, [pc, #88]	; (8001eb8 <main+0x640>)
 8001e60:	f7ff f8ba 	bl	8000fd8 <debugPrintln>
		my_statusValues.amperehours=0;
 8001e64:	f04f 0300 	mov.w	r3, #0
 8001e68:	62fb      	str	r3, [r7, #44]	; 0x2c
		my_statusValues.watthours=0;
 8001e6a:	f04f 0300 	mov.w	r3, #0
 8001e6e:	633b      	str	r3, [r7, #48]	; 0x30
		zeroTimeValue = HAL_GetTick();
 8001e70:	f001 f91a 	bl	80030a8 <HAL_GetTick>
 8001e74:	4602      	mov	r2, r0
 8001e76:	4b27      	ldr	r3, [pc, #156]	; (8001f14 <main+0x69c>)
 8001e78:	601a      	str	r2, [r3, #0]
 8001e7a:	e062      	b.n	8001f42 <main+0x6ca>
	}

	else if(strncmp(array[0], "log" ,10) == 0){
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	220a      	movs	r2, #10
 8001e80:	4925      	ldr	r1, [pc, #148]	; (8001f18 <main+0x6a0>)
 8001e82:	4618      	mov	r0, r3
 8001e84:	f007 ff0e 	bl	8009ca4 <strncmp>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d148      	bne.n	8001f20 <main+0x6a8>
		statusInterval=stringToInt(array[1]);}
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff fa73 	bl	800137c <stringToInt>
 8001e96:	4603      	mov	r3, r0
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b20      	ldr	r3, [pc, #128]	; (8001f1c <main+0x6a4>)
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	e050      	b.n	8001f42 <main+0x6ca>
 8001ea0:	00000000 	.word	0x00000000
 8001ea4:	412e8480 	.word	0x412e8480
 8001ea8:	0800bd44 	.word	0x0800bd44
 8001eac:	0800bd48 	.word	0x0800bd48
 8001eb0:	0800bd4c 	.word	0x0800bd4c
 8001eb4:	0800bd54 	.word	0x0800bd54
 8001eb8:	200005ec 	.word	0x200005ec
 8001ebc:	0800bd58 	.word	0x0800bd58
 8001ec0:	0800bd5c 	.word	0x0800bd5c
 8001ec4:	0800bd60 	.word	0x0800bd60
 8001ec8:	20000008 	.word	0x20000008
 8001ecc:	0800bd64 	.word	0x0800bd64
 8001ed0:	2000023a 	.word	0x2000023a
 8001ed4:	20000554 	.word	0x20000554
 8001ed8:	0800bd80 	.word	0x0800bd80
 8001edc:	20000250 	.word	0x20000250
 8001ee0:	0800bd84 	.word	0x0800bd84
 8001ee4:	0800bda0 	.word	0x0800bda0
 8001ee8:	0800bda4 	.word	0x0800bda4
 8001eec:	2000023c 	.word	0x2000023c
 8001ef0:	0800bda8 	.word	0x0800bda8
 8001ef4:	0800bde0 	.word	0x0800bde0
 8001ef8:	2000023d 	.word	0x2000023d
 8001efc:	0800bde4 	.word	0x0800bde4
 8001f00:	0800be18 	.word	0x0800be18
 8001f04:	0800be20 	.word	0x0800be20
 8001f08:	0800be28 	.word	0x0800be28
 8001f0c:	0800be2c 	.word	0x0800be2c
 8001f10:	0800be34 	.word	0x0800be34
 8001f14:	20000248 	.word	0x20000248
 8001f18:	0800be50 	.word	0x0800be50
 8001f1c:	2000000c 	.word	0x2000000c

	else{
		debugPrintln(&huart2, "Unknown command..., showing HELP");
 8001f20:	4957      	ldr	r1, [pc, #348]	; (8002080 <main+0x808>)
 8001f22:	4858      	ldr	r0, [pc, #352]	; (8002084 <main+0x80c>)
 8001f24:	f7ff f858 	bl	8000fd8 <debugPrintln>
		printHELP(&huart2,my_statusValues);}
 8001f28:	466d      	mov	r5, sp
 8001f2a:	f107 0420 	add.w	r4, r7, #32
 8001f2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f32:	6823      	ldr	r3, [r4, #0]
 8001f34:	602b      	str	r3, [r5, #0]
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f3c:	4851      	ldr	r0, [pc, #324]	; (8002084 <main+0x80c>)
 8001f3e:	f7ff f941 	bl	80011c4 <printHELP>
	memset(&line_buffer, '\0', sizeof(line_buffer));
 8001f42:	220a      	movs	r2, #10
 8001f44:	2100      	movs	r1, #0
 8001f46:	4850      	ldr	r0, [pc, #320]	; (8002088 <main+0x810>)
 8001f48:	f007 fa27 	bl	800939a <memset>
}



	  HAL_GPIO_TogglePin(GPIOB, LED_Pin); //Toggle LED
 8001f4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f50:	484e      	ldr	r0, [pc, #312]	; (800208c <main+0x814>)
 8001f52:	f002 ffff 	bl	8004f54 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, BILED_1_Pin); //Toggle LED
 8001f56:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f5e:	f002 fff9 	bl	8004f54 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB, BILED_2_Pin); //Toggle LED
 8001f62:	2120      	movs	r1, #32
 8001f64:	4849      	ldr	r0, [pc, #292]	; (800208c <main+0x814>)
 8001f66:	f002 fff5 	bl	8004f54 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA,  DISCHARGE_LED_Pin); //Toggle LED
 8001f6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f72:	f002 ffef 	bl	8004f54 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOB,  OVERTEMP_Pin);
 8001f76:	2110      	movs	r1, #16
 8001f78:	4844      	ldr	r0, [pc, #272]	; (800208c <main+0x814>)
 8001f7a:	f002 ffeb 	bl	8004f54 <HAL_GPIO_TogglePin>





	  if(reportStatus){
 8001f7e:	4b44      	ldr	r3, [pc, #272]	; (8002090 <main+0x818>)
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d01b      	beq.n	8001fbe <main+0x746>
		  if(HAL_GetTick() - previousMillis >= statusInterval){
 8001f86:	f001 f88f 	bl	80030a8 <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	4b41      	ldr	r3, [pc, #260]	; (8002094 <main+0x81c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	1ad2      	subs	r2, r2, r3
 8001f92:	4b41      	ldr	r3, [pc, #260]	; (8002098 <main+0x820>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d311      	bcc.n	8001fbe <main+0x746>
			  printStatus(my_statusValues, &huart2);
 8001f9a:	4b3a      	ldr	r3, [pc, #232]	; (8002084 <main+0x80c>)
 8001f9c:	9304      	str	r3, [sp, #16]
 8001f9e:	466c      	mov	r4, sp
 8001fa0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fa6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001faa:	f107 0314 	add.w	r3, r7, #20
 8001fae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fb0:	f7ff fa7a 	bl	80014a8 <printStatus>
				previousMillis = HAL_GetTick();
 8001fb4:	f001 f878 	bl	80030a8 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	4b36      	ldr	r3, [pc, #216]	; (8002094 <main+0x81c>)
 8001fbc:	601a      	str	r2, [r3, #0]
		  }
	  }

	  if (autoFanSpeedMode){
 8001fbe:	4b37      	ldr	r3, [pc, #220]	; (800209c <main+0x824>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <main+0x758>
		  autoFanSpeed(&htim1, my_statusValues.temperature);
 8001fc6:	8b3b      	ldrh	r3, [r7, #24]
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4835      	ldr	r0, [pc, #212]	; (80020a0 <main+0x828>)
 8001fcc:	f7ff fa32 	bl	8001434 <autoFanSpeed>
	  }

	  if(my_statusValues.measuredVoltage<minVolt){
 8001fd0:	8c3a      	ldrh	r2, [r7, #32]
 8001fd2:	4b34      	ldr	r3, [pc, #208]	; (80020a4 <main+0x82c>)
 8001fd4:	881b      	ldrh	r3, [r3, #0]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d20b      	bcs.n	8001ff2 <main+0x77a>
			my_statusValues.setCurrent = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	837b      	strh	r3, [r7, #26]
			reportStatus = false;
 8001fde:	4b2c      	ldr	r3, [pc, #176]	; (8002090 <main+0x818>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	701a      	strb	r2, [r3, #0]
			BEEP(&htim3);
 8001fe4:	4830      	ldr	r0, [pc, #192]	; (80020a8 <main+0x830>)
 8001fe6:	f7ff f979 	bl	80012dc <BEEP>
		  	debugPrintln(&huart2, "Min voltage reached. Stopped discharge");
 8001fea:	4930      	ldr	r1, [pc, #192]	; (80020ac <main+0x834>)
 8001fec:	4825      	ldr	r0, [pc, #148]	; (8002084 <main+0x80c>)
 8001fee:	f7fe fff3 	bl	8000fd8 <debugPrintln>
	  }


	  if(my_statusValues.measuredPower/1000>maxWatt){
 8001ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ff4:	4a2e      	ldr	r2, [pc, #184]	; (80020b0 <main+0x838>)
 8001ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffa:	099b      	lsrs	r3, r3, #6
 8001ffc:	4a2d      	ldr	r2, [pc, #180]	; (80020b4 <main+0x83c>)
 8001ffe:	8812      	ldrh	r2, [r2, #0]
 8002000:	4293      	cmp	r3, r2
 8002002:	d90b      	bls.n	800201c <main+0x7a4>
			my_statusValues.setCurrent = 0;
 8002004:	2300      	movs	r3, #0
 8002006:	837b      	strh	r3, [r7, #26]
			reportStatus = false;
 8002008:	4b21      	ldr	r3, [pc, #132]	; (8002090 <main+0x818>)
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
			BEEP(&htim3);
 800200e:	4826      	ldr	r0, [pc, #152]	; (80020a8 <main+0x830>)
 8002010:	f7ff f964 	bl	80012dc <BEEP>
			debugPrintln(&huart2, "OVERPOWER, Stopped discharge");
 8002014:	4928      	ldr	r1, [pc, #160]	; (80020b8 <main+0x840>)
 8002016:	481b      	ldr	r0, [pc, #108]	; (8002084 <main+0x80c>)
 8002018:	f7fe ffde 	bl	8000fd8 <debugPrintln>
	  }

	  if(my_statusValues.measuredCurrent/1000>maxCurrent){
 800201c:	8bfb      	ldrh	r3, [r7, #30]
 800201e:	4a24      	ldr	r2, [pc, #144]	; (80020b0 <main+0x838>)
 8002020:	fba2 2303 	umull	r2, r3, r2, r3
 8002024:	099b      	lsrs	r3, r3, #6
 8002026:	b29a      	uxth	r2, r3
 8002028:	4b24      	ldr	r3, [pc, #144]	; (80020bc <main+0x844>)
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	429a      	cmp	r2, r3
 800202e:	d90b      	bls.n	8002048 <main+0x7d0>
			my_statusValues.setCurrent = 0;
 8002030:	2300      	movs	r3, #0
 8002032:	837b      	strh	r3, [r7, #26]
			reportStatus = false;
 8002034:	4b16      	ldr	r3, [pc, #88]	; (8002090 <main+0x818>)
 8002036:	2200      	movs	r2, #0
 8002038:	701a      	strb	r2, [r3, #0]
			BEEP(&htim3);
 800203a:	481b      	ldr	r0, [pc, #108]	; (80020a8 <main+0x830>)
 800203c:	f7ff f94e 	bl	80012dc <BEEP>
			debugPrintln(&huart2, "OVERCURRENT, Stopped discharge");
 8002040:	491f      	ldr	r1, [pc, #124]	; (80020c0 <main+0x848>)
 8002042:	4810      	ldr	r0, [pc, #64]	; (8002084 <main+0x80c>)
 8002044:	f7fe ffc8 	bl	8000fd8 <debugPrintln>
	  }


	  if(my_statusValues.temperature>maxTemp*10){
 8002048:	8b3b      	ldrh	r3, [r7, #24]
 800204a:	4619      	mov	r1, r3
 800204c:	4b1d      	ldr	r3, [pc, #116]	; (80020c4 <main+0x84c>)
 800204e:	881b      	ldrh	r3, [r3, #0]
 8002050:	461a      	mov	r2, r3
 8002052:	4613      	mov	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4413      	add	r3, r2
 8002058:	005b      	lsls	r3, r3, #1
 800205a:	4299      	cmp	r1, r3
 800205c:	f77f ac45 	ble.w	80018ea <main+0x72>
			my_statusValues.setCurrent = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	837b      	strh	r3, [r7, #26]
			reportStatus = false;
 8002064:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <main+0x818>)
 8002066:	2200      	movs	r2, #0
 8002068:	701a      	strb	r2, [r3, #0]
			BEEP(&htim3);
 800206a:	480f      	ldr	r0, [pc, #60]	; (80020a8 <main+0x830>)
 800206c:	f7ff f936 	bl	80012dc <BEEP>
			HAL_Delay(50);
 8002070:	2032      	movs	r0, #50	; 0x32
 8002072:	f001 f825 	bl	80030c0 <HAL_Delay>

			debugPrintln(&huart2, "OVERTEMP, Stopped discharge");
 8002076:	4914      	ldr	r1, [pc, #80]	; (80020c8 <main+0x850>)
 8002078:	4802      	ldr	r0, [pc, #8]	; (8002084 <main+0x80c>)
 800207a:	f7fe ffad 	bl	8000fd8 <debugPrintln>
  {
 800207e:	e434      	b.n	80018ea <main+0x72>
 8002080:	0800be54 	.word	0x0800be54
 8002084:	200005ec 	.word	0x200005ec
 8002088:	20000224 	.word	0x20000224
 800208c:	48000400 	.word	0x48000400
 8002090:	2000023c 	.word	0x2000023c
 8002094:	20000240 	.word	0x20000240
 8002098:	2000000c 	.word	0x2000000c
 800209c:	20000008 	.word	0x20000008
 80020a0:	20000554 	.word	0x20000554
 80020a4:	20000250 	.word	0x20000250
 80020a8:	2000040c 	.word	0x2000040c
 80020ac:	0800be78 	.word	0x0800be78
 80020b0:	10624dd3 	.word	0x10624dd3
 80020b4:	2000001a 	.word	0x2000001a
 80020b8:	0800bea0 	.word	0x0800bea0
 80020bc:	2000001c 	.word	0x2000001c
 80020c0:	0800bec0 	.word	0x0800bec0
 80020c4:	20000018 	.word	0x20000018
 80020c8:	0800bee0 	.word	0x0800bee0

080020cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b0a4      	sub	sp, #144	; 0x90
 80020d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80020d2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020d6:	2238      	movs	r2, #56	; 0x38
 80020d8:	2100      	movs	r1, #0
 80020da:	4618      	mov	r0, r3
 80020dc:	f007 f95d 	bl	800939a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020e0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020f0:	463b      	mov	r3, r7
 80020f2:	2244      	movs	r2, #68	; 0x44
 80020f4:	2100      	movs	r1, #0
 80020f6:	4618      	mov	r0, r3
 80020f8:	f007 f94f 	bl	800939a <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020fc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002100:	f003 fc34 	bl	800596c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002104:	2301      	movs	r3, #1
 8002106:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800210c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800210e:	2300      	movs	r3, #0
 8002110:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002112:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002116:	4618      	mov	r0, r3
 8002118:	f003 fcdc 	bl	8005ad4 <HAL_RCC_OscConfig>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8002122:	f000 fc41 	bl	80029a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002126:	230f      	movs	r3, #15
 8002128:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800212a:	2302      	movs	r3, #2
 800212c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800212e:	2300      	movs	r3, #0
 8002130:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002132:	2300      	movs	r3, #0
 8002134:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002136:	2300      	movs	r3, #0
 8002138:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800213a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800213e:	2100      	movs	r1, #0
 8002140:	4618      	mov	r0, r3
 8002142:	f003 ffdf 	bl	8006104 <HAL_RCC_ClockConfig>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800214c:	f000 fc2c 	bl	80029a8 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002150:	f248 0343 	movw	r3, #32835	; 0x8043
 8002154:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002156:	2300      	movs	r3, #0
 8002158:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800215a:	2300      	movs	r3, #0
 800215c:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800215e:	2300      	movs	r3, #0
 8002160:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002162:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002166:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002168:	463b      	mov	r3, r7
 800216a:	4618      	mov	r0, r3
 800216c:	f004 f9e6 	bl	800653c <HAL_RCCEx_PeriphCLKConfig>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002176:	f000 fc17 	bl	80029a8 <Error_Handler>
  }
}
 800217a:	bf00      	nop
 800217c:	3790      	adds	r7, #144	; 0x90
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08c      	sub	sp, #48	; 0x30
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800218a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800218e:	2200      	movs	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	605a      	str	r2, [r3, #4]
 8002194:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002196:	1d3b      	adds	r3, r7, #4
 8002198:	2220      	movs	r2, #32
 800219a:	2100      	movs	r1, #0
 800219c:	4618      	mov	r0, r3
 800219e:	f007 f8fc 	bl	800939a <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80021a2:	4b32      	ldr	r3, [pc, #200]	; (800226c <MX_ADC1_Init+0xe8>)
 80021a4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80021a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80021aa:	4b30      	ldr	r3, [pc, #192]	; (800226c <MX_ADC1_Init+0xe8>)
 80021ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80021b2:	4b2e      	ldr	r3, [pc, #184]	; (800226c <MX_ADC1_Init+0xe8>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80021b8:	4b2c      	ldr	r3, [pc, #176]	; (800226c <MX_ADC1_Init+0xe8>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80021be:	4b2b      	ldr	r3, [pc, #172]	; (800226c <MX_ADC1_Init+0xe8>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80021c4:	4b29      	ldr	r3, [pc, #164]	; (800226c <MX_ADC1_Init+0xe8>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80021ca:	4b28      	ldr	r3, [pc, #160]	; (800226c <MX_ADC1_Init+0xe8>)
 80021cc:	2204      	movs	r2, #4
 80021ce:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80021d0:	4b26      	ldr	r3, [pc, #152]	; (800226c <MX_ADC1_Init+0xe8>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80021d6:	4b25      	ldr	r3, [pc, #148]	; (800226c <MX_ADC1_Init+0xe8>)
 80021d8:	2200      	movs	r2, #0
 80021da:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80021dc:	4b23      	ldr	r3, [pc, #140]	; (800226c <MX_ADC1_Init+0xe8>)
 80021de:	2201      	movs	r2, #1
 80021e0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80021e2:	4b22      	ldr	r3, [pc, #136]	; (800226c <MX_ADC1_Init+0xe8>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80021ea:	4b20      	ldr	r3, [pc, #128]	; (800226c <MX_ADC1_Init+0xe8>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80021f0:	4b1e      	ldr	r3, [pc, #120]	; (800226c <MX_ADC1_Init+0xe8>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80021f6:	4b1d      	ldr	r3, [pc, #116]	; (800226c <MX_ADC1_Init+0xe8>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80021fe:	4b1b      	ldr	r3, [pc, #108]	; (800226c <MX_ADC1_Init+0xe8>)
 8002200:	2200      	movs	r2, #0
 8002202:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002204:	4b19      	ldr	r3, [pc, #100]	; (800226c <MX_ADC1_Init+0xe8>)
 8002206:	2200      	movs	r2, #0
 8002208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800220c:	4817      	ldr	r0, [pc, #92]	; (800226c <MX_ADC1_Init+0xe8>)
 800220e:	f001 f9a5 	bl	800355c <HAL_ADC_Init>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8002218:	f000 fbc6 	bl	80029a8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800221c:	2300      	movs	r3, #0
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002220:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002224:	4619      	mov	r1, r3
 8002226:	4811      	ldr	r0, [pc, #68]	; (800226c <MX_ADC1_Init+0xe8>)
 8002228:	f002 f92a 	bl	8004480 <HAL_ADCEx_MultiModeConfigChannel>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d001      	beq.n	8002236 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002232:	f000 fbb9 	bl	80029a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002236:	4b0e      	ldr	r3, [pc, #56]	; (8002270 <MX_ADC1_Init+0xec>)
 8002238:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800223a:	2306      	movs	r3, #6
 800223c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002242:	237f      	movs	r3, #127	; 0x7f
 8002244:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002246:	2304      	movs	r3, #4
 8002248:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800224a:	2300      	movs	r3, #0
 800224c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800224e:	1d3b      	adds	r3, r7, #4
 8002250:	4619      	mov	r1, r3
 8002252:	4806      	ldr	r0, [pc, #24]	; (800226c <MX_ADC1_Init+0xe8>)
 8002254:	f001 fca4 	bl	8003ba0 <HAL_ADC_ConfigChannel>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800225e:	f000 fba3 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002262:	bf00      	nop
 8002264:	3730      	adds	r7, #48	; 0x30
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	20000458 	.word	0x20000458
 8002270:	08600004 	.word	0x08600004

08002274 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b088      	sub	sp, #32
 8002278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800227a:	463b      	mov	r3, r7
 800227c:	2220      	movs	r2, #32
 800227e:	2100      	movs	r1, #0
 8002280:	4618      	mov	r0, r3
 8002282:	f007 f88a 	bl	800939a <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8002286:	4b2b      	ldr	r3, [pc, #172]	; (8002334 <MX_ADC2_Init+0xc0>)
 8002288:	4a2b      	ldr	r2, [pc, #172]	; (8002338 <MX_ADC2_Init+0xc4>)
 800228a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800228c:	4b29      	ldr	r3, [pc, #164]	; (8002334 <MX_ADC2_Init+0xc0>)
 800228e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002292:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8002294:	4b27      	ldr	r3, [pc, #156]	; (8002334 <MX_ADC2_Init+0xc0>)
 8002296:	2200      	movs	r2, #0
 8002298:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800229a:	4b26      	ldr	r3, [pc, #152]	; (8002334 <MX_ADC2_Init+0xc0>)
 800229c:	2200      	movs	r2, #0
 800229e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80022a0:	4b24      	ldr	r3, [pc, #144]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022a6:	4b23      	ldr	r3, [pc, #140]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022a8:	2200      	movs	r2, #0
 80022aa:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022ac:	4b21      	ldr	r3, [pc, #132]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022ae:	2204      	movs	r2, #4
 80022b0:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80022b2:	4b20      	ldr	r3, [pc, #128]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80022b8:	4b1e      	ldr	r3, [pc, #120]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80022be:	4b1d      	ldr	r3, [pc, #116]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022c0:	2201      	movs	r2, #1
 80022c2:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80022c4:	4b1b      	ldr	r3, [pc, #108]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80022cc:	4b19      	ldr	r3, [pc, #100]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022d2:	4b18      	ldr	r3, [pc, #96]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80022d8:	4b16      	ldr	r3, [pc, #88]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80022e0:	4b14      	ldr	r3, [pc, #80]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80022e6:	4b13      	ldr	r3, [pc, #76]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80022ee:	4811      	ldr	r0, [pc, #68]	; (8002334 <MX_ADC2_Init+0xc0>)
 80022f0:	f001 f934 	bl	800355c <HAL_ADC_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80022fa:	f000 fb55 	bl	80029a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80022fe:	4b0f      	ldr	r3, [pc, #60]	; (800233c <MX_ADC2_Init+0xc8>)
 8002300:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002302:	2306      	movs	r3, #6
 8002304:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002306:	2300      	movs	r3, #0
 8002308:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800230a:	237f      	movs	r3, #127	; 0x7f
 800230c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800230e:	2304      	movs	r3, #4
 8002310:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002316:	463b      	mov	r3, r7
 8002318:	4619      	mov	r1, r3
 800231a:	4806      	ldr	r0, [pc, #24]	; (8002334 <MX_ADC2_Init+0xc0>)
 800231c:	f001 fc40 	bl	8003ba0 <HAL_ADC_ConfigChannel>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8002326:	f000 fb3f 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800232a:	bf00      	nop
 800232c:	3720      	adds	r7, #32
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000350 	.word	0x20000350
 8002338:	50000100 	.word	0x50000100
 800233c:	47520000 	.word	0x47520000

08002340 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002344:	4b1b      	ldr	r3, [pc, #108]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002346:	4a1c      	ldr	r2, [pc, #112]	; (80023b8 <MX_I2C1_Init+0x78>)
 8002348:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00506682;
 800234a:	4b1a      	ldr	r3, [pc, #104]	; (80023b4 <MX_I2C1_Init+0x74>)
 800234c:	4a1b      	ldr	r2, [pc, #108]	; (80023bc <MX_I2C1_Init+0x7c>)
 800234e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002350:	4b18      	ldr	r3, [pc, #96]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002356:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002358:	2201      	movs	r2, #1
 800235a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800235c:	4b15      	ldr	r3, [pc, #84]	; (80023b4 <MX_I2C1_Init+0x74>)
 800235e:	2200      	movs	r2, #0
 8002360:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002362:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002364:	2200      	movs	r2, #0
 8002366:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002368:	4b12      	ldr	r3, [pc, #72]	; (80023b4 <MX_I2C1_Init+0x74>)
 800236a:	2200      	movs	r2, #0
 800236c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800236e:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002370:	2200      	movs	r2, #0
 8002372:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002374:	4b0f      	ldr	r3, [pc, #60]	; (80023b4 <MX_I2C1_Init+0x74>)
 8002376:	2200      	movs	r2, #0
 8002378:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800237a:	480e      	ldr	r0, [pc, #56]	; (80023b4 <MX_I2C1_Init+0x74>)
 800237c:	f002 fe04 	bl	8004f88 <HAL_I2C_Init>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002386:	f000 fb0f 	bl	80029a8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800238a:	2100      	movs	r1, #0
 800238c:	4809      	ldr	r0, [pc, #36]	; (80023b4 <MX_I2C1_Init+0x74>)
 800238e:	f003 fa55 	bl	800583c <HAL_I2CEx_ConfigAnalogFilter>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002398:	f000 fb06 	bl	80029a8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800239c:	2100      	movs	r1, #0
 800239e:	4805      	ldr	r0, [pc, #20]	; (80023b4 <MX_I2C1_Init+0x74>)
 80023a0:	f003 fa97 	bl	80058d2 <HAL_I2CEx_ConfigDigitalFilter>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80023aa:	f000 fafd 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200003bc 	.word	0x200003bc
 80023b8:	40005400 	.word	0x40005400
 80023bc:	00506682 	.word	0x00506682

080023c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b09c      	sub	sp, #112	; 0x70
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023c6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	605a      	str	r2, [r3, #4]
 80023d0:	609a      	str	r2, [r3, #8]
 80023d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
 80023f0:	615a      	str	r2, [r3, #20]
 80023f2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023f4:	1d3b      	adds	r3, r7, #4
 80023f6:	2234      	movs	r2, #52	; 0x34
 80023f8:	2100      	movs	r1, #0
 80023fa:	4618      	mov	r0, r3
 80023fc:	f006 ffcd 	bl	800939a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002400:	4b45      	ldr	r3, [pc, #276]	; (8002518 <MX_TIM1_Init+0x158>)
 8002402:	4a46      	ldr	r2, [pc, #280]	; (800251c <MX_TIM1_Init+0x15c>)
 8002404:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8002406:	4b44      	ldr	r3, [pc, #272]	; (8002518 <MX_TIM1_Init+0x158>)
 8002408:	220f      	movs	r2, #15
 800240a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800240c:	4b42      	ldr	r3, [pc, #264]	; (8002518 <MX_TIM1_Init+0x158>)
 800240e:	2200      	movs	r2, #0
 8002410:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8002412:	4b41      	ldr	r3, [pc, #260]	; (8002518 <MX_TIM1_Init+0x158>)
 8002414:	2264      	movs	r2, #100	; 0x64
 8002416:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002418:	4b3f      	ldr	r3, [pc, #252]	; (8002518 <MX_TIM1_Init+0x158>)
 800241a:	2200      	movs	r2, #0
 800241c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800241e:	4b3e      	ldr	r3, [pc, #248]	; (8002518 <MX_TIM1_Init+0x158>)
 8002420:	2200      	movs	r2, #0
 8002422:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002424:	4b3c      	ldr	r3, [pc, #240]	; (8002518 <MX_TIM1_Init+0x158>)
 8002426:	2280      	movs	r2, #128	; 0x80
 8002428:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800242a:	483b      	ldr	r0, [pc, #236]	; (8002518 <MX_TIM1_Init+0x158>)
 800242c:	f004 fa76 	bl	800691c <HAL_TIM_Base_Init>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002436:	f000 fab7 	bl	80029a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800243a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800243e:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002440:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002444:	4619      	mov	r1, r3
 8002446:	4834      	ldr	r0, [pc, #208]	; (8002518 <MX_TIM1_Init+0x158>)
 8002448:	f004 fd94 	bl	8006f74 <HAL_TIM_ConfigClockSource>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002452:	f000 faa9 	bl	80029a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002456:	4830      	ldr	r0, [pc, #192]	; (8002518 <MX_TIM1_Init+0x158>)
 8002458:	f004 fb1a 	bl	8006a90 <HAL_TIM_PWM_Init>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002462:	f000 faa1 	bl	80029a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002466:	2300      	movs	r3, #0
 8002468:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800246a:	2300      	movs	r3, #0
 800246c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800246e:	2300      	movs	r3, #0
 8002470:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002472:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002476:	4619      	mov	r1, r3
 8002478:	4827      	ldr	r0, [pc, #156]	; (8002518 <MX_TIM1_Init+0x158>)
 800247a:	f005 fa95 	bl	80079a8 <HAL_TIMEx_MasterConfigSynchronization>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d001      	beq.n	8002488 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8002484:	f000 fa90 	bl	80029a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002488:	2360      	movs	r3, #96	; 0x60
 800248a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800248c:	2300      	movs	r3, #0
 800248e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002490:	2300      	movs	r3, #0
 8002492:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002494:	2300      	movs	r3, #0
 8002496:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002498:	2300      	movs	r3, #0
 800249a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800249c:	2300      	movs	r3, #0
 800249e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80024a0:	2300      	movs	r3, #0
 80024a2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80024a8:	2200      	movs	r2, #0
 80024aa:	4619      	mov	r1, r3
 80024ac:	481a      	ldr	r0, [pc, #104]	; (8002518 <MX_TIM1_Init+0x158>)
 80024ae:	f004 fc51 	bl	8006d54 <HAL_TIM_PWM_ConfigChannel>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80024b8:	f000 fa76 	bl	80029a8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024bc:	2300      	movs	r3, #0
 80024be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024c0:	2300      	movs	r3, #0
 80024c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024c4:	2300      	movs	r3, #0
 80024c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024c8:	2300      	movs	r3, #0
 80024ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80024da:	2300      	movs	r3, #0
 80024dc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80024de:	2300      	movs	r3, #0
 80024e0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80024e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80024e8:	2300      	movs	r3, #0
 80024ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80024ec:	2300      	movs	r3, #0
 80024ee:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80024f4:	1d3b      	adds	r3, r7, #4
 80024f6:	4619      	mov	r1, r3
 80024f8:	4807      	ldr	r0, [pc, #28]	; (8002518 <MX_TIM1_Init+0x158>)
 80024fa:	f005 fad7 	bl	8007aac <HAL_TIMEx_ConfigBreakDeadTime>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <MX_TIM1_Init+0x148>
  {
    Error_Handler();
 8002504:	f000 fa50 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002508:	4803      	ldr	r0, [pc, #12]	; (8002518 <MX_TIM1_Init+0x158>)
 800250a:	f000 fbb3 	bl	8002c74 <HAL_TIM_MspPostInit>

}
 800250e:	bf00      	nop
 8002510:	3770      	adds	r7, #112	; 0x70
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000554 	.word	0x20000554
 800251c:	40012c00 	.word	0x40012c00

08002520 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b088      	sub	sp, #32
 8002524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002526:	f107 0310 	add.w	r3, r7, #16
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002534:	1d3b      	adds	r3, r7, #4
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]
 800253c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800253e:	4b1e      	ldr	r3, [pc, #120]	; (80025b8 <MX_TIM2_Init+0x98>)
 8002540:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002544:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 610;
 8002546:	4b1c      	ldr	r3, [pc, #112]	; (80025b8 <MX_TIM2_Init+0x98>)
 8002548:	f240 2262 	movw	r2, #610	; 0x262
 800254c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800254e:	4b1a      	ldr	r3, [pc, #104]	; (80025b8 <MX_TIM2_Init+0x98>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8002554:	4b18      	ldr	r3, [pc, #96]	; (80025b8 <MX_TIM2_Init+0x98>)
 8002556:	220a      	movs	r2, #10
 8002558:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800255a:	4b17      	ldr	r3, [pc, #92]	; (80025b8 <MX_TIM2_Init+0x98>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002560:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <MX_TIM2_Init+0x98>)
 8002562:	2280      	movs	r2, #128	; 0x80
 8002564:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002566:	4814      	ldr	r0, [pc, #80]	; (80025b8 <MX_TIM2_Init+0x98>)
 8002568:	f004 f9d8 	bl	800691c <HAL_TIM_Base_Init>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002572:	f000 fa19 	bl	80029a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002576:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800257a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800257c:	f107 0310 	add.w	r3, r7, #16
 8002580:	4619      	mov	r1, r3
 8002582:	480d      	ldr	r0, [pc, #52]	; (80025b8 <MX_TIM2_Init+0x98>)
 8002584:	f004 fcf6 	bl	8006f74 <HAL_TIM_ConfigClockSource>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800258e:	f000 fa0b 	bl	80029a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002592:	2300      	movs	r3, #0
 8002594:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800259a:	1d3b      	adds	r3, r7, #4
 800259c:	4619      	mov	r1, r3
 800259e:	4806      	ldr	r0, [pc, #24]	; (80025b8 <MX_TIM2_Init+0x98>)
 80025a0:	f005 fa02 	bl	80079a8 <HAL_TIMEx_MasterConfigSynchronization>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80025aa:	f000 f9fd 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025ae:	bf00      	nop
 80025b0:	3720      	adds	r7, #32
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	200005a0 	.word	0x200005a0

080025bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08e      	sub	sp, #56	; 0x38
 80025c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025c6:	2200      	movs	r2, #0
 80025c8:	601a      	str	r2, [r3, #0]
 80025ca:	605a      	str	r2, [r3, #4]
 80025cc:	609a      	str	r2, [r3, #8]
 80025ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d0:	f107 031c 	add.w	r3, r7, #28
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025dc:	463b      	mov	r3, r7
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
 80025e8:	611a      	str	r2, [r3, #16]
 80025ea:	615a      	str	r2, [r3, #20]
 80025ec:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025ee:	4b2c      	ldr	r3, [pc, #176]	; (80026a0 <MX_TIM3_Init+0xe4>)
 80025f0:	4a2c      	ldr	r2, [pc, #176]	; (80026a4 <MX_TIM3_Init+0xe8>)
 80025f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 80025f4:	4b2a      	ldr	r3, [pc, #168]	; (80026a0 <MX_TIM3_Init+0xe4>)
 80025f6:	221f      	movs	r2, #31
 80025f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025fa:	4b29      	ldr	r3, [pc, #164]	; (80026a0 <MX_TIM3_Init+0xe4>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8002600:	4b27      	ldr	r3, [pc, #156]	; (80026a0 <MX_TIM3_Init+0xe4>)
 8002602:	2264      	movs	r2, #100	; 0x64
 8002604:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002606:	4b26      	ldr	r3, [pc, #152]	; (80026a0 <MX_TIM3_Init+0xe4>)
 8002608:	2200      	movs	r2, #0
 800260a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800260c:	4b24      	ldr	r3, [pc, #144]	; (80026a0 <MX_TIM3_Init+0xe4>)
 800260e:	2280      	movs	r2, #128	; 0x80
 8002610:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002612:	4823      	ldr	r0, [pc, #140]	; (80026a0 <MX_TIM3_Init+0xe4>)
 8002614:	f004 f982 	bl	800691c <HAL_TIM_Base_Init>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800261e:	f000 f9c3 	bl	80029a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002622:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002626:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002628:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800262c:	4619      	mov	r1, r3
 800262e:	481c      	ldr	r0, [pc, #112]	; (80026a0 <MX_TIM3_Init+0xe4>)
 8002630:	f004 fca0 	bl	8006f74 <HAL_TIM_ConfigClockSource>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800263a:	f000 f9b5 	bl	80029a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800263e:	4818      	ldr	r0, [pc, #96]	; (80026a0 <MX_TIM3_Init+0xe4>)
 8002640:	f004 fa26 	bl	8006a90 <HAL_TIM_PWM_Init>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800264a:	f000 f9ad 	bl	80029a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800264e:	2300      	movs	r3, #0
 8002650:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002652:	2300      	movs	r3, #0
 8002654:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002656:	f107 031c 	add.w	r3, r7, #28
 800265a:	4619      	mov	r1, r3
 800265c:	4810      	ldr	r0, [pc, #64]	; (80026a0 <MX_TIM3_Init+0xe4>)
 800265e:	f005 f9a3 	bl	80079a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002668:	f000 f99e 	bl	80029a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800266c:	2360      	movs	r3, #96	; 0x60
 800266e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002674:	2300      	movs	r3, #0
 8002676:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002678:	2300      	movs	r3, #0
 800267a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800267c:	463b      	mov	r3, r7
 800267e:	2208      	movs	r2, #8
 8002680:	4619      	mov	r1, r3
 8002682:	4807      	ldr	r0, [pc, #28]	; (80026a0 <MX_TIM3_Init+0xe4>)
 8002684:	f004 fb66 	bl	8006d54 <HAL_TIM_PWM_ConfigChannel>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d001      	beq.n	8002692 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800268e:	f000 f98b 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002692:	4803      	ldr	r0, [pc, #12]	; (80026a0 <MX_TIM3_Init+0xe4>)
 8002694:	f000 faee 	bl	8002c74 <HAL_TIM_MspPostInit>

}
 8002698:	bf00      	nop
 800269a:	3738      	adds	r7, #56	; 0x38
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	2000040c 	.word	0x2000040c
 80026a4:	40000400 	.word	0x40000400

080026a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b088      	sub	sp, #32
 80026ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ae:	f107 0310 	add.w	r3, r7, #16
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026bc:	1d3b      	adds	r3, r7, #4
 80026be:	2200      	movs	r2, #0
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026c6:	4b1d      	ldr	r3, [pc, #116]	; (800273c <MX_TIM4_Init+0x94>)
 80026c8:	4a1d      	ldr	r2, [pc, #116]	; (8002740 <MX_TIM4_Init+0x98>)
 80026ca:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 24;
 80026cc:	4b1b      	ldr	r3, [pc, #108]	; (800273c <MX_TIM4_Init+0x94>)
 80026ce:	2218      	movs	r2, #24
 80026d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d2:	4b1a      	ldr	r3, [pc, #104]	; (800273c <MX_TIM4_Init+0x94>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 80026d8:	4b18      	ldr	r3, [pc, #96]	; (800273c <MX_TIM4_Init+0x94>)
 80026da:	2263      	movs	r2, #99	; 0x63
 80026dc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026de:	4b17      	ldr	r3, [pc, #92]	; (800273c <MX_TIM4_Init+0x94>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80026e4:	4b15      	ldr	r3, [pc, #84]	; (800273c <MX_TIM4_Init+0x94>)
 80026e6:	2280      	movs	r2, #128	; 0x80
 80026e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80026ea:	4814      	ldr	r0, [pc, #80]	; (800273c <MX_TIM4_Init+0x94>)
 80026ec:	f004 f916 	bl	800691c <HAL_TIM_Base_Init>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80026f6:	f000 f957 	bl	80029a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026fe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002700:	f107 0310 	add.w	r3, r7, #16
 8002704:	4619      	mov	r1, r3
 8002706:	480d      	ldr	r0, [pc, #52]	; (800273c <MX_TIM4_Init+0x94>)
 8002708:	f004 fc34 	bl	8006f74 <HAL_TIM_ConfigClockSource>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002712:	f000 f949 	bl	80029a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800271e:	1d3b      	adds	r3, r7, #4
 8002720:	4619      	mov	r1, r3
 8002722:	4806      	ldr	r0, [pc, #24]	; (800273c <MX_TIM4_Init+0x94>)
 8002724:	f005 f940 	bl	80079a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800272e:	f000 f93b 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002732:	bf00      	nop
 8002734:	3720      	adds	r7, #32
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	200002f4 	.word	0x200002f4
 8002740:	40000800 	.word	0x40000800

08002744 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002748:	4b22      	ldr	r3, [pc, #136]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 800274a:	4a23      	ldr	r2, [pc, #140]	; (80027d8 <MX_USART1_UART_Init+0x94>)
 800274c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800274e:	4b21      	ldr	r3, [pc, #132]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 8002750:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002754:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002756:	4b1f      	ldr	r3, [pc, #124]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 8002758:	2200      	movs	r2, #0
 800275a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800275c:	4b1d      	ldr	r3, [pc, #116]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 800275e:	2200      	movs	r2, #0
 8002760:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002762:	4b1c      	ldr	r3, [pc, #112]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 8002764:	2200      	movs	r2, #0
 8002766:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002768:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 800276a:	220c      	movs	r2, #12
 800276c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800276e:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 8002770:	2200      	movs	r2, #0
 8002772:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002774:	4b17      	ldr	r3, [pc, #92]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 8002776:	2200      	movs	r2, #0
 8002778:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800277a:	4b16      	ldr	r3, [pc, #88]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 800277c:	2200      	movs	r2, #0
 800277e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002780:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 8002782:	2200      	movs	r2, #0
 8002784:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002786:	4b13      	ldr	r3, [pc, #76]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 8002788:	2200      	movs	r2, #0
 800278a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800278c:	4811      	ldr	r0, [pc, #68]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 800278e:	f005 fa2d 	bl	8007bec <HAL_UART_Init>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d001      	beq.n	800279c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002798:	f000 f906 	bl	80029a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800279c:	2100      	movs	r1, #0
 800279e:	480d      	ldr	r0, [pc, #52]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 80027a0:	f006 fce1 	bl	8009166 <HAL_UARTEx_SetTxFifoThreshold>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80027aa:	f000 f8fd 	bl	80029a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027ae:	2100      	movs	r1, #0
 80027b0:	4808      	ldr	r0, [pc, #32]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 80027b2:	f006 fd16 	bl	80091e2 <HAL_UARTEx_SetRxFifoThreshold>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80027bc:	f000 f8f4 	bl	80029a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80027c0:	4804      	ldr	r0, [pc, #16]	; (80027d4 <MX_USART1_UART_Init+0x90>)
 80027c2:	f006 fc97 	bl	80090f4 <HAL_UARTEx_DisableFifoMode>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80027cc:	f000 f8ec 	bl	80029a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027d0:	bf00      	nop
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	200004c4 	.word	0x200004c4
 80027d8:	40013800 	.word	0x40013800

080027dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027e0:	4b22      	ldr	r3, [pc, #136]	; (800286c <MX_USART2_UART_Init+0x90>)
 80027e2:	4a23      	ldr	r2, [pc, #140]	; (8002870 <MX_USART2_UART_Init+0x94>)
 80027e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027e6:	4b21      	ldr	r3, [pc, #132]	; (800286c <MX_USART2_UART_Init+0x90>)
 80027e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027ee:	4b1f      	ldr	r3, [pc, #124]	; (800286c <MX_USART2_UART_Init+0x90>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027f4:	4b1d      	ldr	r3, [pc, #116]	; (800286c <MX_USART2_UART_Init+0x90>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027fa:	4b1c      	ldr	r3, [pc, #112]	; (800286c <MX_USART2_UART_Init+0x90>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002800:	4b1a      	ldr	r3, [pc, #104]	; (800286c <MX_USART2_UART_Init+0x90>)
 8002802:	220c      	movs	r2, #12
 8002804:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002806:	4b19      	ldr	r3, [pc, #100]	; (800286c <MX_USART2_UART_Init+0x90>)
 8002808:	2200      	movs	r2, #0
 800280a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800280c:	4b17      	ldr	r3, [pc, #92]	; (800286c <MX_USART2_UART_Init+0x90>)
 800280e:	2200      	movs	r2, #0
 8002810:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002812:	4b16      	ldr	r3, [pc, #88]	; (800286c <MX_USART2_UART_Init+0x90>)
 8002814:	2200      	movs	r2, #0
 8002816:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002818:	4b14      	ldr	r3, [pc, #80]	; (800286c <MX_USART2_UART_Init+0x90>)
 800281a:	2200      	movs	r2, #0
 800281c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800281e:	4b13      	ldr	r3, [pc, #76]	; (800286c <MX_USART2_UART_Init+0x90>)
 8002820:	2200      	movs	r2, #0
 8002822:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002824:	4811      	ldr	r0, [pc, #68]	; (800286c <MX_USART2_UART_Init+0x90>)
 8002826:	f005 f9e1 	bl	8007bec <HAL_UART_Init>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002830:	f000 f8ba 	bl	80029a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002834:	2100      	movs	r1, #0
 8002836:	480d      	ldr	r0, [pc, #52]	; (800286c <MX_USART2_UART_Init+0x90>)
 8002838:	f006 fc95 	bl	8009166 <HAL_UARTEx_SetTxFifoThreshold>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002842:	f000 f8b1 	bl	80029a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002846:	2100      	movs	r1, #0
 8002848:	4808      	ldr	r0, [pc, #32]	; (800286c <MX_USART2_UART_Init+0x90>)
 800284a:	f006 fcca 	bl	80091e2 <HAL_UARTEx_SetRxFifoThreshold>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002854:	f000 f8a8 	bl	80029a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002858:	4804      	ldr	r0, [pc, #16]	; (800286c <MX_USART2_UART_Init+0x90>)
 800285a:	f006 fc4b 	bl	80090f4 <HAL_UARTEx_DisableFifoMode>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002864:	f000 f8a0 	bl	80029a8 <Error_Handler>
  /* USER CODE BEGIN USART2_Init 2 */
  //__HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);

  /* USER CODE END USART2_Init 2 */

}
 8002868:	bf00      	nop
 800286a:	bd80      	pop	{r7, pc}
 800286c:	200005ec 	.word	0x200005ec
 8002870:	40004400 	.word	0x40004400

08002874 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800287a:	4b12      	ldr	r3, [pc, #72]	; (80028c4 <MX_DMA_Init+0x50>)
 800287c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800287e:	4a11      	ldr	r2, [pc, #68]	; (80028c4 <MX_DMA_Init+0x50>)
 8002880:	f043 0304 	orr.w	r3, r3, #4
 8002884:	6493      	str	r3, [r2, #72]	; 0x48
 8002886:	4b0f      	ldr	r3, [pc, #60]	; (80028c4 <MX_DMA_Init+0x50>)
 8002888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800288a:	f003 0304 	and.w	r3, r3, #4
 800288e:	607b      	str	r3, [r7, #4]
 8002890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002892:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <MX_DMA_Init+0x50>)
 8002894:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002896:	4a0b      	ldr	r2, [pc, #44]	; (80028c4 <MX_DMA_Init+0x50>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6493      	str	r3, [r2, #72]	; 0x48
 800289e:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <MX_DMA_Init+0x50>)
 80028a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	603b      	str	r3, [r7, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	200b      	movs	r0, #11
 80028b0:	f001 ff61 	bl	8004776 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80028b4:	200b      	movs	r0, #11
 80028b6:	f001 ff78 	bl	80047aa <HAL_NVIC_EnableIRQ>

}
 80028ba:	bf00      	nop
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40021000 	.word	0x40021000

080028c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b088      	sub	sp, #32
 80028cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ce:	f107 030c 	add.w	r3, r7, #12
 80028d2:	2200      	movs	r2, #0
 80028d4:	601a      	str	r2, [r3, #0]
 80028d6:	605a      	str	r2, [r3, #4]
 80028d8:	609a      	str	r2, [r3, #8]
 80028da:	60da      	str	r2, [r3, #12]
 80028dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80028de:	4b30      	ldr	r3, [pc, #192]	; (80029a0 <MX_GPIO_Init+0xd8>)
 80028e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028e2:	4a2f      	ldr	r2, [pc, #188]	; (80029a0 <MX_GPIO_Init+0xd8>)
 80028e4:	f043 0320 	orr.w	r3, r3, #32
 80028e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028ea:	4b2d      	ldr	r3, [pc, #180]	; (80029a0 <MX_GPIO_Init+0xd8>)
 80028ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ee:	f003 0320 	and.w	r3, r3, #32
 80028f2:	60bb      	str	r3, [r7, #8]
 80028f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f6:	4b2a      	ldr	r3, [pc, #168]	; (80029a0 <MX_GPIO_Init+0xd8>)
 80028f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fa:	4a29      	ldr	r2, [pc, #164]	; (80029a0 <MX_GPIO_Init+0xd8>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002902:	4b27      	ldr	r3, [pc, #156]	; (80029a0 <MX_GPIO_Init+0xd8>)
 8002904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800290e:	4b24      	ldr	r3, [pc, #144]	; (80029a0 <MX_GPIO_Init+0xd8>)
 8002910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002912:	4a23      	ldr	r2, [pc, #140]	; (80029a0 <MX_GPIO_Init+0xd8>)
 8002914:	f043 0302 	orr.w	r3, r3, #2
 8002918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291a:	4b21      	ldr	r3, [pc, #132]	; (80029a0 <MX_GPIO_Init+0xd8>)
 800291c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BILED_1_Pin|DISCHARGE_LED_Pin, GPIO_PIN_RESET);
 8002926:	2200      	movs	r2, #0
 8002928:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800292c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002930:	f002 faf8 	bl	8004f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OVERTEMP_Pin|BILED_2_Pin|LED_Pin, GPIO_PIN_RESET);
 8002934:	2200      	movs	r2, #0
 8002936:	f44f 7198 	mov.w	r1, #304	; 0x130
 800293a:	481a      	ldr	r0, [pc, #104]	; (80029a4 <MX_GPIO_Init+0xdc>)
 800293c:	f002 faf2 	bl	8004f24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : FANIN_Pin */
  GPIO_InitStruct.Pin = FANIN_Pin;
 8002940:	2301      	movs	r3, #1
 8002942:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002944:	2300      	movs	r3, #0
 8002946:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FANIN_GPIO_Port, &GPIO_InitStruct);
 800294c:	f107 030c 	add.w	r3, r7, #12
 8002950:	4619      	mov	r1, r3
 8002952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002956:	f002 f963 	bl	8004c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : BILED_1_Pin DISCHARGE_LED_Pin */
  GPIO_InitStruct.Pin = BILED_1_Pin|DISCHARGE_LED_Pin;
 800295a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800295e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002960:	2301      	movs	r3, #1
 8002962:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002968:	2300      	movs	r3, #0
 800296a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296c:	f107 030c 	add.w	r3, r7, #12
 8002970:	4619      	mov	r1, r3
 8002972:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002976:	f002 f953 	bl	8004c20 <HAL_GPIO_Init>

  /*Configure GPIO pins : OVERTEMP_Pin BILED_2_Pin LED_Pin */
  GPIO_InitStruct.Pin = OVERTEMP_Pin|BILED_2_Pin|LED_Pin;
 800297a:	f44f 7398 	mov.w	r3, #304	; 0x130
 800297e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002980:	2301      	movs	r3, #1
 8002982:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002988:	2300      	movs	r3, #0
 800298a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800298c:	f107 030c 	add.w	r3, r7, #12
 8002990:	4619      	mov	r1, r3
 8002992:	4804      	ldr	r0, [pc, #16]	; (80029a4 <MX_GPIO_Init+0xdc>)
 8002994:	f002 f944 	bl	8004c20 <HAL_GPIO_Init>

}
 8002998:	bf00      	nop
 800299a:	3720      	adds	r7, #32
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40021000 	.word	0x40021000
 80029a4:	48000400 	.word	0x48000400

080029a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80029ac:	bf00      	nop
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
	...

080029b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029be:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <HAL_MspInit+0x44>)
 80029c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029c2:	4a0e      	ldr	r2, [pc, #56]	; (80029fc <HAL_MspInit+0x44>)
 80029c4:	f043 0301 	orr.w	r3, r3, #1
 80029c8:	6613      	str	r3, [r2, #96]	; 0x60
 80029ca:	4b0c      	ldr	r3, [pc, #48]	; (80029fc <HAL_MspInit+0x44>)
 80029cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	607b      	str	r3, [r7, #4]
 80029d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029d6:	4b09      	ldr	r3, [pc, #36]	; (80029fc <HAL_MspInit+0x44>)
 80029d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029da:	4a08      	ldr	r2, [pc, #32]	; (80029fc <HAL_MspInit+0x44>)
 80029dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029e0:	6593      	str	r3, [r2, #88]	; 0x58
 80029e2:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_MspInit+0x44>)
 80029e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ea:	603b      	str	r3, [r7, #0]
 80029ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80029ee:	f003 f861 	bl	8005ab4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029f2:	bf00      	nop
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	40021000 	.word	0x40021000

08002a00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08c      	sub	sp, #48	; 0x30
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a08:	f107 031c 	add.w	r3, r7, #28
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]
 8002a10:	605a      	str	r2, [r3, #4]
 8002a12:	609a      	str	r2, [r3, #8]
 8002a14:	60da      	str	r2, [r3, #12]
 8002a16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a20:	d12e      	bne.n	8002a80 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002a22:	4b33      	ldr	r3, [pc, #204]	; (8002af0 <HAL_ADC_MspInit+0xf0>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3301      	adds	r3, #1
 8002a28:	4a31      	ldr	r2, [pc, #196]	; (8002af0 <HAL_ADC_MspInit+0xf0>)
 8002a2a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002a2c:	4b30      	ldr	r3, [pc, #192]	; (8002af0 <HAL_ADC_MspInit+0xf0>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d10b      	bne.n	8002a4c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002a34:	4b2f      	ldr	r3, [pc, #188]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a38:	4a2e      	ldr	r2, [pc, #184]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002a3a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a3e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a40:	4b2c      	ldr	r3, [pc, #176]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002a42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a48:	61bb      	str	r3, [r7, #24]
 8002a4a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4c:	4b29      	ldr	r3, [pc, #164]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002a4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a50:	4a28      	ldr	r2, [pc, #160]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a58:	4b26      	ldr	r3, [pc, #152]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002a5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	617b      	str	r3, [r7, #20]
 8002a62:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = FET1_TEMP_Pin;
 8002a64:	2302      	movs	r3, #2
 8002a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FET1_TEMP_GPIO_Port, &GPIO_InitStruct);
 8002a70:	f107 031c 	add.w	r3, r7, #28
 8002a74:	4619      	mov	r1, r3
 8002a76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a7a:	f002 f8d1 	bl	8004c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002a7e:	e032      	b.n	8002ae6 <HAL_ADC_MspInit+0xe6>
  else if(hadc->Instance==ADC2)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a1c      	ldr	r2, [pc, #112]	; (8002af8 <HAL_ADC_MspInit+0xf8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d12d      	bne.n	8002ae6 <HAL_ADC_MspInit+0xe6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002a8a:	4b19      	ldr	r3, [pc, #100]	; (8002af0 <HAL_ADC_MspInit+0xf0>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	3301      	adds	r3, #1
 8002a90:	4a17      	ldr	r2, [pc, #92]	; (8002af0 <HAL_ADC_MspInit+0xf0>)
 8002a92:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002a94:	4b16      	ldr	r3, [pc, #88]	; (8002af0 <HAL_ADC_MspInit+0xf0>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	d10b      	bne.n	8002ab4 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002a9c:	4b15      	ldr	r3, [pc, #84]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa0:	4a14      	ldr	r2, [pc, #80]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002aa2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002aa6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002aa8:	4b12      	ldr	r3, [pc, #72]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ab0:	613b      	str	r3, [r7, #16]
 8002ab2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab4:	4b0f      	ldr	r3, [pc, #60]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ab8:	4a0e      	ldr	r2, [pc, #56]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ac0:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <HAL_ADC_MspInit+0xf4>)
 8002ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FET2_TEMP_Pin|PCB_TEMP_Pin;
 8002acc:	2390      	movs	r3, #144	; 0x90
 8002ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad8:	f107 031c 	add.w	r3, r7, #28
 8002adc:	4619      	mov	r1, r3
 8002ade:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ae2:	f002 f89d 	bl	8004c20 <HAL_GPIO_Init>
}
 8002ae6:	bf00      	nop
 8002ae8:	3730      	adds	r7, #48	; 0x30
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000258 	.word	0x20000258
 8002af4:	40021000 	.word	0x40021000
 8002af8:	50000100 	.word	0x50000100

08002afc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b08a      	sub	sp, #40	; 0x28
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b04:	f107 0314 	add.w	r3, r7, #20
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	605a      	str	r2, [r3, #4]
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	60da      	str	r2, [r3, #12]
 8002b12:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a26      	ldr	r2, [pc, #152]	; (8002bb4 <HAL_I2C_MspInit+0xb8>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d145      	bne.n	8002baa <HAL_I2C_MspInit+0xae>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b1e:	4b26      	ldr	r3, [pc, #152]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b22:	4a25      	ldr	r2, [pc, #148]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b24:	f043 0301 	orr.w	r3, r3, #1
 8002b28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b2a:	4b23      	ldr	r3, [pc, #140]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	613b      	str	r3, [r7, #16]
 8002b34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b36:	4b20      	ldr	r3, [pc, #128]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b3a:	4a1f      	ldr	r2, [pc, #124]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b3c:	f043 0302 	orr.w	r3, r3, #2
 8002b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b42:	4b1d      	ldr	r3, [pc, #116]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	60fb      	str	r3, [r7, #12]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b54:	2312      	movs	r3, #18
 8002b56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b60:	2304      	movs	r3, #4
 8002b62:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b64:	f107 0314 	add.w	r3, r7, #20
 8002b68:	4619      	mov	r1, r3
 8002b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b6e:	f002 f857 	bl	8004c20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b72:	2380      	movs	r3, #128	; 0x80
 8002b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b76:	2312      	movs	r3, #18
 8002b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b82:	2304      	movs	r3, #4
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b86:	f107 0314 	add.w	r3, r7, #20
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	480b      	ldr	r0, [pc, #44]	; (8002bbc <HAL_I2C_MspInit+0xc0>)
 8002b8e:	f002 f847 	bl	8004c20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b92:	4b09      	ldr	r3, [pc, #36]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b96:	4a08      	ldr	r2, [pc, #32]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002b98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b9c:	6593      	str	r3, [r2, #88]	; 0x58
 8002b9e:	4b06      	ldr	r3, [pc, #24]	; (8002bb8 <HAL_I2C_MspInit+0xbc>)
 8002ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ba6:	60bb      	str	r3, [r7, #8]
 8002ba8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002baa:	bf00      	nop
 8002bac:	3728      	adds	r7, #40	; 0x28
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	40005400 	.word	0x40005400
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	48000400 	.word	0x48000400

08002bc0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a25      	ldr	r2, [pc, #148]	; (8002c64 <HAL_TIM_Base_MspInit+0xa4>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d10c      	bne.n	8002bec <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002bd2:	4b25      	ldr	r3, [pc, #148]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bd6:	4a24      	ldr	r2, [pc, #144]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002bd8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002bdc:	6613      	str	r3, [r2, #96]	; 0x60
 8002bde:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002be0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002be2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002be6:	617b      	str	r3, [r7, #20]
 8002be8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002bea:	e034      	b.n	8002c56 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf4:	d10c      	bne.n	8002c10 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bf6:	4b1c      	ldr	r3, [pc, #112]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfa:	4a1b      	ldr	r2, [pc, #108]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002bfc:	f043 0301 	orr.w	r3, r3, #1
 8002c00:	6593      	str	r3, [r2, #88]	; 0x58
 8002c02:	4b19      	ldr	r3, [pc, #100]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c06:	f003 0301 	and.w	r3, r3, #1
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]
}
 8002c0e:	e022      	b.n	8002c56 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM3)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a15      	ldr	r2, [pc, #84]	; (8002c6c <HAL_TIM_Base_MspInit+0xac>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d10c      	bne.n	8002c34 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c1a:	4b13      	ldr	r3, [pc, #76]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c1e:	4a12      	ldr	r2, [pc, #72]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002c20:	f043 0302 	orr.w	r3, r3, #2
 8002c24:	6593      	str	r3, [r2, #88]	; 0x58
 8002c26:	4b10      	ldr	r3, [pc, #64]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2a:	f003 0302 	and.w	r3, r3, #2
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
}
 8002c32:	e010      	b.n	8002c56 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM4)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a0d      	ldr	r2, [pc, #52]	; (8002c70 <HAL_TIM_Base_MspInit+0xb0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d10b      	bne.n	8002c56 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c3e:	4b0a      	ldr	r3, [pc, #40]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c42:	4a09      	ldr	r2, [pc, #36]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002c44:	f043 0304 	orr.w	r3, r3, #4
 8002c48:	6593      	str	r3, [r2, #88]	; 0x58
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <HAL_TIM_Base_MspInit+0xa8>)
 8002c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c4e:	f003 0304 	and.w	r3, r3, #4
 8002c52:	60bb      	str	r3, [r7, #8]
 8002c54:	68bb      	ldr	r3, [r7, #8]
}
 8002c56:	bf00      	nop
 8002c58:	371c      	adds	r7, #28
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40012c00 	.word	0x40012c00
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40000400 	.word	0x40000400
 8002c70:	40000800 	.word	0x40000800

08002c74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b08a      	sub	sp, #40	; 0x28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a23      	ldr	r2, [pc, #140]	; (8002d20 <HAL_TIM_MspPostInit+0xac>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d11e      	bne.n	8002cd4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c96:	4b23      	ldr	r3, [pc, #140]	; (8002d24 <HAL_TIM_MspPostInit+0xb0>)
 8002c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c9a:	4a22      	ldr	r2, [pc, #136]	; (8002d24 <HAL_TIM_MspPostInit+0xb0>)
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ca2:	4b20      	ldr	r3, [pc, #128]	; (8002d24 <HAL_TIM_MspPostInit+0xb0>)
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	613b      	str	r3, [r7, #16]
 8002cac:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8002cae:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002cc0:	2306      	movs	r3, #6
 8002cc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8002cc4:	f107 0314 	add.w	r3, r7, #20
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cce:	f001 ffa7 	bl	8004c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002cd2:	e020      	b.n	8002d16 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a13      	ldr	r2, [pc, #76]	; (8002d28 <HAL_TIM_MspPostInit+0xb4>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d11b      	bne.n	8002d16 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cde:	4b11      	ldr	r3, [pc, #68]	; (8002d24 <HAL_TIM_MspPostInit+0xb0>)
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ce2:	4a10      	ldr	r2, [pc, #64]	; (8002d24 <HAL_TIM_MspPostInit+0xb0>)
 8002ce4:	f043 0302 	orr.w	r3, r3, #2
 8002ce8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cea:	4b0e      	ldr	r3, [pc, #56]	; (8002d24 <HAL_TIM_MspPostInit+0xb0>)
 8002cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cee:	f003 0302 	and.w	r3, r3, #2
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d02:	2300      	movs	r3, #0
 8002d04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002d06:	2302      	movs	r3, #2
 8002d08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002d0a:	f107 0314 	add.w	r3, r7, #20
 8002d0e:	4619      	mov	r1, r3
 8002d10:	4806      	ldr	r0, [pc, #24]	; (8002d2c <HAL_TIM_MspPostInit+0xb8>)
 8002d12:	f001 ff85 	bl	8004c20 <HAL_GPIO_Init>
}
 8002d16:	bf00      	nop
 8002d18:	3728      	adds	r7, #40	; 0x28
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	40012c00 	.word	0x40012c00
 8002d24:	40021000 	.word	0x40021000
 8002d28:	40000400 	.word	0x40000400
 8002d2c:	48000400 	.word	0x48000400

08002d30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b08c      	sub	sp, #48	; 0x30
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d38:	f107 031c 	add.w	r3, r7, #28
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a48      	ldr	r2, [pc, #288]	; (8002e70 <HAL_UART_MspInit+0x140>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d12a      	bne.n	8002da8 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d52:	4b48      	ldr	r3, [pc, #288]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002d54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d56:	4a47      	ldr	r2, [pc, #284]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002d58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d5c:	6613      	str	r3, [r2, #96]	; 0x60
 8002d5e:	4b45      	ldr	r3, [pc, #276]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002d60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d66:	61bb      	str	r3, [r7, #24]
 8002d68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6a:	4b42      	ldr	r3, [pc, #264]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d6e:	4a41      	ldr	r2, [pc, #260]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d76:	4b3f      	ldr	r3, [pc, #252]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	617b      	str	r3, [r7, #20]
 8002d80:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d82:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	2302      	movs	r3, #2
 8002d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d90:	2300      	movs	r3, #0
 8002d92:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d94:	2307      	movs	r3, #7
 8002d96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d98:	f107 031c 	add.w	r3, r7, #28
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002da2:	f001 ff3d 	bl	8004c20 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002da6:	e05e      	b.n	8002e66 <HAL_UART_MspInit+0x136>
  else if(huart->Instance==USART2)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a32      	ldr	r2, [pc, #200]	; (8002e78 <HAL_UART_MspInit+0x148>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d159      	bne.n	8002e66 <HAL_UART_MspInit+0x136>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002db2:	4b30      	ldr	r3, [pc, #192]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002db6:	4a2f      	ldr	r2, [pc, #188]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002db8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dbc:	6593      	str	r3, [r2, #88]	; 0x58
 8002dbe:	4b2d      	ldr	r3, [pc, #180]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc6:	613b      	str	r3, [r7, #16]
 8002dc8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dca:	4b2a      	ldr	r3, [pc, #168]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dce:	4a29      	ldr	r2, [pc, #164]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002dd6:	4b27      	ldr	r3, [pc, #156]	; (8002e74 <HAL_UART_MspInit+0x144>)
 8002dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	60fb      	str	r3, [r7, #12]
 8002de0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002de2:	230c      	movs	r3, #12
 8002de4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002de6:	2302      	movs	r3, #2
 8002de8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dea:	2300      	movs	r3, #0
 8002dec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dee:	2300      	movs	r3, #0
 8002df0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002df2:	2307      	movs	r3, #7
 8002df4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002df6:	f107 031c 	add.w	r3, r7, #28
 8002dfa:	4619      	mov	r1, r3
 8002dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e00:	f001 ff0e 	bl	8004c20 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8002e04:	4b1d      	ldr	r3, [pc, #116]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e06:	4a1e      	ldr	r2, [pc, #120]	; (8002e80 <HAL_UART_MspInit+0x150>)
 8002e08:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002e0a:	4b1c      	ldr	r3, [pc, #112]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e0c:	221a      	movs	r2, #26
 8002e0e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e10:	4b1a      	ldr	r3, [pc, #104]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e16:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e1c:	4b17      	ldr	r3, [pc, #92]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e1e:	2280      	movs	r2, #128	; 0x80
 8002e20:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e22:	4b16      	ldr	r3, [pc, #88]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e28:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002e2e:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e34:	4b11      	ldr	r3, [pc, #68]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002e3a:	4810      	ldr	r0, [pc, #64]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e3c:	f001 fcd0 	bl	80047e0 <HAL_DMA_Init>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d001      	beq.n	8002e4a <HAL_UART_MspInit+0x11a>
      Error_Handler();
 8002e46:	f7ff fdaf 	bl	80029a8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	4a0b      	ldr	r2, [pc, #44]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e4e:	679a      	str	r2, [r3, #120]	; 0x78
 8002e50:	4a0a      	ldr	r2, [pc, #40]	; (8002e7c <HAL_UART_MspInit+0x14c>)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002e56:	2200      	movs	r2, #0
 8002e58:	2100      	movs	r1, #0
 8002e5a:	2026      	movs	r0, #38	; 0x26
 8002e5c:	f001 fc8b 	bl	8004776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e60:	2026      	movs	r0, #38	; 0x26
 8002e62:	f001 fca2 	bl	80047aa <HAL_NVIC_EnableIRQ>
}
 8002e66:	bf00      	nop
 8002e68:	3730      	adds	r7, #48	; 0x30
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40013800 	.word	0x40013800
 8002e74:	40021000 	.word	0x40021000
 8002e78:	40004400 	.word	0x40004400
 8002e7c:	20000294 	.word	0x20000294
 8002e80:	40020008 	.word	0x40020008

08002e84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002e88:	bf00      	nop
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e90:	4770      	bx	lr

08002e92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e92:	b480      	push	{r7}
 8002e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e96:	e7fe      	b.n	8002e96 <HardFault_Handler+0x4>

08002e98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e9c:	e7fe      	b.n	8002e9c <MemManage_Handler+0x4>

08002e9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ea2:	e7fe      	b.n	8002ea2 <BusFault_Handler+0x4>

08002ea4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ea8:	e7fe      	b.n	8002ea8 <UsageFault_Handler+0x4>

08002eaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ebc:	bf00      	nop
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr

08002ec6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eca:	bf00      	nop
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr

08002ed4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ed8:	f000 f8d4 	bl	8003084 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002ee4:	4802      	ldr	r0, [pc, #8]	; (8002ef0 <DMA1_Channel1_IRQHandler+0x10>)
 8002ee6:	f001 fd8a 	bl	80049fe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	bd80      	pop	{r7, pc}
 8002eee:	bf00      	nop
 8002ef0:	20000294 	.word	0x20000294

08002ef4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ef8:	4802      	ldr	r0, [pc, #8]	; (8002f04 <USART2_IRQHandler+0x10>)
 8002efa:	f005 f823 	bl	8007f44 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002efe:	bf00      	nop
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	200005ec 	.word	0x200005ec

08002f08 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002f10:	4b11      	ldr	r3, [pc, #68]	; (8002f58 <_sbrk+0x50>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d102      	bne.n	8002f1e <_sbrk+0x16>
		heap_end = &end;
 8002f18:	4b0f      	ldr	r3, [pc, #60]	; (8002f58 <_sbrk+0x50>)
 8002f1a:	4a10      	ldr	r2, [pc, #64]	; (8002f5c <_sbrk+0x54>)
 8002f1c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <_sbrk+0x50>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002f24:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <_sbrk+0x50>)
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4413      	add	r3, r2
 8002f2c:	466a      	mov	r2, sp
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d907      	bls.n	8002f42 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002f32:	f006 f9fd 	bl	8009330 <__errno>
 8002f36:	4602      	mov	r2, r0
 8002f38:	230c      	movs	r3, #12
 8002f3a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002f40:	e006      	b.n	8002f50 <_sbrk+0x48>
	}

	heap_end += incr;
 8002f42:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <_sbrk+0x50>)
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4413      	add	r3, r2
 8002f4a:	4a03      	ldr	r2, [pc, #12]	; (8002f58 <_sbrk+0x50>)
 8002f4c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	2000025c 	.word	0x2000025c
 8002f5c:	20000680 	.word	0x20000680

08002f60 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002f64:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <SystemInit+0x28>)
 8002f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6a:	4a07      	ldr	r2, [pc, #28]	; (8002f88 <SystemInit+0x28>)
 8002f6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f74:	4b04      	ldr	r3, [pc, #16]	; (8002f88 <SystemInit+0x28>)
 8002f76:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f7a:	609a      	str	r2, [r3, #8]
#endif
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	e000ed00 	.word	0xe000ed00

08002f8c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f8c:	480d      	ldr	r0, [pc, #52]	; (8002fc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f8e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f90:	480d      	ldr	r0, [pc, #52]	; (8002fc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f92:	490e      	ldr	r1, [pc, #56]	; (8002fcc <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f94:	4a0e      	ldr	r2, [pc, #56]	; (8002fd0 <LoopForever+0xe>)
  movs r3, #0
 8002f96:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002f98:	e002      	b.n	8002fa0 <LoopCopyDataInit>

08002f9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f9e:	3304      	adds	r3, #4

08002fa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fa4:	d3f9      	bcc.n	8002f9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fa6:	4a0b      	ldr	r2, [pc, #44]	; (8002fd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fa8:	4c0b      	ldr	r4, [pc, #44]	; (8002fd8 <LoopForever+0x16>)
  movs r3, #0
 8002faa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fac:	e001      	b.n	8002fb2 <LoopFillZerobss>

08002fae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fb0:	3204      	adds	r2, #4

08002fb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fb4:	d3fb      	bcc.n	8002fae <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fb6:	f7ff ffd3 	bl	8002f60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002fba:	f006 f9bf 	bl	800933c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fbe:	f7fe fc5b 	bl	8001878 <main>

08002fc2 <LoopForever>:

LoopForever:
    b LoopForever
 8002fc2:	e7fe      	b.n	8002fc2 <LoopForever>
  ldr   r0, =_estack
 8002fc4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002fc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fcc:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8002fd0:	0800c1ac 	.word	0x0800c1ac
  ldr r2, =_sbss
 8002fd4:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8002fd8:	20000680 	.word	0x20000680

08002fdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fdc:	e7fe      	b.n	8002fdc <ADC1_2_IRQHandler>

08002fde <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b082      	sub	sp, #8
 8002fe2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fe8:	2003      	movs	r0, #3
 8002fea:	f001 fbb9 	bl	8004760 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002fee:	2000      	movs	r0, #0
 8002ff0:	f000 f80e 	bl	8003010 <HAL_InitTick>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d002      	beq.n	8003000 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	71fb      	strb	r3, [r7, #7]
 8002ffe:	e001      	b.n	8003004 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003000:	f7ff fcda 	bl	80029b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003004:	79fb      	ldrb	r3, [r7, #7]

}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
	...

08003010 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003018:	2300      	movs	r3, #0
 800301a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800301c:	4b16      	ldr	r3, [pc, #88]	; (8003078 <HAL_InitTick+0x68>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d022      	beq.n	800306a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003024:	4b15      	ldr	r3, [pc, #84]	; (800307c <HAL_InitTick+0x6c>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	4b13      	ldr	r3, [pc, #76]	; (8003078 <HAL_InitTick+0x68>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003030:	fbb1 f3f3 	udiv	r3, r1, r3
 8003034:	fbb2 f3f3 	udiv	r3, r2, r3
 8003038:	4618      	mov	r0, r3
 800303a:	f001 fbc4 	bl	80047c6 <HAL_SYSTICK_Config>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d10f      	bne.n	8003064 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2b0f      	cmp	r3, #15
 8003048:	d809      	bhi.n	800305e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800304a:	2200      	movs	r2, #0
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	f04f 30ff 	mov.w	r0, #4294967295
 8003052:	f001 fb90 	bl	8004776 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003056:	4a0a      	ldr	r2, [pc, #40]	; (8003080 <HAL_InitTick+0x70>)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6013      	str	r3, [r2, #0]
 800305c:	e007      	b.n	800306e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	73fb      	strb	r3, [r7, #15]
 8003062:	e004      	b.n	800306e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
 8003068:	e001      	b.n	800306e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800306e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003070:	4618      	mov	r0, r3
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	20000028 	.word	0x20000028
 800307c:	20000020 	.word	0x20000020
 8003080:	20000024 	.word	0x20000024

08003084 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003088:	4b05      	ldr	r3, [pc, #20]	; (80030a0 <HAL_IncTick+0x1c>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <HAL_IncTick+0x20>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4413      	add	r3, r2
 8003092:	4a03      	ldr	r2, [pc, #12]	; (80030a0 <HAL_IncTick+0x1c>)
 8003094:	6013      	str	r3, [r2, #0]
}
 8003096:	bf00      	nop
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	20000678 	.word	0x20000678
 80030a4:	20000028 	.word	0x20000028

080030a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  return uwTick;
 80030ac:	4b03      	ldr	r3, [pc, #12]	; (80030bc <HAL_GetTick+0x14>)
 80030ae:	681b      	ldr	r3, [r3, #0]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	20000678 	.word	0x20000678

080030c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030c8:	f7ff ffee 	bl	80030a8 <HAL_GetTick>
 80030cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d8:	d004      	beq.n	80030e4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80030da:	4b09      	ldr	r3, [pc, #36]	; (8003100 <HAL_Delay+0x40>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	4413      	add	r3, r2
 80030e2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80030e4:	bf00      	nop
 80030e6:	f7ff ffdf 	bl	80030a8 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	68fa      	ldr	r2, [r7, #12]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d8f7      	bhi.n	80030e6 <HAL_Delay+0x26>
  {
  }
}
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	20000028 	.word	0x20000028

08003104 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	609a      	str	r2, [r3, #8]
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr

0800312a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
 8003132:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	609a      	str	r2, [r3, #8]
}
 8003144:	bf00      	nop
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr

08003150 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003160:	4618      	mov	r0, r3
 8003162:	370c      	adds	r7, #12
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
 8003178:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	3360      	adds	r3, #96	; 0x60
 800317e:	461a      	mov	r2, r3
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <LL_ADC_SetOffset+0x44>)
 800318e:	4013      	ands	r3, r2
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	430a      	orrs	r2, r1
 800319a:	4313      	orrs	r3, r2
 800319c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80031a4:	bf00      	nop
 80031a6:	371c      	adds	r7, #28
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr
 80031b0:	03fff000 	.word	0x03fff000

080031b4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	3360      	adds	r3, #96	; 0x60
 80031c2:	461a      	mov	r2, r3
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	3360      	adds	r3, #96	; 0x60
 80031f0:	461a      	mov	r2, r3
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	431a      	orrs	r2, r3
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800320a:	bf00      	nop
 800320c:	371c      	adds	r7, #28
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003216:	b480      	push	{r7}
 8003218:	b087      	sub	sp, #28
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	3360      	adds	r3, #96	; 0x60
 8003226:	461a      	mov	r2, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	4413      	add	r3, r2
 800322e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	431a      	orrs	r2, r3
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003240:	bf00      	nop
 8003242:	371c      	adds	r7, #28
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800324c:	b480      	push	{r7}
 800324e:	b087      	sub	sp, #28
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	3360      	adds	r3, #96	; 0x60
 800325c:	461a      	mov	r2, r3
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	431a      	orrs	r2, r3
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003276:	bf00      	nop
 8003278:	371c      	adds	r7, #28
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
 800328a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	431a      	orrs	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	615a      	str	r2, [r3, #20]
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80032bc:	2301      	movs	r3, #1
 80032be:	e000      	b.n	80032c2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	4618      	mov	r0, r3
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr

080032ce <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032ce:	b480      	push	{r7}
 80032d0:	b087      	sub	sp, #28
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	60f8      	str	r0, [r7, #12]
 80032d6:	60b9      	str	r1, [r7, #8]
 80032d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	3330      	adds	r3, #48	; 0x30
 80032de:	461a      	mov	r2, r3
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	0a1b      	lsrs	r3, r3, #8
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	f003 030c 	and.w	r3, r3, #12
 80032ea:	4413      	add	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	f003 031f 	and.w	r3, r3, #31
 80032f8:	211f      	movs	r1, #31
 80032fa:	fa01 f303 	lsl.w	r3, r1, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	401a      	ands	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	0e9b      	lsrs	r3, r3, #26
 8003306:	f003 011f 	and.w	r1, r3, #31
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	f003 031f 	and.w	r3, r3, #31
 8003310:	fa01 f303 	lsl.w	r3, r1, r3
 8003314:	431a      	orrs	r2, r3
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800331a:	bf00      	nop
 800331c:	371c      	adds	r7, #28
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003326:	b480      	push	{r7}
 8003328:	b087      	sub	sp, #28
 800332a:	af00      	add	r7, sp, #0
 800332c:	60f8      	str	r0, [r7, #12]
 800332e:	60b9      	str	r1, [r7, #8]
 8003330:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	3314      	adds	r3, #20
 8003336:	461a      	mov	r2, r3
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	0e5b      	lsrs	r3, r3, #25
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	f003 0304 	and.w	r3, r3, #4
 8003342:	4413      	add	r3, r2
 8003344:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	0d1b      	lsrs	r3, r3, #20
 800334e:	f003 031f 	and.w	r3, r3, #31
 8003352:	2107      	movs	r1, #7
 8003354:	fa01 f303 	lsl.w	r3, r1, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	401a      	ands	r2, r3
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	0d1b      	lsrs	r3, r3, #20
 8003360:	f003 031f 	and.w	r3, r3, #31
 8003364:	6879      	ldr	r1, [r7, #4]
 8003366:	fa01 f303 	lsl.w	r3, r1, r3
 800336a:	431a      	orrs	r2, r3
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003370:	bf00      	nop
 8003372:	371c      	adds	r7, #28
 8003374:	46bd      	mov	sp, r7
 8003376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337a:	4770      	bx	lr

0800337c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	60f8      	str	r0, [r7, #12]
 8003384:	60b9      	str	r1, [r7, #8]
 8003386:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003394:	43db      	mvns	r3, r3
 8003396:	401a      	ands	r2, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f003 0318 	and.w	r3, r3, #24
 800339e:	4908      	ldr	r1, [pc, #32]	; (80033c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80033a0:	40d9      	lsrs	r1, r3
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	400b      	ands	r3, r1
 80033a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033aa:	431a      	orrs	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80033b2:	bf00      	nop
 80033b4:	3714      	adds	r7, #20
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr
 80033be:	bf00      	nop
 80033c0:	0007ffff 	.word	0x0007ffff

080033c4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 031f 	and.w	r3, r3, #31
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800340c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	6093      	str	r3, [r2, #8]
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003434:	d101      	bne.n	800343a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800343a:	2300      	movs	r3, #0
}
 800343c:	4618      	mov	r0, r3
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003458:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800345c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003480:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003484:	d101      	bne.n	800348a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003486:	2301      	movs	r3, #1
 8003488:	e000      	b.n	800348c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr

08003498 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034a8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034ac:	f043 0201 	orr.w	r2, r3, #1
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80034b4:	bf00      	nop
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <LL_ADC_IsEnabled+0x18>
 80034d4:	2301      	movs	r3, #1
 80034d6:	e000      	b.n	80034da <LL_ADC_IsEnabled+0x1a>
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034f6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034fa:	f043 0204 	orr.w	r2, r3, #4
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800350e:	b480      	push	{r7}
 8003510:	b083      	sub	sp, #12
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b04      	cmp	r3, #4
 8003520:	d101      	bne.n	8003526 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	2b08      	cmp	r3, #8
 8003546:	d101      	bne.n	800354c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003548:	2301      	movs	r3, #1
 800354a:	e000      	b.n	800354e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	370c      	adds	r7, #12
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
	...

0800355c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800355c:	b590      	push	{r4, r7, lr}
 800355e:	b089      	sub	sp, #36	; 0x24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003564:	2300      	movs	r3, #0
 8003566:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d101      	bne.n	8003576 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e16b      	b.n	800384e <HAL_ADC_Init+0x2f2>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	695b      	ldr	r3, [r3, #20]
 800357a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003580:	2b00      	cmp	r3, #0
 8003582:	d109      	bne.n	8003598 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f7ff fa3b 	bl	8002a00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4618      	mov	r0, r3
 800359e:	f7ff ff3f 	bl	8003420 <LL_ADC_IsDeepPowerDownEnabled>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d004      	beq.n	80035b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7ff ff25 	bl	80033fc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff ff5a 	bl	8003470 <LL_ADC_IsInternalRegulatorEnabled>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d113      	bne.n	80035ea <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff3e 	bl	8003448 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80035cc:	4ba2      	ldr	r3, [pc, #648]	; (8003858 <HAL_ADC_Init+0x2fc>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	4aa2      	ldr	r2, [pc, #648]	; (800385c <HAL_ADC_Init+0x300>)
 80035d4:	fba2 2303 	umull	r2, r3, r2, r3
 80035d8:	099b      	lsrs	r3, r3, #6
 80035da:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035dc:	e002      	b.n	80035e4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	3b01      	subs	r3, #1
 80035e2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f9      	bne.n	80035de <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f7ff ff3e 	bl	8003470 <LL_ADC_IsInternalRegulatorEnabled>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d10d      	bne.n	8003616 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035fe:	f043 0210 	orr.w	r2, r3, #16
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800360a:	f043 0201 	orr.w	r2, r3, #1
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f7ff ff77 	bl	800350e <LL_ADC_REG_IsConversionOngoing>
 8003620:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003626:	f003 0310 	and.w	r3, r3, #16
 800362a:	2b00      	cmp	r3, #0
 800362c:	f040 8106 	bne.w	800383c <HAL_ADC_Init+0x2e0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	2b00      	cmp	r3, #0
 8003634:	f040 8102 	bne.w	800383c <HAL_ADC_Init+0x2e0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003640:	f043 0202 	orr.w	r2, r3, #2
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff ff37 	bl	80034c0 <LL_ADC_IsEnabled>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d111      	bne.n	800367c <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003658:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800365c:	f7ff ff30 	bl	80034c0 <LL_ADC_IsEnabled>
 8003660:	4604      	mov	r4, r0
 8003662:	487f      	ldr	r0, [pc, #508]	; (8003860 <HAL_ADC_Init+0x304>)
 8003664:	f7ff ff2c 	bl	80034c0 <LL_ADC_IsEnabled>
 8003668:	4603      	mov	r3, r0
 800366a:	4323      	orrs	r3, r4
 800366c:	2b00      	cmp	r3, #0
 800366e:	d105      	bne.n	800367c <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	4619      	mov	r1, r3
 8003676:	487b      	ldr	r0, [pc, #492]	; (8003864 <HAL_ADC_Init+0x308>)
 8003678:	f7ff fd44 	bl	8003104 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	7f5b      	ldrb	r3, [r3, #29]
 8003680:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003686:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800368c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003692:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800369a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800369c:	4313      	orrs	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d106      	bne.n	80036b8 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ae:	3b01      	subs	r3, #1
 80036b0:	045b      	lsls	r3, r3, #17
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d009      	beq.n	80036d4 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036c4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036cc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	4b63      	ldr	r3, [pc, #396]	; (8003868 <HAL_ADC_Init+0x30c>)
 80036dc:	4013      	ands	r3, r2
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	6812      	ldr	r2, [r2, #0]
 80036e2:	69b9      	ldr	r1, [r7, #24]
 80036e4:	430b      	orrs	r3, r1
 80036e6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4618      	mov	r0, r3
 8003704:	f7ff ff03 	bl	800350e <LL_ADC_REG_IsConversionOngoing>
 8003708:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff ff10 	bl	8003534 <LL_ADC_INJ_IsConversionOngoing>
 8003714:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d16d      	bne.n	80037f8 <HAL_ADC_Init+0x29c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d16a      	bne.n	80037f8 <HAL_ADC_Init+0x29c>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003726:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800372e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003730:	4313      	orrs	r3, r2
 8003732:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800373e:	f023 0302 	bic.w	r3, r3, #2
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	6812      	ldr	r2, [r2, #0]
 8003746:	69b9      	ldr	r1, [r7, #24]
 8003748:	430b      	orrs	r3, r1
 800374a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d017      	beq.n	8003784 <HAL_ADC_Init+0x228>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	691a      	ldr	r2, [r3, #16]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003762:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800376c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003770:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6911      	ldr	r1, [r2, #16]
 8003778:	687a      	ldr	r2, [r7, #4]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	430b      	orrs	r3, r1
 800377e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003782:	e013      	b.n	80037ac <HAL_ADC_Init+0x250>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003792:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6812      	ldr	r2, [r2, #0]
 80037a0:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80037a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037a8:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d118      	bne.n	80037e8 <HAL_ADC_Init+0x28c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80037c0:	f023 0304 	bic.w	r3, r3, #4
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80037cc:	4311      	orrs	r1, r2
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80037d2:	4311      	orrs	r1, r2
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80037d8:	430a      	orrs	r2, r1
 80037da:	431a      	orrs	r2, r3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f042 0201 	orr.w	r2, r2, #1
 80037e4:	611a      	str	r2, [r3, #16]
 80037e6:	e007      	b.n	80037f8 <HAL_ADC_Init+0x29c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	691a      	ldr	r2, [r3, #16]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 0201 	bic.w	r2, r2, #1
 80037f6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d10c      	bne.n	800381a <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003806:	f023 010f 	bic.w	r1, r3, #15
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	1e5a      	subs	r2, r3, #1
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	430a      	orrs	r2, r1
 8003816:	631a      	str	r2, [r3, #48]	; 0x30
 8003818:	e007      	b.n	800382a <HAL_ADC_Init+0x2ce>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 020f 	bic.w	r2, r2, #15
 8003828:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800382e:	f023 0303 	bic.w	r3, r3, #3
 8003832:	f043 0201 	orr.w	r2, r3, #1
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	65da      	str	r2, [r3, #92]	; 0x5c
 800383a:	e007      	b.n	800384c <HAL_ADC_Init+0x2f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003840:	f043 0210 	orr.w	r2, r3, #16
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800384c:	7ffb      	ldrb	r3, [r7, #31]
}
 800384e:	4618      	mov	r0, r3
 8003850:	3724      	adds	r7, #36	; 0x24
 8003852:	46bd      	mov	sp, r7
 8003854:	bd90      	pop	{r4, r7, pc}
 8003856:	bf00      	nop
 8003858:	20000020 	.word	0x20000020
 800385c:	053e2d63 	.word	0x053e2d63
 8003860:	50000100 	.word	0x50000100
 8003864:	50000300 	.word	0x50000300
 8003868:	fff04007 	.word	0xfff04007

0800386c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b086      	sub	sp, #24
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003874:	4859      	ldr	r0, [pc, #356]	; (80039dc <HAL_ADC_Start+0x170>)
 8003876:	f7ff fda5 	bl	80033c4 <LL_ADC_GetMultimode>
 800387a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f7ff fe44 	bl	800350e <LL_ADC_REG_IsConversionOngoing>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	f040 809f 	bne.w	80039cc <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003894:	2b01      	cmp	r3, #1
 8003896:	d101      	bne.n	800389c <HAL_ADC_Start+0x30>
 8003898:	2302      	movs	r3, #2
 800389a:	e09a      	b.n	80039d2 <HAL_ADC_Start+0x166>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 fd6b 	bl	8004380 <ADC_Enable>
 80038aa:	4603      	mov	r3, r0
 80038ac:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80038ae:	7dfb      	ldrb	r3, [r7, #23]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f040 8086 	bne.w	80039c2 <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ba:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038be:	f023 0301 	bic.w	r3, r3, #1
 80038c2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a44      	ldr	r2, [pc, #272]	; (80039e0 <HAL_ADC_Start+0x174>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d002      	beq.n	80038da <HAL_ADC_Start+0x6e>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	e001      	b.n	80038de <HAL_ADC_Start+0x72>
 80038da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d002      	beq.n	80038ec <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d105      	bne.n	80038f8 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003904:	d106      	bne.n	8003914 <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800390a:	f023 0206 	bic.w	r2, r3, #6
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	661a      	str	r2, [r3, #96]	; 0x60
 8003912:	e002      	b.n	800391a <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	221c      	movs	r2, #28
 8003920:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a2c      	ldr	r2, [pc, #176]	; (80039e0 <HAL_ADC_Start+0x174>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d002      	beq.n	800393a <HAL_ADC_Start+0xce>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	e001      	b.n	800393e <HAL_ADC_Start+0xd2>
 800393a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6812      	ldr	r2, [r2, #0]
 8003942:	4293      	cmp	r3, r2
 8003944:	d008      	beq.n	8003958 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d005      	beq.n	8003958 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	2b05      	cmp	r3, #5
 8003950:	d002      	beq.n	8003958 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	2b09      	cmp	r3, #9
 8003956:	d114      	bne.n	8003982 <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d007      	beq.n	8003976 <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800396e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4618      	mov	r0, r3
 800397c:	f7ff fdb3 	bl	80034e6 <LL_ADC_REG_StartConversion>
 8003980:	e026      	b.n	80039d0 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003986:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a13      	ldr	r2, [pc, #76]	; (80039e0 <HAL_ADC_Start+0x174>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d002      	beq.n	800399e <HAL_ADC_Start+0x132>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	e001      	b.n	80039a2 <HAL_ADC_Start+0x136>
 800399e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80039a2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00f      	beq.n	80039d0 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039b8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	65da      	str	r2, [r3, #92]	; 0x5c
 80039c0:	e006      	b.n	80039d0 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80039ca:	e001      	b.n	80039d0 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80039cc:	2302      	movs	r3, #2
 80039ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80039d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3718      	adds	r7, #24
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	50000300 	.word	0x50000300
 80039e0:	50000100 	.word	0x50000100

080039e4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039ee:	4863      	ldr	r0, [pc, #396]	; (8003b7c <HAL_ADC_PollForConversion+0x198>)
 80039f0:	f7ff fce8 	bl	80033c4 <LL_ADC_GetMultimode>
 80039f4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d102      	bne.n	8003a04 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80039fe:	2308      	movs	r3, #8
 8003a00:	61fb      	str	r3, [r7, #28]
 8003a02:	e02a      	b.n	8003a5a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d005      	beq.n	8003a16 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	2b05      	cmp	r3, #5
 8003a0e:	d002      	beq.n	8003a16 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	2b09      	cmp	r3, #9
 8003a14:	d111      	bne.n	8003a3a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d007      	beq.n	8003a34 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a28:	f043 0220 	orr.w	r2, r3, #32
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e09f      	b.n	8003b74 <HAL_ADC_PollForConversion+0x190>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003a34:	2304      	movs	r3, #4
 8003a36:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003a38:	e00f      	b.n	8003a5a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003a3a:	4850      	ldr	r0, [pc, #320]	; (8003b7c <HAL_ADC_PollForConversion+0x198>)
 8003a3c:	f7ff fcd0 	bl	80033e0 <LL_ADC_GetMultiDMATransfer>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d007      	beq.n	8003a56 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4a:	f043 0220 	orr.w	r2, r3, #32
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e08e      	b.n	8003b74 <HAL_ADC_PollForConversion+0x190>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003a56:	2304      	movs	r3, #4
 8003a58:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003a5a:	f7ff fb25 	bl	80030a8 <HAL_GetTick>
 8003a5e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a60:	e01a      	b.n	8003a98 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a68:	d016      	beq.n	8003a98 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003a6a:	f7ff fb1d 	bl	80030a8 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d302      	bcc.n	8003a80 <HAL_ADC_PollForConversion+0x9c>
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10b      	bne.n	8003a98 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a84:	f043 0204 	orr.w	r2, r3, #4
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e06d      	b.n	8003b74 <HAL_ADC_PollForConversion+0x190>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0dd      	beq.n	8003a62 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aaa:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f7ff fbf6 	bl	80032a8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d01c      	beq.n	8003afc <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	7f5b      	ldrb	r3, [r3, #29]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d118      	bne.n	8003afc <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0308 	and.w	r3, r3, #8
 8003ad4:	2b08      	cmp	r3, #8
 8003ad6:	d111      	bne.n	8003afc <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003adc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ae8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d105      	bne.n	8003afc <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af4:	f043 0201 	orr.w	r2, r3, #1
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a1f      	ldr	r2, [pc, #124]	; (8003b80 <HAL_ADC_PollForConversion+0x19c>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d002      	beq.n	8003b0c <HAL_ADC_PollForConversion+0x128>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	e001      	b.n	8003b10 <HAL_ADC_PollForConversion+0x12c>
 8003b0c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6812      	ldr	r2, [r2, #0]
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d008      	beq.n	8003b2a <HAL_ADC_PollForConversion+0x146>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d005      	beq.n	8003b2a <HAL_ADC_PollForConversion+0x146>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	2b05      	cmp	r3, #5
 8003b22:	d002      	beq.n	8003b2a <HAL_ADC_PollForConversion+0x146>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	2b09      	cmp	r3, #9
 8003b28:	d104      	bne.n	8003b34 <HAL_ADC_PollForConversion+0x150>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	61bb      	str	r3, [r7, #24]
 8003b32:	e00d      	b.n	8003b50 <HAL_ADC_PollForConversion+0x16c>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a11      	ldr	r2, [pc, #68]	; (8003b80 <HAL_ADC_PollForConversion+0x19c>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d002      	beq.n	8003b44 <HAL_ADC_PollForConversion+0x160>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	e001      	b.n	8003b48 <HAL_ADC_PollForConversion+0x164>
 8003b44:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b48:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d104      	bne.n	8003b60 <HAL_ADC_PollForConversion+0x17c>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2208      	movs	r2, #8
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	e008      	b.n	8003b72 <HAL_ADC_PollForConversion+0x18e>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d103      	bne.n	8003b72 <HAL_ADC_PollForConversion+0x18e>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	220c      	movs	r2, #12
 8003b70:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3720      	adds	r7, #32
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	50000300 	.word	0x50000300
 8003b80:	50000100 	.word	0x50000100

08003b84 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b083      	sub	sp, #12
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003b92:	4618      	mov	r0, r3
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
	...

08003ba0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b0b6      	sub	sp, #216	; 0xd8
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003baa:	2300      	movs	r3, #0
 8003bac:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d101      	bne.n	8003bc2 <HAL_ADC_ConfigChannel+0x22>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e3c7      	b.n	8004352 <HAL_ADC_ConfigChannel+0x7b2>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f7ff fc9d 	bl	800350e <LL_ADC_REG_IsConversionOngoing>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f040 83ac 	bne.w	8004334 <HAL_ADC_ConfigChannel+0x794>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6818      	ldr	r0, [r3, #0]
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	6859      	ldr	r1, [r3, #4]
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	f7ff fb70 	bl	80032ce <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7ff fc8b 	bl	800350e <LL_ADC_REG_IsConversionOngoing>
 8003bf8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7ff fc97 	bl	8003534 <LL_ADC_INJ_IsConversionOngoing>
 8003c06:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c0a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f040 81d9 	bne.w	8003fc6 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f040 81d4 	bne.w	8003fc6 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c26:	d10f      	bne.n	8003c48 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6818      	ldr	r0, [r3, #0]
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2200      	movs	r2, #0
 8003c32:	4619      	mov	r1, r3
 8003c34:	f7ff fb77 	bl	8003326 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff fb1e 	bl	8003282 <LL_ADC_SetSamplingTimeCommonConfig>
 8003c46:	e00e      	b.n	8003c66 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6818      	ldr	r0, [r3, #0]
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	6819      	ldr	r1, [r3, #0]
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	461a      	mov	r2, r3
 8003c56:	f7ff fb66 	bl	8003326 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2100      	movs	r1, #0
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff fb0e 	bl	8003282 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	695a      	ldr	r2, [r3, #20]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	08db      	lsrs	r3, r3, #3
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	005b      	lsls	r3, r3, #1
 8003c78:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	2b04      	cmp	r3, #4
 8003c86:	d022      	beq.n	8003cce <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6818      	ldr	r0, [r3, #0]
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	6919      	ldr	r1, [r3, #16]
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003c98:	f7ff fa68 	bl	800316c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	6919      	ldr	r1, [r3, #16]
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	f7ff fab4 	bl	8003216 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6818      	ldr	r0, [r3, #0]
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	6919      	ldr	r1, [r3, #16]
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	7f1b      	ldrb	r3, [r3, #28]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d102      	bne.n	8003cc4 <HAL_ADC_ConfigChannel+0x124>
 8003cbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cc2:	e000      	b.n	8003cc6 <HAL_ADC_ConfigChannel+0x126>
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	f7ff fac0 	bl	800324c <LL_ADC_SetOffsetSaturation>
 8003ccc:	e17b      	b.n	8003fc6 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2100      	movs	r1, #0
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7ff fa6d 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10a      	bne.n	8003cfa <HAL_ADC_ConfigChannel+0x15a>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2100      	movs	r1, #0
 8003cea:	4618      	mov	r0, r3
 8003cec:	f7ff fa62 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	0e9b      	lsrs	r3, r3, #26
 8003cf4:	f003 021f 	and.w	r2, r3, #31
 8003cf8:	e01e      	b.n	8003d38 <HAL_ADC_ConfigChannel+0x198>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2100      	movs	r1, #0
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff fa57 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003d10:	fa93 f3a3 	rbit	r3, r3
 8003d14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d18:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003d1c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003d20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003d28:	2320      	movs	r3, #32
 8003d2a:	e004      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003d2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003d30:	fab3 f383 	clz	r3, r3
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d105      	bne.n	8003d50 <HAL_ADC_ConfigChannel+0x1b0>
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	0e9b      	lsrs	r3, r3, #26
 8003d4a:	f003 031f 	and.w	r3, r3, #31
 8003d4e:	e018      	b.n	8003d82 <HAL_ADC_ConfigChannel+0x1e2>
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003d5c:	fa93 f3a3 	rbit	r3, r3
 8003d60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003d64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003d6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003d74:	2320      	movs	r3, #32
 8003d76:	e004      	b.n	8003d82 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003d78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d7c:	fab3 f383 	clz	r3, r3
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	429a      	cmp	r2, r3
 8003d84:	d106      	bne.n	8003d94 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f7ff fa26 	bl	80031e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2101      	movs	r1, #1
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff fa0a 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003da0:	4603      	mov	r3, r0
 8003da2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d10a      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x220>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2101      	movs	r1, #1
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff f9ff 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003db6:	4603      	mov	r3, r0
 8003db8:	0e9b      	lsrs	r3, r3, #26
 8003dba:	f003 021f 	and.w	r2, r3, #31
 8003dbe:	e01e      	b.n	8003dfe <HAL_ADC_ConfigChannel+0x25e>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7ff f9f4 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003dd6:	fa93 f3a3 	rbit	r3, r3
 8003dda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003dde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003de2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003de6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003dee:	2320      	movs	r3, #32
 8003df0:	e004      	b.n	8003dfc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003df2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003df6:	fab3 f383 	clz	r3, r3
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d105      	bne.n	8003e16 <HAL_ADC_ConfigChannel+0x276>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	0e9b      	lsrs	r3, r3, #26
 8003e10:	f003 031f 	and.w	r3, r3, #31
 8003e14:	e018      	b.n	8003e48 <HAL_ADC_ConfigChannel+0x2a8>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e22:	fa93 f3a3 	rbit	r3, r3
 8003e26:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003e2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003e2e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003e32:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d101      	bne.n	8003e3e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003e3a:	2320      	movs	r3, #32
 8003e3c:	e004      	b.n	8003e48 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003e3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e42:	fab3 f383 	clz	r3, r3
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d106      	bne.n	8003e5a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2200      	movs	r2, #0
 8003e52:	2101      	movs	r1, #1
 8003e54:	4618      	mov	r0, r3
 8003e56:	f7ff f9c3 	bl	80031e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2102      	movs	r1, #2
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7ff f9a7 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10a      	bne.n	8003e86 <HAL_ADC_ConfigChannel+0x2e6>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2102      	movs	r1, #2
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7ff f99c 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	0e9b      	lsrs	r3, r3, #26
 8003e80:	f003 021f 	and.w	r2, r3, #31
 8003e84:	e01e      	b.n	8003ec4 <HAL_ADC_ConfigChannel+0x324>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2102      	movs	r1, #2
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff f991 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003e92:	4603      	mov	r3, r0
 8003e94:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e98:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e9c:	fa93 f3a3 	rbit	r3, r3
 8003ea0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003ea4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ea8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003eac:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003eb4:	2320      	movs	r3, #32
 8003eb6:	e004      	b.n	8003ec2 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003eb8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003ebc:	fab3 f383 	clz	r3, r3
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	461a      	mov	r2, r3
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d105      	bne.n	8003edc <HAL_ADC_ConfigChannel+0x33c>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	0e9b      	lsrs	r3, r3, #26
 8003ed6:	f003 031f 	and.w	r3, r3, #31
 8003eda:	e016      	b.n	8003f0a <HAL_ADC_ConfigChannel+0x36a>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ee8:	fa93 f3a3 	rbit	r3, r3
 8003eec:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003eee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003ef0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003ef4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d101      	bne.n	8003f00 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003efc:	2320      	movs	r3, #32
 8003efe:	e004      	b.n	8003f0a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003f00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003f04:	fab3 f383 	clz	r3, r3
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d106      	bne.n	8003f1c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	2200      	movs	r2, #0
 8003f14:	2102      	movs	r1, #2
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff f962 	bl	80031e0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2103      	movs	r1, #3
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff f946 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10a      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x3a8>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2103      	movs	r1, #3
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f7ff f93b 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	0e9b      	lsrs	r3, r3, #26
 8003f42:	f003 021f 	and.w	r2, r3, #31
 8003f46:	e017      	b.n	8003f78 <HAL_ADC_ConfigChannel+0x3d8>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	2103      	movs	r1, #3
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7ff f930 	bl	80031b4 <LL_ADC_GetOffsetChannel>
 8003f54:	4603      	mov	r3, r0
 8003f56:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f5a:	fa93 f3a3 	rbit	r3, r3
 8003f5e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003f60:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f62:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003f64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003f6a:	2320      	movs	r3, #32
 8003f6c:	e003      	b.n	8003f76 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003f6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f70:	fab3 f383 	clz	r3, r3
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	461a      	mov	r2, r3
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d105      	bne.n	8003f90 <HAL_ADC_ConfigChannel+0x3f0>
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	0e9b      	lsrs	r3, r3, #26
 8003f8a:	f003 031f 	and.w	r3, r3, #31
 8003f8e:	e011      	b.n	8003fb4 <HAL_ADC_ConfigChannel+0x414>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f98:	fa93 f3a3 	rbit	r3, r3
 8003f9c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003f9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003fa0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003fa2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d101      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003fa8:	2320      	movs	r3, #32
 8003faa:	e003      	b.n	8003fb4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003fac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fae:	fab3 f383 	clz	r3, r3
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d106      	bne.n	8003fc6 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	2103      	movs	r1, #3
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff f90d 	bl	80031e0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7ff fa78 	bl	80034c0 <LL_ADC_IsEnabled>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f040 8140 	bne.w	8004258 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6818      	ldr	r0, [r3, #0]
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	6819      	ldr	r1, [r3, #0]
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	461a      	mov	r2, r3
 8003fe6:	f7ff f9c9 	bl	800337c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	4a8f      	ldr	r2, [pc, #572]	; (800422c <HAL_ADC_ConfigChannel+0x68c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	f040 8131 	bne.w	8004258 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004002:	2b00      	cmp	r3, #0
 8004004:	d10b      	bne.n	800401e <HAL_ADC_ConfigChannel+0x47e>
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	0e9b      	lsrs	r3, r3, #26
 800400c:	3301      	adds	r3, #1
 800400e:	f003 031f 	and.w	r3, r3, #31
 8004012:	2b09      	cmp	r3, #9
 8004014:	bf94      	ite	ls
 8004016:	2301      	movls	r3, #1
 8004018:	2300      	movhi	r3, #0
 800401a:	b2db      	uxtb	r3, r3
 800401c:	e019      	b.n	8004052 <HAL_ADC_ConfigChannel+0x4b2>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004026:	fa93 f3a3 	rbit	r3, r3
 800402a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800402c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800402e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004030:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004032:	2b00      	cmp	r3, #0
 8004034:	d101      	bne.n	800403a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8004036:	2320      	movs	r3, #32
 8004038:	e003      	b.n	8004042 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800403a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800403c:	fab3 f383 	clz	r3, r3
 8004040:	b2db      	uxtb	r3, r3
 8004042:	3301      	adds	r3, #1
 8004044:	f003 031f 	and.w	r3, r3, #31
 8004048:	2b09      	cmp	r3, #9
 800404a:	bf94      	ite	ls
 800404c:	2301      	movls	r3, #1
 800404e:	2300      	movhi	r3, #0
 8004050:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004052:	2b00      	cmp	r3, #0
 8004054:	d079      	beq.n	800414a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800405e:	2b00      	cmp	r3, #0
 8004060:	d107      	bne.n	8004072 <HAL_ADC_ConfigChannel+0x4d2>
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	0e9b      	lsrs	r3, r3, #26
 8004068:	3301      	adds	r3, #1
 800406a:	069b      	lsls	r3, r3, #26
 800406c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004070:	e015      	b.n	800409e <HAL_ADC_ConfigChannel+0x4fe>
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004078:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800407a:	fa93 f3a3 	rbit	r3, r3
 800407e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004080:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004082:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004084:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004086:	2b00      	cmp	r3, #0
 8004088:	d101      	bne.n	800408e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 800408a:	2320      	movs	r3, #32
 800408c:	e003      	b.n	8004096 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800408e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004090:	fab3 f383 	clz	r3, r3
 8004094:	b2db      	uxtb	r3, r3
 8004096:	3301      	adds	r3, #1
 8004098:	069b      	lsls	r3, r3, #26
 800409a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d109      	bne.n	80040be <HAL_ADC_ConfigChannel+0x51e>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	0e9b      	lsrs	r3, r3, #26
 80040b0:	3301      	adds	r3, #1
 80040b2:	f003 031f 	and.w	r3, r3, #31
 80040b6:	2101      	movs	r1, #1
 80040b8:	fa01 f303 	lsl.w	r3, r1, r3
 80040bc:	e017      	b.n	80040ee <HAL_ADC_ConfigChannel+0x54e>
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040c6:	fa93 f3a3 	rbit	r3, r3
 80040ca:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80040cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80040d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80040d6:	2320      	movs	r3, #32
 80040d8:	e003      	b.n	80040e2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80040da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040dc:	fab3 f383 	clz	r3, r3
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	3301      	adds	r3, #1
 80040e4:	f003 031f 	and.w	r3, r3, #31
 80040e8:	2101      	movs	r1, #1
 80040ea:	fa01 f303 	lsl.w	r3, r1, r3
 80040ee:	ea42 0103 	orr.w	r1, r2, r3
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10a      	bne.n	8004114 <HAL_ADC_ConfigChannel+0x574>
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	0e9b      	lsrs	r3, r3, #26
 8004104:	3301      	adds	r3, #1
 8004106:	f003 021f 	and.w	r2, r3, #31
 800410a:	4613      	mov	r3, r2
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	4413      	add	r3, r2
 8004110:	051b      	lsls	r3, r3, #20
 8004112:	e018      	b.n	8004146 <HAL_ADC_ConfigChannel+0x5a6>
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800411a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800411c:	fa93 f3a3 	rbit	r3, r3
 8004120:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004122:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004124:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800412c:	2320      	movs	r3, #32
 800412e:	e003      	b.n	8004138 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8004130:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004132:	fab3 f383 	clz	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	3301      	adds	r3, #1
 800413a:	f003 021f 	and.w	r2, r3, #31
 800413e:	4613      	mov	r3, r2
 8004140:	005b      	lsls	r3, r3, #1
 8004142:	4413      	add	r3, r2
 8004144:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004146:	430b      	orrs	r3, r1
 8004148:	e081      	b.n	800424e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004152:	2b00      	cmp	r3, #0
 8004154:	d107      	bne.n	8004166 <HAL_ADC_ConfigChannel+0x5c6>
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	0e9b      	lsrs	r3, r3, #26
 800415c:	3301      	adds	r3, #1
 800415e:	069b      	lsls	r3, r3, #26
 8004160:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004164:	e015      	b.n	8004192 <HAL_ADC_ConfigChannel+0x5f2>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800416c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800416e:	fa93 f3a3 	rbit	r3, r3
 8004172:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004176:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800417a:	2b00      	cmp	r3, #0
 800417c:	d101      	bne.n	8004182 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800417e:	2320      	movs	r3, #32
 8004180:	e003      	b.n	800418a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8004182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004184:	fab3 f383 	clz	r3, r3
 8004188:	b2db      	uxtb	r3, r3
 800418a:	3301      	adds	r3, #1
 800418c:	069b      	lsls	r3, r3, #26
 800418e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800419a:	2b00      	cmp	r3, #0
 800419c:	d109      	bne.n	80041b2 <HAL_ADC_ConfigChannel+0x612>
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	0e9b      	lsrs	r3, r3, #26
 80041a4:	3301      	adds	r3, #1
 80041a6:	f003 031f 	and.w	r3, r3, #31
 80041aa:	2101      	movs	r1, #1
 80041ac:	fa01 f303 	lsl.w	r3, r1, r3
 80041b0:	e017      	b.n	80041e2 <HAL_ADC_ConfigChannel+0x642>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	fa93 f3a3 	rbit	r3, r3
 80041be:	61fb      	str	r3, [r7, #28]
  return result;
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80041c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80041ca:	2320      	movs	r3, #32
 80041cc:	e003      	b.n	80041d6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80041ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d0:	fab3 f383 	clz	r3, r3
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	3301      	adds	r3, #1
 80041d8:	f003 031f 	and.w	r3, r3, #31
 80041dc:	2101      	movs	r1, #1
 80041de:	fa01 f303 	lsl.w	r3, r1, r3
 80041e2:	ea42 0103 	orr.w	r1, r2, r3
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10d      	bne.n	800420e <HAL_ADC_ConfigChannel+0x66e>
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	0e9b      	lsrs	r3, r3, #26
 80041f8:	3301      	adds	r3, #1
 80041fa:	f003 021f 	and.w	r2, r3, #31
 80041fe:	4613      	mov	r3, r2
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	4413      	add	r3, r2
 8004204:	3b1e      	subs	r3, #30
 8004206:	051b      	lsls	r3, r3, #20
 8004208:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800420c:	e01e      	b.n	800424c <HAL_ADC_ConfigChannel+0x6ac>
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	fa93 f3a3 	rbit	r3, r3
 800421a:	613b      	str	r3, [r7, #16]
  return result;
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d104      	bne.n	8004230 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8004226:	2320      	movs	r3, #32
 8004228:	e006      	b.n	8004238 <HAL_ADC_ConfigChannel+0x698>
 800422a:	bf00      	nop
 800422c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	fab3 f383 	clz	r3, r3
 8004236:	b2db      	uxtb	r3, r3
 8004238:	3301      	adds	r3, #1
 800423a:	f003 021f 	and.w	r2, r3, #31
 800423e:	4613      	mov	r3, r2
 8004240:	005b      	lsls	r3, r3, #1
 8004242:	4413      	add	r3, r2
 8004244:	3b1e      	subs	r3, #30
 8004246:	051b      	lsls	r3, r3, #20
 8004248:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800424c:	430b      	orrs	r3, r1
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	6892      	ldr	r2, [r2, #8]
 8004252:	4619      	mov	r1, r3
 8004254:	f7ff f867 	bl	8003326 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	4b3f      	ldr	r3, [pc, #252]	; (800435c <HAL_ADC_ConfigChannel+0x7bc>)
 800425e:	4013      	ands	r3, r2
 8004260:	2b00      	cmp	r3, #0
 8004262:	d070      	beq.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004264:	483e      	ldr	r0, [pc, #248]	; (8004360 <HAL_ADC_ConfigChannel+0x7c0>)
 8004266:	f7fe ff73 	bl	8003150 <LL_ADC_GetCommonPathInternalCh>
 800426a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a3c      	ldr	r2, [pc, #240]	; (8004364 <HAL_ADC_ConfigChannel+0x7c4>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d004      	beq.n	8004282 <HAL_ADC_ConfigChannel+0x6e2>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a3a      	ldr	r2, [pc, #232]	; (8004368 <HAL_ADC_ConfigChannel+0x7c8>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d126      	bne.n	80042d0 <HAL_ADC_ConfigChannel+0x730>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004282:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004286:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800428a:	2b00      	cmp	r3, #0
 800428c:	d120      	bne.n	80042d0 <HAL_ADC_ConfigChannel+0x730>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004296:	d156      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004298:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800429c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80042a0:	4619      	mov	r1, r3
 80042a2:	482f      	ldr	r0, [pc, #188]	; (8004360 <HAL_ADC_ConfigChannel+0x7c0>)
 80042a4:	f7fe ff41 	bl	800312a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80042a8:	4b30      	ldr	r3, [pc, #192]	; (800436c <HAL_ADC_ConfigChannel+0x7cc>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	099b      	lsrs	r3, r3, #6
 80042ae:	4a30      	ldr	r2, [pc, #192]	; (8004370 <HAL_ADC_ConfigChannel+0x7d0>)
 80042b0:	fba2 2303 	umull	r2, r3, r2, r3
 80042b4:	099a      	lsrs	r2, r3, #6
 80042b6:	4613      	mov	r3, r2
 80042b8:	005b      	lsls	r3, r3, #1
 80042ba:	4413      	add	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042c0:	e002      	b.n	80042c8 <HAL_ADC_ConfigChannel+0x728>
          {
            wait_loop_index--;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	3b01      	subs	r3, #1
 80042c6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f9      	bne.n	80042c2 <HAL_ADC_ConfigChannel+0x722>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042ce:	e03a      	b.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a27      	ldr	r2, [pc, #156]	; (8004374 <HAL_ADC_ConfigChannel+0x7d4>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d113      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x762>
 80042da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d10d      	bne.n	8004302 <HAL_ADC_ConfigChannel+0x762>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a23      	ldr	r2, [pc, #140]	; (8004378 <HAL_ADC_ConfigChannel+0x7d8>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d02a      	beq.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042f8:	4619      	mov	r1, r3
 80042fa:	4819      	ldr	r0, [pc, #100]	; (8004360 <HAL_ADC_ConfigChannel+0x7c0>)
 80042fc:	f7fe ff15 	bl	800312a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004300:	e021      	b.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a1d      	ldr	r2, [pc, #116]	; (800437c <HAL_ADC_ConfigChannel+0x7dc>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d11c      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800430c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004310:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004314:	2b00      	cmp	r3, #0
 8004316:	d116      	bne.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a16      	ldr	r2, [pc, #88]	; (8004378 <HAL_ADC_ConfigChannel+0x7d8>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d011      	beq.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004322:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004326:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800432a:	4619      	mov	r1, r3
 800432c:	480c      	ldr	r0, [pc, #48]	; (8004360 <HAL_ADC_ConfigChannel+0x7c0>)
 800432e:	f7fe fefc 	bl	800312a <LL_ADC_SetCommonPathInternalCh>
 8004332:	e008      	b.n	8004346 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004338:	f043 0220 	orr.w	r2, r3, #32
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800434e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004352:	4618      	mov	r0, r3
 8004354:	37d8      	adds	r7, #216	; 0xd8
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	80080000 	.word	0x80080000
 8004360:	50000300 	.word	0x50000300
 8004364:	c3210000 	.word	0xc3210000
 8004368:	90c00010 	.word	0x90c00010
 800436c:	20000020 	.word	0x20000020
 8004370:	053e2d63 	.word	0x053e2d63
 8004374:	c7520000 	.word	0xc7520000
 8004378:	50000100 	.word	0x50000100
 800437c:	cb840000 	.word	0xcb840000

08004380 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b084      	sub	sp, #16
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4618      	mov	r0, r3
 800438e:	f7ff f897 	bl	80034c0 <LL_ADC_IsEnabled>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d146      	bne.n	8004426 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	4b24      	ldr	r3, [pc, #144]	; (8004430 <ADC_Enable+0xb0>)
 80043a0:	4013      	ands	r3, r2
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00d      	beq.n	80043c2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043aa:	f043 0210 	orr.w	r2, r3, #16
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043b6:	f043 0201 	orr.w	r2, r3, #1
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e032      	b.n	8004428 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7ff f866 	bl	8003498 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80043cc:	f7fe fe6c 	bl	80030a8 <HAL_GetTick>
 80043d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80043d2:	e021      	b.n	8004418 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff f871 	bl	80034c0 <LL_ADC_IsEnabled>
 80043de:	4603      	mov	r3, r0
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d104      	bne.n	80043ee <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4618      	mov	r0, r3
 80043ea:	f7ff f855 	bl	8003498 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80043ee:	f7fe fe5b 	bl	80030a8 <HAL_GetTick>
 80043f2:	4602      	mov	r2, r0
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	1ad3      	subs	r3, r2, r3
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d90d      	bls.n	8004418 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004400:	f043 0210 	orr.w	r2, r3, #16
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800440c:	f043 0201 	orr.w	r2, r3, #1
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e007      	b.n	8004428 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b01      	cmp	r3, #1
 8004424:	d1d6      	bne.n	80043d4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	8000003f 	.word	0x8000003f

08004434 <LL_ADC_IsEnabled>:
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	f003 0301 	and.w	r3, r3, #1
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <LL_ADC_IsEnabled+0x18>
 8004448:	2301      	movs	r3, #1
 800444a:	e000      	b.n	800444e <LL_ADC_IsEnabled+0x1a>
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	370c      	adds	r7, #12
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr

0800445a <LL_ADC_REG_IsConversionOngoing>:
{
 800445a:	b480      	push	{r7}
 800445c:	b083      	sub	sp, #12
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 0304 	and.w	r3, r3, #4
 800446a:	2b04      	cmp	r3, #4
 800446c:	d101      	bne.n	8004472 <LL_ADC_REG_IsConversionOngoing+0x18>
 800446e:	2301      	movs	r3, #1
 8004470:	e000      	b.n	8004474 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	370c      	adds	r7, #12
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004480:	b590      	push	{r4, r7, lr}
 8004482:	b0a1      	sub	sp, #132	; 0x84
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800448a:	2300      	movs	r3, #0
 800448c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004496:	2b01      	cmp	r3, #1
 8004498:	d101      	bne.n	800449e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800449a:	2302      	movs	r3, #2
 800449c:	e087      	b.n	80045ae <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2201      	movs	r2, #1
 80044a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044ae:	d102      	bne.n	80044b6 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80044b0:	4b41      	ldr	r3, [pc, #260]	; (80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80044b2:	60bb      	str	r3, [r7, #8]
 80044b4:	e001      	b.n	80044ba <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80044b6:	2300      	movs	r3, #0
 80044b8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10b      	bne.n	80044d8 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044c4:	f043 0220 	orr.w	r2, r3, #32
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	e06a      	b.n	80045ae <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	4618      	mov	r0, r3
 80044dc:	f7ff ffbd 	bl	800445a <LL_ADC_REG_IsConversionOngoing>
 80044e0:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff ffb7 	bl	800445a <LL_ADC_REG_IsConversionOngoing>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d14c      	bne.n	800458c <HAL_ADCEx_MultiModeConfigChannel+0x10c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80044f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d149      	bne.n	800458c <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80044f8:	4b30      	ldr	r3, [pc, #192]	; (80045bc <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80044fa:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d028      	beq.n	8004556 <HAL_ADCEx_MultiModeConfigChannel+0xd6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004504:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	6859      	ldr	r1, [r3, #4]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004516:	035b      	lsls	r3, r3, #13
 8004518:	430b      	orrs	r3, r1
 800451a:	431a      	orrs	r2, r3
 800451c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800451e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004520:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004524:	f7ff ff86 	bl	8004434 <LL_ADC_IsEnabled>
 8004528:	4604      	mov	r4, r0
 800452a:	4823      	ldr	r0, [pc, #140]	; (80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 800452c:	f7ff ff82 	bl	8004434 <LL_ADC_IsEnabled>
 8004530:	4603      	mov	r3, r0
 8004532:	4323      	orrs	r3, r4
 8004534:	2b00      	cmp	r3, #0
 8004536:	d133      	bne.n	80045a0 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004538:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004540:	f023 030f 	bic.w	r3, r3, #15
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	6811      	ldr	r1, [r2, #0]
 8004548:	683a      	ldr	r2, [r7, #0]
 800454a:	6892      	ldr	r2, [r2, #8]
 800454c:	430a      	orrs	r2, r1
 800454e:	431a      	orrs	r2, r3
 8004550:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004552:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004554:	e024      	b.n	80045a0 <HAL_ADCEx_MultiModeConfigChannel+0x120>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004556:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800455e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004560:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004562:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004566:	f7ff ff65 	bl	8004434 <LL_ADC_IsEnabled>
 800456a:	4604      	mov	r4, r0
 800456c:	4812      	ldr	r0, [pc, #72]	; (80045b8 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 800456e:	f7ff ff61 	bl	8004434 <LL_ADC_IsEnabled>
 8004572:	4603      	mov	r3, r0
 8004574:	4323      	orrs	r3, r4
 8004576:	2b00      	cmp	r3, #0
 8004578:	d112      	bne.n	80045a0 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800457a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004582:	f023 030f 	bic.w	r3, r3, #15
 8004586:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004588:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800458a:	e009      	b.n	80045a0 <HAL_ADCEx_MultiModeConfigChannel+0x120>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004590:	f043 0220 	orr.w	r2, r3, #32
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800459e:	e000      	b.n	80045a2 <HAL_ADCEx_MultiModeConfigChannel+0x122>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80045a0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80045aa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3784      	adds	r7, #132	; 0x84
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd90      	pop	{r4, r7, pc}
 80045b6:	bf00      	nop
 80045b8:	50000100 	.word	0x50000100
 80045bc:	50000300 	.word	0x50000300

080045c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b085      	sub	sp, #20
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f003 0307 	and.w	r3, r3, #7
 80045ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80045d0:	4b0c      	ldr	r3, [pc, #48]	; (8004604 <__NVIC_SetPriorityGrouping+0x44>)
 80045d2:	68db      	ldr	r3, [r3, #12]
 80045d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80045dc:	4013      	ands	r3, r2
 80045de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80045ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045f2:	4a04      	ldr	r2, [pc, #16]	; (8004604 <__NVIC_SetPriorityGrouping+0x44>)
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	60d3      	str	r3, [r2, #12]
}
 80045f8:	bf00      	nop
 80045fa:	3714      	adds	r7, #20
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr
 8004604:	e000ed00 	.word	0xe000ed00

08004608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004608:	b480      	push	{r7}
 800460a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800460c:	4b04      	ldr	r3, [pc, #16]	; (8004620 <__NVIC_GetPriorityGrouping+0x18>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	0a1b      	lsrs	r3, r3, #8
 8004612:	f003 0307 	and.w	r3, r3, #7
}
 8004616:	4618      	mov	r0, r3
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr
 8004620:	e000ed00 	.word	0xe000ed00

08004624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	4603      	mov	r3, r0
 800462c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800462e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004632:	2b00      	cmp	r3, #0
 8004634:	db0b      	blt.n	800464e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004636:	79fb      	ldrb	r3, [r7, #7]
 8004638:	f003 021f 	and.w	r2, r3, #31
 800463c:	4907      	ldr	r1, [pc, #28]	; (800465c <__NVIC_EnableIRQ+0x38>)
 800463e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	2001      	movs	r0, #1
 8004646:	fa00 f202 	lsl.w	r2, r0, r2
 800464a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800464e:	bf00      	nop
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	e000e100 	.word	0xe000e100

08004660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	4603      	mov	r3, r0
 8004668:	6039      	str	r1, [r7, #0]
 800466a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800466c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004670:	2b00      	cmp	r3, #0
 8004672:	db0a      	blt.n	800468a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	b2da      	uxtb	r2, r3
 8004678:	490c      	ldr	r1, [pc, #48]	; (80046ac <__NVIC_SetPriority+0x4c>)
 800467a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800467e:	0112      	lsls	r2, r2, #4
 8004680:	b2d2      	uxtb	r2, r2
 8004682:	440b      	add	r3, r1
 8004684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004688:	e00a      	b.n	80046a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	b2da      	uxtb	r2, r3
 800468e:	4908      	ldr	r1, [pc, #32]	; (80046b0 <__NVIC_SetPriority+0x50>)
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	f003 030f 	and.w	r3, r3, #15
 8004696:	3b04      	subs	r3, #4
 8004698:	0112      	lsls	r2, r2, #4
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	440b      	add	r3, r1
 800469e:	761a      	strb	r2, [r3, #24]
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	e000e100 	.word	0xe000e100
 80046b0:	e000ed00 	.word	0xe000ed00

080046b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b089      	sub	sp, #36	; 0x24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 0307 	and.w	r3, r3, #7
 80046c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	f1c3 0307 	rsb	r3, r3, #7
 80046ce:	2b04      	cmp	r3, #4
 80046d0:	bf28      	it	cs
 80046d2:	2304      	movcs	r3, #4
 80046d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	3304      	adds	r3, #4
 80046da:	2b06      	cmp	r3, #6
 80046dc:	d902      	bls.n	80046e4 <NVIC_EncodePriority+0x30>
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	3b03      	subs	r3, #3
 80046e2:	e000      	b.n	80046e6 <NVIC_EncodePriority+0x32>
 80046e4:	2300      	movs	r3, #0
 80046e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046e8:	f04f 32ff 	mov.w	r2, #4294967295
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	fa02 f303 	lsl.w	r3, r2, r3
 80046f2:	43da      	mvns	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	401a      	ands	r2, r3
 80046f8:	697b      	ldr	r3, [r7, #20]
 80046fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	fa01 f303 	lsl.w	r3, r1, r3
 8004706:	43d9      	mvns	r1, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800470c:	4313      	orrs	r3, r2
         );
}
 800470e:	4618      	mov	r0, r3
 8004710:	3724      	adds	r7, #36	; 0x24
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
	...

0800471c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3b01      	subs	r3, #1
 8004728:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800472c:	d301      	bcc.n	8004732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800472e:	2301      	movs	r3, #1
 8004730:	e00f      	b.n	8004752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004732:	4a0a      	ldr	r2, [pc, #40]	; (800475c <SysTick_Config+0x40>)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	3b01      	subs	r3, #1
 8004738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800473a:	210f      	movs	r1, #15
 800473c:	f04f 30ff 	mov.w	r0, #4294967295
 8004740:	f7ff ff8e 	bl	8004660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004744:	4b05      	ldr	r3, [pc, #20]	; (800475c <SysTick_Config+0x40>)
 8004746:	2200      	movs	r2, #0
 8004748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800474a:	4b04      	ldr	r3, [pc, #16]	; (800475c <SysTick_Config+0x40>)
 800474c:	2207      	movs	r2, #7
 800474e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3708      	adds	r7, #8
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	e000e010 	.word	0xe000e010

08004760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004768:	6878      	ldr	r0, [r7, #4]
 800476a:	f7ff ff29 	bl	80045c0 <__NVIC_SetPriorityGrouping>
}
 800476e:	bf00      	nop
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b086      	sub	sp, #24
 800477a:	af00      	add	r7, sp, #0
 800477c:	4603      	mov	r3, r0
 800477e:	60b9      	str	r1, [r7, #8]
 8004780:	607a      	str	r2, [r7, #4]
 8004782:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004784:	f7ff ff40 	bl	8004608 <__NVIC_GetPriorityGrouping>
 8004788:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	68b9      	ldr	r1, [r7, #8]
 800478e:	6978      	ldr	r0, [r7, #20]
 8004790:	f7ff ff90 	bl	80046b4 <NVIC_EncodePriority>
 8004794:	4602      	mov	r2, r0
 8004796:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800479a:	4611      	mov	r1, r2
 800479c:	4618      	mov	r0, r3
 800479e:	f7ff ff5f 	bl	8004660 <__NVIC_SetPriority>
}
 80047a2:	bf00      	nop
 80047a4:	3718      	adds	r7, #24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b082      	sub	sp, #8
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	4603      	mov	r3, r0
 80047b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f7ff ff33 	bl	8004624 <__NVIC_EnableIRQ>
}
 80047be:	bf00      	nop
 80047c0:	3708      	adds	r7, #8
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b082      	sub	sp, #8
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f7ff ffa4 	bl	800471c <SysTick_Config>
 80047d4:	4603      	mov	r3, r0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3708      	adds	r7, #8
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
	...

080047e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d101      	bne.n	80047f2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e08d      	b.n	800490e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	4b47      	ldr	r3, [pc, #284]	; (8004918 <HAL_DMA_Init+0x138>)
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d80f      	bhi.n	800481e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	4b45      	ldr	r3, [pc, #276]	; (800491c <HAL_DMA_Init+0x13c>)
 8004806:	4413      	add	r3, r2
 8004808:	4a45      	ldr	r2, [pc, #276]	; (8004920 <HAL_DMA_Init+0x140>)
 800480a:	fba2 2303 	umull	r2, r3, r2, r3
 800480e:	091b      	lsrs	r3, r3, #4
 8004810:	009a      	lsls	r2, r3, #2
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a42      	ldr	r2, [pc, #264]	; (8004924 <HAL_DMA_Init+0x144>)
 800481a:	641a      	str	r2, [r3, #64]	; 0x40
 800481c:	e00e      	b.n	800483c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	461a      	mov	r2, r3
 8004824:	4b40      	ldr	r3, [pc, #256]	; (8004928 <HAL_DMA_Init+0x148>)
 8004826:	4413      	add	r3, r2
 8004828:	4a3d      	ldr	r2, [pc, #244]	; (8004920 <HAL_DMA_Init+0x140>)
 800482a:	fba2 2303 	umull	r2, r3, r2, r3
 800482e:	091b      	lsrs	r3, r3, #4
 8004830:	009a      	lsls	r2, r3, #2
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a3c      	ldr	r2, [pc, #240]	; (800492c <HAL_DMA_Init+0x14c>)
 800483a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2202      	movs	r2, #2
 8004840:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004856:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800486c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004880:	68fa      	ldr	r2, [r7, #12]
 8004882:	4313      	orrs	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68fa      	ldr	r2, [r7, #12]
 800488c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f964 	bl	8004b5c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800489c:	d102      	bne.n	80048a4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685a      	ldr	r2, [r3, #4]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ac:	b2d2      	uxtb	r2, r2
 80048ae:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80048b8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d010      	beq.n	80048e4 <HAL_DMA_Init+0x104>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	2b04      	cmp	r3, #4
 80048c8:	d80c      	bhi.n	80048e4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f000 f984 	bl	8004bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048d4:	2200      	movs	r2, #0
 80048d6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80048e0:	605a      	str	r2, [r3, #4]
 80048e2:	e008      	b.n	80048f6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
 8004916:	bf00      	nop
 8004918:	40020407 	.word	0x40020407
 800491c:	bffdfff8 	.word	0xbffdfff8
 8004920:	cccccccd 	.word	0xcccccccd
 8004924:	40020000 	.word	0x40020000
 8004928:	bffdfbf8 	.word	0xbffdfbf8
 800492c:	40020400 	.word	0x40020400

08004930 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004938:	2300      	movs	r3, #0
 800493a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004942:	b2db      	uxtb	r3, r3
 8004944:	2b02      	cmp	r3, #2
 8004946:	d00d      	beq.n	8004964 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2204      	movs	r2, #4
 800494c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2200      	movs	r2, #0
 800495a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	73fb      	strb	r3, [r7, #15]
 8004962:	e047      	b.n	80049f4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 020e 	bic.w	r2, r2, #14
 8004972:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f022 0201 	bic.w	r2, r2, #1
 8004982:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800498e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004992:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004998:	f003 021f 	and.w	r2, r3, #31
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a0:	2101      	movs	r1, #1
 80049a2:	fa01 f202 	lsl.w	r2, r1, r2
 80049a6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80049b0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00c      	beq.n	80049d4 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049c8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80049d2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2201      	movs	r2, #1
 80049d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	4798      	blx	r3
    }
  }
  return status;
 80049f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b084      	sub	sp, #16
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1a:	f003 031f 	and.w	r3, r3, #31
 8004a1e:	2204      	movs	r2, #4
 8004a20:	409a      	lsls	r2, r3
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4013      	ands	r3, r2
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d026      	beq.n	8004a78 <HAL_DMA_IRQHandler+0x7a>
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	f003 0304 	and.w	r3, r3, #4
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d021      	beq.n	8004a78 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0320 	and.w	r3, r3, #32
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d107      	bne.n	8004a52 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f022 0204 	bic.w	r2, r2, #4
 8004a50:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a56:	f003 021f 	and.w	r2, r3, #31
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	2104      	movs	r1, #4
 8004a60:	fa01 f202 	lsl.w	r2, r1, r2
 8004a64:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d071      	beq.n	8004b52 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a76:	e06c      	b.n	8004b52 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a7c:	f003 031f 	and.w	r3, r3, #31
 8004a80:	2202      	movs	r2, #2
 8004a82:	409a      	lsls	r2, r3
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	4013      	ands	r3, r2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d02e      	beq.n	8004aea <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f003 0302 	and.w	r3, r3, #2
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d029      	beq.n	8004aea <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0320 	and.w	r3, r3, #32
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10b      	bne.n	8004abc <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f022 020a 	bic.w	r2, r2, #10
 8004ab2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac0:	f003 021f 	and.w	r2, r3, #31
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac8:	2102      	movs	r1, #2
 8004aca:	fa01 f202 	lsl.w	r2, r1, r2
 8004ace:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d038      	beq.n	8004b52 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004ae8:	e033      	b.n	8004b52 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aee:	f003 031f 	and.w	r3, r3, #31
 8004af2:	2208      	movs	r2, #8
 8004af4:	409a      	lsls	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	4013      	ands	r3, r2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d02a      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d025      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 020e 	bic.w	r2, r2, #14
 8004b16:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b1c:	f003 021f 	and.w	r2, r3, #31
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b24:	2101      	movs	r1, #1
 8004b26:	fa01 f202 	lsl.w	r2, r1, r2
 8004b2a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d004      	beq.n	8004b54 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b52:	bf00      	nop
 8004b54:	bf00      	nop
}
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	461a      	mov	r2, r3
 8004b6a:	4b16      	ldr	r3, [pc, #88]	; (8004bc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d802      	bhi.n	8004b76 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004b70:	4b15      	ldr	r3, [pc, #84]	; (8004bc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004b72:	617b      	str	r3, [r7, #20]
 8004b74:	e001      	b.n	8004b7a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004b76:	4b15      	ldr	r3, [pc, #84]	; (8004bcc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004b78:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	3b08      	subs	r3, #8
 8004b86:	4a12      	ldr	r2, [pc, #72]	; (8004bd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004b88:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8c:	091b      	lsrs	r3, r3, #4
 8004b8e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b94:	089b      	lsrs	r3, r3, #2
 8004b96:	009a      	lsls	r2, r3, #2
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	4413      	add	r3, r2
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a0b      	ldr	r2, [pc, #44]	; (8004bd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004ba6:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f003 031f 	and.w	r3, r3, #31
 8004bae:	2201      	movs	r2, #1
 8004bb0:	409a      	lsls	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004bb6:	bf00      	nop
 8004bb8:	371c      	adds	r7, #28
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	40020407 	.word	0x40020407
 8004bc8:	40020800 	.word	0x40020800
 8004bcc:	40020820 	.word	0x40020820
 8004bd0:	cccccccd 	.word	0xcccccccd
 8004bd4:	40020880 	.word	0x40020880

08004bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	b2db      	uxtb	r3, r3
 8004be6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004bec:	4413      	add	r3, r2
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a08      	ldr	r2, [pc, #32]	; (8004c1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004bfa:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	3b01      	subs	r3, #1
 8004c00:	f003 031f 	and.w	r3, r3, #31
 8004c04:	2201      	movs	r2, #1
 8004c06:	409a      	lsls	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004c0c:	bf00      	nop
 8004c0e:	3714      	adds	r7, #20
 8004c10:	46bd      	mov	sp, r7
 8004c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c16:	4770      	bx	lr
 8004c18:	1000823f 	.word	0x1000823f
 8004c1c:	40020940 	.word	0x40020940

08004c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b087      	sub	sp, #28
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004c2e:	e15a      	b.n	8004ee6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	2101      	movs	r1, #1
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	f000 814c 	beq.w	8004ee0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d00b      	beq.n	8004c68 <HAL_GPIO_Init+0x48>
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d007      	beq.n	8004c68 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004c5c:	2b11      	cmp	r3, #17
 8004c5e:	d003      	beq.n	8004c68 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	2b12      	cmp	r3, #18
 8004c66:	d130      	bne.n	8004cca <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	2203      	movs	r2, #3
 8004c74:	fa02 f303 	lsl.w	r3, r2, r3
 8004c78:	43db      	mvns	r3, r3
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	68da      	ldr	r2, [r3, #12]
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	005b      	lsls	r3, r3, #1
 8004c88:	fa02 f303 	lsl.w	r3, r2, r3
 8004c8c:	693a      	ldr	r2, [r7, #16]
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca6:	43db      	mvns	r3, r3
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	4013      	ands	r3, r2
 8004cac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	091b      	lsrs	r3, r3, #4
 8004cb4:	f003 0201 	and.w	r2, r3, #1
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	005b      	lsls	r3, r3, #1
 8004cd4:	2203      	movs	r2, #3
 8004cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	689a      	ldr	r2, [r3, #8]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	fa02 f303 	lsl.w	r3, r2, r3
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d003      	beq.n	8004d0a <HAL_GPIO_Init+0xea>
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	2b12      	cmp	r3, #18
 8004d08:	d123      	bne.n	8004d52 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	08da      	lsrs	r2, r3, #3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	3208      	adds	r2, #8
 8004d12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	f003 0307 	and.w	r3, r3, #7
 8004d1e:	009b      	lsls	r3, r3, #2
 8004d20:	220f      	movs	r2, #15
 8004d22:	fa02 f303 	lsl.w	r3, r2, r3
 8004d26:	43db      	mvns	r3, r3
 8004d28:	693a      	ldr	r2, [r7, #16]
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	691a      	ldr	r2, [r3, #16]
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	f003 0307 	and.w	r3, r3, #7
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	08da      	lsrs	r2, r3, #3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	3208      	adds	r2, #8
 8004d4c:	6939      	ldr	r1, [r7, #16]
 8004d4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	005b      	lsls	r3, r3, #1
 8004d5c:	2203      	movs	r2, #3
 8004d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d62:	43db      	mvns	r3, r3
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	4013      	ands	r3, r2
 8004d68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f003 0203 	and.w	r2, r3, #3
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	005b      	lsls	r3, r3, #1
 8004d76:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	693a      	ldr	r2, [r7, #16]
 8004d84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	f000 80a6 	beq.w	8004ee0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d94:	4b5b      	ldr	r3, [pc, #364]	; (8004f04 <HAL_GPIO_Init+0x2e4>)
 8004d96:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d98:	4a5a      	ldr	r2, [pc, #360]	; (8004f04 <HAL_GPIO_Init+0x2e4>)
 8004d9a:	f043 0301 	orr.w	r3, r3, #1
 8004d9e:	6613      	str	r3, [r2, #96]	; 0x60
 8004da0:	4b58      	ldr	r3, [pc, #352]	; (8004f04 <HAL_GPIO_Init+0x2e4>)
 8004da2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	60bb      	str	r3, [r7, #8]
 8004daa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004dac:	4a56      	ldr	r2, [pc, #344]	; (8004f08 <HAL_GPIO_Init+0x2e8>)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	089b      	lsrs	r3, r3, #2
 8004db2:	3302      	adds	r3, #2
 8004db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004db8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f003 0303 	and.w	r3, r3, #3
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	220f      	movs	r2, #15
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004dd6:	d01f      	beq.n	8004e18 <HAL_GPIO_Init+0x1f8>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	4a4c      	ldr	r2, [pc, #304]	; (8004f0c <HAL_GPIO_Init+0x2ec>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d019      	beq.n	8004e14 <HAL_GPIO_Init+0x1f4>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a4b      	ldr	r2, [pc, #300]	; (8004f10 <HAL_GPIO_Init+0x2f0>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d013      	beq.n	8004e10 <HAL_GPIO_Init+0x1f0>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	4a4a      	ldr	r2, [pc, #296]	; (8004f14 <HAL_GPIO_Init+0x2f4>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00d      	beq.n	8004e0c <HAL_GPIO_Init+0x1ec>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	4a49      	ldr	r2, [pc, #292]	; (8004f18 <HAL_GPIO_Init+0x2f8>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d007      	beq.n	8004e08 <HAL_GPIO_Init+0x1e8>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a48      	ldr	r2, [pc, #288]	; (8004f1c <HAL_GPIO_Init+0x2fc>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d101      	bne.n	8004e04 <HAL_GPIO_Init+0x1e4>
 8004e00:	2305      	movs	r3, #5
 8004e02:	e00a      	b.n	8004e1a <HAL_GPIO_Init+0x1fa>
 8004e04:	2306      	movs	r3, #6
 8004e06:	e008      	b.n	8004e1a <HAL_GPIO_Init+0x1fa>
 8004e08:	2304      	movs	r3, #4
 8004e0a:	e006      	b.n	8004e1a <HAL_GPIO_Init+0x1fa>
 8004e0c:	2303      	movs	r3, #3
 8004e0e:	e004      	b.n	8004e1a <HAL_GPIO_Init+0x1fa>
 8004e10:	2302      	movs	r3, #2
 8004e12:	e002      	b.n	8004e1a <HAL_GPIO_Init+0x1fa>
 8004e14:	2301      	movs	r3, #1
 8004e16:	e000      	b.n	8004e1a <HAL_GPIO_Init+0x1fa>
 8004e18:	2300      	movs	r3, #0
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	f002 0203 	and.w	r2, r2, #3
 8004e20:	0092      	lsls	r2, r2, #2
 8004e22:	4093      	lsls	r3, r2
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e2a:	4937      	ldr	r1, [pc, #220]	; (8004f08 <HAL_GPIO_Init+0x2e8>)
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	089b      	lsrs	r3, r3, #2
 8004e30:	3302      	adds	r3, #2
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004e38:	4b39      	ldr	r3, [pc, #228]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	43db      	mvns	r3, r3
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	4013      	ands	r3, r2
 8004e46:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d003      	beq.n	8004e5c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004e5c:	4a30      	ldr	r2, [pc, #192]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004e62:	4b2f      	ldr	r3, [pc, #188]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	43db      	mvns	r3, r3
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e86:	4a26      	ldr	r2, [pc, #152]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e8c:	4b24      	ldr	r3, [pc, #144]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004e8e:	689b      	ldr	r3, [r3, #8]
 8004e90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	43db      	mvns	r3, r3
 8004e96:	693a      	ldr	r2, [r7, #16]
 8004e98:	4013      	ands	r3, r2
 8004e9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004eb0:	4a1b      	ldr	r2, [pc, #108]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004eb6:	4b1a      	ldr	r3, [pc, #104]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	43db      	mvns	r3, r3
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004ed2:	693a      	ldr	r2, [r7, #16]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004eda:	4a11      	ldr	r2, [pc, #68]	; (8004f20 <HAL_GPIO_Init+0x300>)
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f47f ae9d 	bne.w	8004c30 <HAL_GPIO_Init+0x10>
  }
}
 8004ef6:	bf00      	nop
 8004ef8:	371c      	adds	r7, #28
 8004efa:	46bd      	mov	sp, r7
 8004efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f00:	4770      	bx	lr
 8004f02:	bf00      	nop
 8004f04:	40021000 	.word	0x40021000
 8004f08:	40010000 	.word	0x40010000
 8004f0c:	48000400 	.word	0x48000400
 8004f10:	48000800 	.word	0x48000800
 8004f14:	48000c00 	.word	0x48000c00
 8004f18:	48001000 	.word	0x48001000
 8004f1c:	48001400 	.word	0x48001400
 8004f20:	40010400 	.word	0x40010400

08004f24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	807b      	strh	r3, [r7, #2]
 8004f30:	4613      	mov	r3, r2
 8004f32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f34:	787b      	ldrb	r3, [r7, #1]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d003      	beq.n	8004f42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f3a:	887a      	ldrh	r2, [r7, #2]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f40:	e002      	b.n	8004f48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f42:	887a      	ldrh	r2, [r7, #2]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004f66:	887a      	ldrh	r2, [r7, #2]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	041a      	lsls	r2, r3, #16
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	43d9      	mvns	r1, r3
 8004f72:	887b      	ldrh	r3, [r7, #2]
 8004f74:	400b      	ands	r3, r1
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	619a      	str	r2, [r3, #24]
}
 8004f7c:	bf00      	nop
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e081      	b.n	800509e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fa0:	b2db      	uxtb	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d106      	bne.n	8004fb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7fd fda4 	bl	8002afc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2224      	movs	r2, #36	; 0x24
 8004fb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685a      	ldr	r2, [r3, #4]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004fd8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689a      	ldr	r2, [r3, #8]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004fe8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d107      	bne.n	8005002 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	689a      	ldr	r2, [r3, #8]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004ffe:	609a      	str	r2, [r3, #8]
 8005000:	e006      	b.n	8005010 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	689a      	ldr	r2, [r3, #8]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800500e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	2b02      	cmp	r3, #2
 8005016:	d104      	bne.n	8005022 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005020:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6812      	ldr	r2, [r2, #0]
 800502c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005030:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005034:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	68da      	ldr	r2, [r3, #12]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005044:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	691a      	ldr	r2, [r3, #16]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	ea42 0103 	orr.w	r1, r2, r3
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	699b      	ldr	r3, [r3, #24]
 8005056:	021a      	lsls	r2, r3, #8
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	69d9      	ldr	r1, [r3, #28]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6a1a      	ldr	r2, [r3, #32]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 0201 	orr.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2220      	movs	r2, #32
 800508a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2200      	movs	r2, #0
 8005098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3708      	adds	r7, #8
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
	...

080050a8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b088      	sub	sp, #32
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	607a      	str	r2, [r7, #4]
 80050b2:	461a      	mov	r2, r3
 80050b4:	460b      	mov	r3, r1
 80050b6:	817b      	strh	r3, [r7, #10]
 80050b8:	4613      	mov	r3, r2
 80050ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050c2:	b2db      	uxtb	r3, r3
 80050c4:	2b20      	cmp	r3, #32
 80050c6:	f040 80da 	bne.w	800527e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d101      	bne.n	80050d8 <HAL_I2C_Master_Transmit+0x30>
 80050d4:	2302      	movs	r3, #2
 80050d6:	e0d3      	b.n	8005280 <HAL_I2C_Master_Transmit+0x1d8>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050e0:	f7fd ffe2 	bl	80030a8 <HAL_GetTick>
 80050e4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	9300      	str	r3, [sp, #0]
 80050ea:	2319      	movs	r3, #25
 80050ec:	2201      	movs	r2, #1
 80050ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 f9e6 	bl	80054c4 <I2C_WaitOnFlagUntilTimeout>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e0be      	b.n	8005280 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2221      	movs	r2, #33	; 0x21
 8005106:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	2210      	movs	r2, #16
 800510e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	687a      	ldr	r2, [r7, #4]
 800511c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	893a      	ldrh	r2, [r7, #8]
 8005122:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512e:	b29b      	uxth	r3, r3
 8005130:	2bff      	cmp	r3, #255	; 0xff
 8005132:	d90e      	bls.n	8005152 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	22ff      	movs	r2, #255	; 0xff
 8005138:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800513e:	b2da      	uxtb	r2, r3
 8005140:	8979      	ldrh	r1, [r7, #10]
 8005142:	4b51      	ldr	r3, [pc, #324]	; (8005288 <HAL_I2C_Master_Transmit+0x1e0>)
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800514a:	68f8      	ldr	r0, [r7, #12]
 800514c:	f000 fb48 	bl	80057e0 <I2C_TransferConfig>
 8005150:	e06c      	b.n	800522c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005156:	b29a      	uxth	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005160:	b2da      	uxtb	r2, r3
 8005162:	8979      	ldrh	r1, [r7, #10]
 8005164:	4b48      	ldr	r3, [pc, #288]	; (8005288 <HAL_I2C_Master_Transmit+0x1e0>)
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 fb37 	bl	80057e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8005172:	e05b      	b.n	800522c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	6a39      	ldr	r1, [r7, #32]
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 f9e3 	bl	8005544 <I2C_WaitOnTXISFlagUntilTimeout>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d001      	beq.n	8005188 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e07b      	b.n	8005280 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	781a      	ldrb	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d034      	beq.n	800522c <HAL_I2C_Master_Transmit+0x184>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d130      	bne.n	800522c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	9300      	str	r3, [sp, #0]
 80051ce:	6a3b      	ldr	r3, [r7, #32]
 80051d0:	2200      	movs	r2, #0
 80051d2:	2180      	movs	r1, #128	; 0x80
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 f975 	bl	80054c4 <I2C_WaitOnFlagUntilTimeout>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e04d      	b.n	8005280 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	2bff      	cmp	r3, #255	; 0xff
 80051ec:	d90e      	bls.n	800520c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	22ff      	movs	r2, #255	; 0xff
 80051f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051f8:	b2da      	uxtb	r2, r3
 80051fa:	8979      	ldrh	r1, [r7, #10]
 80051fc:	2300      	movs	r3, #0
 80051fe:	9300      	str	r3, [sp, #0]
 8005200:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f000 faeb 	bl	80057e0 <I2C_TransferConfig>
 800520a:	e00f      	b.n	800522c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005210:	b29a      	uxth	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800521a:	b2da      	uxtb	r2, r3
 800521c:	8979      	ldrh	r1, [r7, #10]
 800521e:	2300      	movs	r3, #0
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 fada 	bl	80057e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005230:	b29b      	uxth	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d19e      	bne.n	8005174 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	6a39      	ldr	r1, [r7, #32]
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f000 f9c2 	bl	80055c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e01a      	b.n	8005280 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2220      	movs	r2, #32
 8005250:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6859      	ldr	r1, [r3, #4]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	4b0b      	ldr	r3, [pc, #44]	; (800528c <HAL_I2C_Master_Transmit+0x1e4>)
 800525e:	400b      	ands	r3, r1
 8005260:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2220      	movs	r2, #32
 8005266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2200      	movs	r2, #0
 8005276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800527a:	2300      	movs	r3, #0
 800527c:	e000      	b.n	8005280 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800527e:	2302      	movs	r3, #2
  }
}
 8005280:	4618      	mov	r0, r3
 8005282:	3718      	adds	r7, #24
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	80002000 	.word	0x80002000
 800528c:	fe00e800 	.word	0xfe00e800

08005290 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b088      	sub	sp, #32
 8005294:	af02      	add	r7, sp, #8
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	607a      	str	r2, [r7, #4]
 800529a:	461a      	mov	r2, r3
 800529c:	460b      	mov	r3, r1
 800529e:	817b      	strh	r3, [r7, #10]
 80052a0:	4613      	mov	r3, r2
 80052a2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b20      	cmp	r3, #32
 80052ae:	f040 80db 	bne.w	8005468 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d101      	bne.n	80052c0 <HAL_I2C_Master_Receive+0x30>
 80052bc:	2302      	movs	r3, #2
 80052be:	e0d4      	b.n	800546a <HAL_I2C_Master_Receive+0x1da>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052c8:	f7fd feee 	bl	80030a8 <HAL_GetTick>
 80052cc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	9300      	str	r3, [sp, #0]
 80052d2:	2319      	movs	r3, #25
 80052d4:	2201      	movs	r2, #1
 80052d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 f8f2 	bl	80054c4 <I2C_WaitOnFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e0bf      	b.n	800546a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2222      	movs	r2, #34	; 0x22
 80052ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2210      	movs	r2, #16
 80052f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	893a      	ldrh	r2, [r7, #8]
 800530a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005316:	b29b      	uxth	r3, r3
 8005318:	2bff      	cmp	r3, #255	; 0xff
 800531a:	d90e      	bls.n	800533a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	22ff      	movs	r2, #255	; 0xff
 8005320:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005326:	b2da      	uxtb	r2, r3
 8005328:	8979      	ldrh	r1, [r7, #10]
 800532a:	4b52      	ldr	r3, [pc, #328]	; (8005474 <HAL_I2C_Master_Receive+0x1e4>)
 800532c:	9300      	str	r3, [sp, #0]
 800532e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 fa54 	bl	80057e0 <I2C_TransferConfig>
 8005338:	e06d      	b.n	8005416 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005348:	b2da      	uxtb	r2, r3
 800534a:	8979      	ldrh	r1, [r7, #10]
 800534c:	4b49      	ldr	r3, [pc, #292]	; (8005474 <HAL_I2C_Master_Receive+0x1e4>)
 800534e:	9300      	str	r3, [sp, #0]
 8005350:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005354:	68f8      	ldr	r0, [r7, #12]
 8005356:	f000 fa43 	bl	80057e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800535a:	e05c      	b.n	8005416 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	6a39      	ldr	r1, [r7, #32]
 8005360:	68f8      	ldr	r0, [r7, #12]
 8005362:	f000 f96b 	bl	800563c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e07c      	b.n	800546a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	b2d2      	uxtb	r2, r2
 800537c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005382:	1c5a      	adds	r2, r3, #1
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800538c:	3b01      	subs	r3, #1
 800538e:	b29a      	uxth	r2, r3
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005398:	b29b      	uxth	r3, r3
 800539a:	3b01      	subs	r3, #1
 800539c:	b29a      	uxth	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d034      	beq.n	8005416 <HAL_I2C_Master_Receive+0x186>
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d130      	bne.n	8005416 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	9300      	str	r3, [sp, #0]
 80053b8:	6a3b      	ldr	r3, [r7, #32]
 80053ba:	2200      	movs	r2, #0
 80053bc:	2180      	movs	r1, #128	; 0x80
 80053be:	68f8      	ldr	r0, [r7, #12]
 80053c0:	f000 f880 	bl	80054c4 <I2C_WaitOnFlagUntilTimeout>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d001      	beq.n	80053ce <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e04d      	b.n	800546a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053d2:	b29b      	uxth	r3, r3
 80053d4:	2bff      	cmp	r3, #255	; 0xff
 80053d6:	d90e      	bls.n	80053f6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	22ff      	movs	r2, #255	; 0xff
 80053dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053e2:	b2da      	uxtb	r2, r3
 80053e4:	8979      	ldrh	r1, [r7, #10]
 80053e6:	2300      	movs	r3, #0
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80053ee:	68f8      	ldr	r0, [r7, #12]
 80053f0:	f000 f9f6 	bl	80057e0 <I2C_TransferConfig>
 80053f4:	e00f      	b.n	8005416 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005404:	b2da      	uxtb	r2, r3
 8005406:	8979      	ldrh	r1, [r7, #10]
 8005408:	2300      	movs	r3, #0
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 f9e5 	bl	80057e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800541a:	b29b      	uxth	r3, r3
 800541c:	2b00      	cmp	r3, #0
 800541e:	d19d      	bne.n	800535c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	6a39      	ldr	r1, [r7, #32]
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 f8cd 	bl	80055c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e01a      	b.n	800546a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2220      	movs	r2, #32
 800543a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6859      	ldr	r1, [r3, #4]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681a      	ldr	r2, [r3, #0]
 8005446:	4b0c      	ldr	r3, [pc, #48]	; (8005478 <HAL_I2C_Master_Receive+0x1e8>)
 8005448:	400b      	ands	r3, r1
 800544a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2220      	movs	r2, #32
 8005450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005464:	2300      	movs	r3, #0
 8005466:	e000      	b.n	800546a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005468:	2302      	movs	r3, #2
  }
}
 800546a:	4618      	mov	r0, r3
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	80002400 	.word	0x80002400
 8005478:	fe00e800 	.word	0xfe00e800

0800547c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b02      	cmp	r3, #2
 8005490:	d103      	bne.n	800549a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2200      	movs	r2, #0
 8005498:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	699b      	ldr	r3, [r3, #24]
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d007      	beq.n	80054b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	699a      	ldr	r2, [r3, #24]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f042 0201 	orr.w	r2, r2, #1
 80054b6:	619a      	str	r2, [r3, #24]
  }
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b084      	sub	sp, #16
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	60f8      	str	r0, [r7, #12]
 80054cc:	60b9      	str	r1, [r7, #8]
 80054ce:	603b      	str	r3, [r7, #0]
 80054d0:	4613      	mov	r3, r2
 80054d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054d4:	e022      	b.n	800551c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054dc:	d01e      	beq.n	800551c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054de:	f7fd fde3 	bl	80030a8 <HAL_GetTick>
 80054e2:	4602      	mov	r2, r0
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	1ad3      	subs	r3, r2, r3
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d302      	bcc.n	80054f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d113      	bne.n	800551c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054f8:	f043 0220 	orr.w	r2, r3, #32
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e00f      	b.n	800553c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	699a      	ldr	r2, [r3, #24]
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	4013      	ands	r3, r2
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	429a      	cmp	r2, r3
 800552a:	bf0c      	ite	eq
 800552c:	2301      	moveq	r3, #1
 800552e:	2300      	movne	r3, #0
 8005530:	b2db      	uxtb	r3, r3
 8005532:	461a      	mov	r2, r3
 8005534:	79fb      	ldrb	r3, [r7, #7]
 8005536:	429a      	cmp	r2, r3
 8005538:	d0cd      	beq.n	80054d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b084      	sub	sp, #16
 8005548:	af00      	add	r7, sp, #0
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	60b9      	str	r1, [r7, #8]
 800554e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005550:	e02c      	b.n	80055ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	68b9      	ldr	r1, [r7, #8]
 8005556:	68f8      	ldr	r0, [r7, #12]
 8005558:	f000 f8dc 	bl	8005714 <I2C_IsAcknowledgeFailed>
 800555c:	4603      	mov	r3, r0
 800555e:	2b00      	cmp	r3, #0
 8005560:	d001      	beq.n	8005566 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e02a      	b.n	80055bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800556c:	d01e      	beq.n	80055ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800556e:	f7fd fd9b 	bl	80030a8 <HAL_GetTick>
 8005572:	4602      	mov	r2, r0
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	1ad3      	subs	r3, r2, r3
 8005578:	68ba      	ldr	r2, [r7, #8]
 800557a:	429a      	cmp	r2, r3
 800557c:	d302      	bcc.n	8005584 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d113      	bne.n	80055ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005588:	f043 0220 	orr.w	r2, r3, #32
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e007      	b.n	80055bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d1cb      	bne.n	8005552 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3710      	adds	r7, #16
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}

080055c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055d0:	e028      	b.n	8005624 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	68b9      	ldr	r1, [r7, #8]
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 f89c 	bl	8005714 <I2C_IsAcknowledgeFailed>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e026      	b.n	8005634 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e6:	f7fd fd5f 	bl	80030a8 <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	68ba      	ldr	r2, [r7, #8]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d302      	bcc.n	80055fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d113      	bne.n	8005624 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005600:	f043 0220 	orr.w	r2, r3, #32
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2220      	movs	r2, #32
 800560c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e007      	b.n	8005634 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699b      	ldr	r3, [r3, #24]
 800562a:	f003 0320 	and.w	r3, r3, #32
 800562e:	2b20      	cmp	r3, #32
 8005630:	d1cf      	bne.n	80055d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3710      	adds	r7, #16
 8005638:	46bd      	mov	sp, r7
 800563a:	bd80      	pop	{r7, pc}

0800563c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005648:	e055      	b.n	80056f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800564a:	687a      	ldr	r2, [r7, #4]
 800564c:	68b9      	ldr	r1, [r7, #8]
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f000 f860 	bl	8005714 <I2C_IsAcknowledgeFailed>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e053      	b.n	8005706 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	f003 0320 	and.w	r3, r3, #32
 8005668:	2b20      	cmp	r3, #32
 800566a:	d129      	bne.n	80056c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	f003 0304 	and.w	r3, r3, #4
 8005676:	2b04      	cmp	r3, #4
 8005678:	d105      	bne.n	8005686 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800567e:	2b00      	cmp	r3, #0
 8005680:	d001      	beq.n	8005686 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005682:	2300      	movs	r3, #0
 8005684:	e03f      	b.n	8005706 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2220      	movs	r2, #32
 800568c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6859      	ldr	r1, [r3, #4]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	4b1d      	ldr	r3, [pc, #116]	; (8005710 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800569a:	400b      	ands	r3, r1
 800569c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2220      	movs	r2, #32
 80056a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e022      	b.n	8005706 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056c0:	f7fd fcf2 	bl	80030a8 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d302      	bcc.n	80056d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10f      	bne.n	80056f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056da:	f043 0220 	orr.w	r2, r3, #32
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e007      	b.n	8005706 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	2b04      	cmp	r3, #4
 8005702:	d1a2      	bne.n	800564a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	fe00e800 	.word	0xfe00e800

08005714 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	f003 0310 	and.w	r3, r3, #16
 800572a:	2b10      	cmp	r3, #16
 800572c:	d151      	bne.n	80057d2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800572e:	e022      	b.n	8005776 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005736:	d01e      	beq.n	8005776 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005738:	f7fd fcb6 	bl	80030a8 <HAL_GetTick>
 800573c:	4602      	mov	r2, r0
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	429a      	cmp	r2, r3
 8005746:	d302      	bcc.n	800574e <I2C_IsAcknowledgeFailed+0x3a>
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d113      	bne.n	8005776 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005752:	f043 0220 	orr.w	r2, r3, #32
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	2220      	movs	r2, #32
 800575e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e02e      	b.n	80057d4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	f003 0320 	and.w	r3, r3, #32
 8005780:	2b20      	cmp	r3, #32
 8005782:	d1d5      	bne.n	8005730 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2210      	movs	r2, #16
 800578a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2220      	movs	r2, #32
 8005792:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f7ff fe71 	bl	800547c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6859      	ldr	r1, [r3, #4]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	4b0d      	ldr	r3, [pc, #52]	; (80057dc <I2C_IsAcknowledgeFailed+0xc8>)
 80057a6:	400b      	ands	r3, r1
 80057a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ae:	f043 0204 	orr.w	r2, r3, #4
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e000      	b.n	80057d4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3710      	adds	r7, #16
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	fe00e800 	.word	0xfe00e800

080057e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	60f8      	str	r0, [r7, #12]
 80057e8:	607b      	str	r3, [r7, #4]
 80057ea:	460b      	mov	r3, r1
 80057ec:	817b      	strh	r3, [r7, #10]
 80057ee:	4613      	mov	r3, r2
 80057f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	685a      	ldr	r2, [r3, #4]
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	0d5b      	lsrs	r3, r3, #21
 80057fc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005800:	4b0d      	ldr	r3, [pc, #52]	; (8005838 <I2C_TransferConfig+0x58>)
 8005802:	430b      	orrs	r3, r1
 8005804:	43db      	mvns	r3, r3
 8005806:	ea02 0103 	and.w	r1, r2, r3
 800580a:	897b      	ldrh	r3, [r7, #10]
 800580c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005810:	7a7b      	ldrb	r3, [r7, #9]
 8005812:	041b      	lsls	r3, r3, #16
 8005814:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005818:	431a      	orrs	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	431a      	orrs	r2, r3
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	431a      	orrs	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800582a:	bf00      	nop
 800582c:	3714      	adds	r7, #20
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
 8005836:	bf00      	nop
 8005838:	03ff63ff 	.word	0x03ff63ff

0800583c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b20      	cmp	r3, #32
 8005850:	d138      	bne.n	80058c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800585c:	2302      	movs	r3, #2
 800585e:	e032      	b.n	80058c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2224      	movs	r2, #36	; 0x24
 800586c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f022 0201 	bic.w	r2, r2, #1
 800587e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800588e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6819      	ldr	r1, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	683a      	ldr	r2, [r7, #0]
 800589c:	430a      	orrs	r2, r1
 800589e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f042 0201 	orr.w	r2, r2, #1
 80058ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2220      	movs	r2, #32
 80058b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80058c0:	2300      	movs	r3, #0
 80058c2:	e000      	b.n	80058c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80058c4:	2302      	movs	r3, #2
  }
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	370c      	adds	r7, #12
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b085      	sub	sp, #20
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
 80058da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	2b20      	cmp	r3, #32
 80058e6:	d139      	bne.n	800595c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d101      	bne.n	80058f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80058f2:	2302      	movs	r3, #2
 80058f4:	e033      	b.n	800595e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2224      	movs	r2, #36	; 0x24
 8005902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f022 0201 	bic.w	r2, r2, #1
 8005914:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005924:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	021b      	lsls	r3, r3, #8
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	4313      	orrs	r3, r2
 800592e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68fa      	ldr	r2, [r7, #12]
 8005936:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f042 0201 	orr.w	r2, r2, #1
 8005946:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2220      	movs	r2, #32
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005958:	2300      	movs	r3, #0
 800595a:	e000      	b.n	800595e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800595c:	2302      	movs	r3, #2
  }
}
 800595e:	4618      	mov	r0, r3
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
	...

0800596c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d141      	bne.n	80059fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800597a:	4b4b      	ldr	r3, [pc, #300]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005986:	d131      	bne.n	80059ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005988:	4b47      	ldr	r3, [pc, #284]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800598a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800598e:	4a46      	ldr	r2, [pc, #280]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005990:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005994:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005998:	4b43      	ldr	r3, [pc, #268]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80059a0:	4a41      	ldr	r2, [pc, #260]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80059a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80059a8:	4b40      	ldr	r3, [pc, #256]	; (8005aac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2232      	movs	r2, #50	; 0x32
 80059ae:	fb02 f303 	mul.w	r3, r2, r3
 80059b2:	4a3f      	ldr	r2, [pc, #252]	; (8005ab0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80059b4:	fba2 2303 	umull	r2, r3, r2, r3
 80059b8:	0c9b      	lsrs	r3, r3, #18
 80059ba:	3301      	adds	r3, #1
 80059bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059be:	e002      	b.n	80059c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	3b01      	subs	r3, #1
 80059c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059c6:	4b38      	ldr	r3, [pc, #224]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059d2:	d102      	bne.n	80059da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1f2      	bne.n	80059c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80059da:	4b33      	ldr	r3, [pc, #204]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059e6:	d158      	bne.n	8005a9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e057      	b.n	8005a9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80059ec:	4b2e      	ldr	r3, [pc, #184]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059f2:	4a2d      	ldr	r2, [pc, #180]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059f8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80059fc:	e04d      	b.n	8005a9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a04:	d141      	bne.n	8005a8a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005a06:	4b28      	ldr	r3, [pc, #160]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a12:	d131      	bne.n	8005a78 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a14:	4b24      	ldr	r3, [pc, #144]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a1a:	4a23      	ldr	r2, [pc, #140]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a24:	4b20      	ldr	r3, [pc, #128]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005a2c:	4a1e      	ldr	r2, [pc, #120]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005a34:	4b1d      	ldr	r3, [pc, #116]	; (8005aac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2232      	movs	r2, #50	; 0x32
 8005a3a:	fb02 f303 	mul.w	r3, r2, r3
 8005a3e:	4a1c      	ldr	r2, [pc, #112]	; (8005ab0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005a40:	fba2 2303 	umull	r2, r3, r2, r3
 8005a44:	0c9b      	lsrs	r3, r3, #18
 8005a46:	3301      	adds	r3, #1
 8005a48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a4a:	e002      	b.n	8005a52 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005a52:	4b15      	ldr	r3, [pc, #84]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a54:	695b      	ldr	r3, [r3, #20]
 8005a56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a5e:	d102      	bne.n	8005a66 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1f2      	bne.n	8005a4c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005a66:	4b10      	ldr	r3, [pc, #64]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a72:	d112      	bne.n	8005a9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e011      	b.n	8005a9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005a78:	4b0b      	ldr	r3, [pc, #44]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a7e:	4a0a      	ldr	r2, [pc, #40]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005a88:	e007      	b.n	8005a9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005a8a:	4b07      	ldr	r3, [pc, #28]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005a92:	4a05      	ldr	r2, [pc, #20]	; (8005aa8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a94:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005a98:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	40007000 	.word	0x40007000
 8005aac:	20000020 	.word	0x20000020
 8005ab0:	431bde83 	.word	0x431bde83

08005ab4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005ab8:	4b05      	ldr	r3, [pc, #20]	; (8005ad0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	4a04      	ldr	r2, [pc, #16]	; (8005ad0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005abe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ac2:	6093      	str	r3, [r2, #8]
}
 8005ac4:	bf00      	nop
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	40007000 	.word	0x40007000

08005ad4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b088      	sub	sp, #32
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d101      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e308      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d075      	beq.n	8005bde <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005af2:	4ba3      	ldr	r3, [pc, #652]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 030c 	and.w	r3, r3, #12
 8005afa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005afc:	4ba0      	ldr	r3, [pc, #640]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005afe:	68db      	ldr	r3, [r3, #12]
 8005b00:	f003 0303 	and.w	r3, r3, #3
 8005b04:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	2b0c      	cmp	r3, #12
 8005b0a:	d102      	bne.n	8005b12 <HAL_RCC_OscConfig+0x3e>
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	2b03      	cmp	r3, #3
 8005b10:	d002      	beq.n	8005b18 <HAL_RCC_OscConfig+0x44>
 8005b12:	69bb      	ldr	r3, [r7, #24]
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d10b      	bne.n	8005b30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b18:	4b99      	ldr	r3, [pc, #612]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d05b      	beq.n	8005bdc <HAL_RCC_OscConfig+0x108>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d157      	bne.n	8005bdc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e2e3      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b38:	d106      	bne.n	8005b48 <HAL_RCC_OscConfig+0x74>
 8005b3a:	4b91      	ldr	r3, [pc, #580]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a90      	ldr	r2, [pc, #576]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	e01d      	b.n	8005b84 <HAL_RCC_OscConfig+0xb0>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b50:	d10c      	bne.n	8005b6c <HAL_RCC_OscConfig+0x98>
 8005b52:	4b8b      	ldr	r3, [pc, #556]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a8a      	ldr	r2, [pc, #552]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b5c:	6013      	str	r3, [r2, #0]
 8005b5e:	4b88      	ldr	r3, [pc, #544]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a87      	ldr	r2, [pc, #540]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b68:	6013      	str	r3, [r2, #0]
 8005b6a:	e00b      	b.n	8005b84 <HAL_RCC_OscConfig+0xb0>
 8005b6c:	4b84      	ldr	r3, [pc, #528]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a83      	ldr	r2, [pc, #524]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b76:	6013      	str	r3, [r2, #0]
 8005b78:	4b81      	ldr	r3, [pc, #516]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a80      	ldr	r2, [pc, #512]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005b7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d013      	beq.n	8005bb4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b8c:	f7fd fa8c 	bl	80030a8 <HAL_GetTick>
 8005b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b92:	e008      	b.n	8005ba6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b94:	f7fd fa88 	bl	80030a8 <HAL_GetTick>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	1ad3      	subs	r3, r2, r3
 8005b9e:	2b64      	cmp	r3, #100	; 0x64
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e2a8      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005ba6:	4b76      	ldr	r3, [pc, #472]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0f0      	beq.n	8005b94 <HAL_RCC_OscConfig+0xc0>
 8005bb2:	e014      	b.n	8005bde <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb4:	f7fd fa78 	bl	80030a8 <HAL_GetTick>
 8005bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bba:	e008      	b.n	8005bce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005bbc:	f7fd fa74 	bl	80030a8 <HAL_GetTick>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	2b64      	cmp	r3, #100	; 0x64
 8005bc8:	d901      	bls.n	8005bce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bca:	2303      	movs	r3, #3
 8005bcc:	e294      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005bce:	4b6c      	ldr	r3, [pc, #432]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d1f0      	bne.n	8005bbc <HAL_RCC_OscConfig+0xe8>
 8005bda:	e000      	b.n	8005bde <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d075      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bea:	4b65      	ldr	r3, [pc, #404]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	f003 030c 	and.w	r3, r3, #12
 8005bf2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005bf4:	4b62      	ldr	r3, [pc, #392]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005bf6:	68db      	ldr	r3, [r3, #12]
 8005bf8:	f003 0303 	and.w	r3, r3, #3
 8005bfc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	2b0c      	cmp	r3, #12
 8005c02:	d102      	bne.n	8005c0a <HAL_RCC_OscConfig+0x136>
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d002      	beq.n	8005c10 <HAL_RCC_OscConfig+0x13c>
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	2b04      	cmp	r3, #4
 8005c0e:	d11f      	bne.n	8005c50 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c10:	4b5b      	ldr	r3, [pc, #364]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d005      	beq.n	8005c28 <HAL_RCC_OscConfig+0x154>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d101      	bne.n	8005c28 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e267      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c28:	4b55      	ldr	r3, [pc, #340]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	691b      	ldr	r3, [r3, #16]
 8005c34:	061b      	lsls	r3, r3, #24
 8005c36:	4952      	ldr	r1, [pc, #328]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005c3c:	4b51      	ldr	r3, [pc, #324]	; (8005d84 <HAL_RCC_OscConfig+0x2b0>)
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7fd f9e5 	bl	8003010 <HAL_InitTick>
 8005c46:	4603      	mov	r3, r0
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d043      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e253      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d023      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c58:	4b49      	ldr	r3, [pc, #292]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a48      	ldr	r2, [pc, #288]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c64:	f7fd fa20 	bl	80030a8 <HAL_GetTick>
 8005c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c6a:	e008      	b.n	8005c7e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c6c:	f7fd fa1c 	bl	80030a8 <HAL_GetTick>
 8005c70:	4602      	mov	r2, r0
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	1ad3      	subs	r3, r2, r3
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d901      	bls.n	8005c7e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e23c      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c7e:	4b40      	ldr	r3, [pc, #256]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d0f0      	beq.n	8005c6c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c8a:	4b3d      	ldr	r3, [pc, #244]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	061b      	lsls	r3, r3, #24
 8005c98:	4939      	ldr	r1, [pc, #228]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	604b      	str	r3, [r1, #4]
 8005c9e:	e01a      	b.n	8005cd6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ca0:	4b37      	ldr	r3, [pc, #220]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a36      	ldr	r2, [pc, #216]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005ca6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005caa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cac:	f7fd f9fc 	bl	80030a8 <HAL_GetTick>
 8005cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005cb2:	e008      	b.n	8005cc6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cb4:	f7fd f9f8 	bl	80030a8 <HAL_GetTick>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	1ad3      	subs	r3, r2, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d901      	bls.n	8005cc6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	e218      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005cc6:	4b2e      	ldr	r3, [pc, #184]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d1f0      	bne.n	8005cb4 <HAL_RCC_OscConfig+0x1e0>
 8005cd2:	e000      	b.n	8005cd6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005cd4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0308 	and.w	r3, r3, #8
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d03c      	beq.n	8005d5c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	695b      	ldr	r3, [r3, #20]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d01c      	beq.n	8005d24 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005cea:	4b25      	ldr	r3, [pc, #148]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cf0:	4a23      	ldr	r2, [pc, #140]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005cf2:	f043 0301 	orr.w	r3, r3, #1
 8005cf6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cfa:	f7fd f9d5 	bl	80030a8 <HAL_GetTick>
 8005cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d00:	e008      	b.n	8005d14 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d02:	f7fd f9d1 	bl	80030a8 <HAL_GetTick>
 8005d06:	4602      	mov	r2, r0
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d901      	bls.n	8005d14 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005d10:	2303      	movs	r3, #3
 8005d12:	e1f1      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005d14:	4b1a      	ldr	r3, [pc, #104]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0ef      	beq.n	8005d02 <HAL_RCC_OscConfig+0x22e>
 8005d22:	e01b      	b.n	8005d5c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d24:	4b16      	ldr	r3, [pc, #88]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d2a:	4a15      	ldr	r2, [pc, #84]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005d2c:	f023 0301 	bic.w	r3, r3, #1
 8005d30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d34:	f7fd f9b8 	bl	80030a8 <HAL_GetTick>
 8005d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d3a:	e008      	b.n	8005d4e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d3c:	f7fd f9b4 	bl	80030a8 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d901      	bls.n	8005d4e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e1d4      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005d4e:	4b0c      	ldr	r3, [pc, #48]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d54:	f003 0302 	and.w	r3, r3, #2
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1ef      	bne.n	8005d3c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f003 0304 	and.w	r3, r3, #4
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 80ab 	beq.w	8005ec0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005d6e:	4b04      	ldr	r3, [pc, #16]	; (8005d80 <HAL_RCC_OscConfig+0x2ac>)
 8005d70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d106      	bne.n	8005d88 <HAL_RCC_OscConfig+0x2b4>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e005      	b.n	8005d8a <HAL_RCC_OscConfig+0x2b6>
 8005d7e:	bf00      	nop
 8005d80:	40021000 	.word	0x40021000
 8005d84:	20000024 	.word	0x20000024
 8005d88:	2300      	movs	r3, #0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00d      	beq.n	8005daa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d8e:	4baf      	ldr	r3, [pc, #700]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005d90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d92:	4aae      	ldr	r2, [pc, #696]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005d94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d98:	6593      	str	r3, [r2, #88]	; 0x58
 8005d9a:	4bac      	ldr	r3, [pc, #688]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005d9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005da2:	60fb      	str	r3, [r7, #12]
 8005da4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005da6:	2301      	movs	r3, #1
 8005da8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005daa:	4ba9      	ldr	r3, [pc, #676]	; (8006050 <HAL_RCC_OscConfig+0x57c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d118      	bne.n	8005de8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005db6:	4ba6      	ldr	r3, [pc, #664]	; (8006050 <HAL_RCC_OscConfig+0x57c>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4aa5      	ldr	r2, [pc, #660]	; (8006050 <HAL_RCC_OscConfig+0x57c>)
 8005dbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dc0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dc2:	f7fd f971 	bl	80030a8 <HAL_GetTick>
 8005dc6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005dc8:	e008      	b.n	8005ddc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dca:	f7fd f96d 	bl	80030a8 <HAL_GetTick>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	693b      	ldr	r3, [r7, #16]
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d901      	bls.n	8005ddc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005dd8:	2303      	movs	r3, #3
 8005dda:	e18d      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ddc:	4b9c      	ldr	r3, [pc, #624]	; (8006050 <HAL_RCC_OscConfig+0x57c>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d0f0      	beq.n	8005dca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d108      	bne.n	8005e02 <HAL_RCC_OscConfig+0x32e>
 8005df0:	4b96      	ldr	r3, [pc, #600]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005df6:	4a95      	ldr	r2, [pc, #596]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005df8:	f043 0301 	orr.w	r3, r3, #1
 8005dfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005e00:	e024      	b.n	8005e4c <HAL_RCC_OscConfig+0x378>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	2b05      	cmp	r3, #5
 8005e08:	d110      	bne.n	8005e2c <HAL_RCC_OscConfig+0x358>
 8005e0a:	4b90      	ldr	r3, [pc, #576]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e10:	4a8e      	ldr	r2, [pc, #568]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e12:	f043 0304 	orr.w	r3, r3, #4
 8005e16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005e1a:	4b8c      	ldr	r3, [pc, #560]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e20:	4a8a      	ldr	r2, [pc, #552]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e22:	f043 0301 	orr.w	r3, r3, #1
 8005e26:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005e2a:	e00f      	b.n	8005e4c <HAL_RCC_OscConfig+0x378>
 8005e2c:	4b87      	ldr	r3, [pc, #540]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e32:	4a86      	ldr	r2, [pc, #536]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e34:	f023 0301 	bic.w	r3, r3, #1
 8005e38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005e3c:	4b83      	ldr	r3, [pc, #524]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e42:	4a82      	ldr	r2, [pc, #520]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e44:	f023 0304 	bic.w	r3, r3, #4
 8005e48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d016      	beq.n	8005e82 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e54:	f7fd f928 	bl	80030a8 <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e5a:	e00a      	b.n	8005e72 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e5c:	f7fd f924 	bl	80030a8 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e142      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e72:	4b76      	ldr	r3, [pc, #472]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e78:	f003 0302 	and.w	r3, r3, #2
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d0ed      	beq.n	8005e5c <HAL_RCC_OscConfig+0x388>
 8005e80:	e015      	b.n	8005eae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e82:	f7fd f911 	bl	80030a8 <HAL_GetTick>
 8005e86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e88:	e00a      	b.n	8005ea0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e8a:	f7fd f90d 	bl	80030a8 <HAL_GetTick>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d901      	bls.n	8005ea0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e12b      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005ea0:	4b6a      	ldr	r3, [pc, #424]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1ed      	bne.n	8005e8a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005eae:	7ffb      	ldrb	r3, [r7, #31]
 8005eb0:	2b01      	cmp	r3, #1
 8005eb2:	d105      	bne.n	8005ec0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eb4:	4b65      	ldr	r3, [pc, #404]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005eb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eb8:	4a64      	ldr	r2, [pc, #400]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005eba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ebe:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0320 	and.w	r3, r3, #32
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d03c      	beq.n	8005f46 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	699b      	ldr	r3, [r3, #24]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d01c      	beq.n	8005f0e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005ed4:	4b5d      	ldr	r3, [pc, #372]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005ed6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005eda:	4a5c      	ldr	r2, [pc, #368]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005edc:	f043 0301 	orr.w	r3, r3, #1
 8005ee0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ee4:	f7fd f8e0 	bl	80030a8 <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005eec:	f7fd f8dc 	bl	80030a8 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e0fc      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005efe:	4b53      	ldr	r3, [pc, #332]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d0ef      	beq.n	8005eec <HAL_RCC_OscConfig+0x418>
 8005f0c:	e01b      	b.n	8005f46 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005f0e:	4b4f      	ldr	r3, [pc, #316]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f10:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f14:	4a4d      	ldr	r2, [pc, #308]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f16:	f023 0301 	bic.w	r3, r3, #1
 8005f1a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f1e:	f7fd f8c3 	bl	80030a8 <HAL_GetTick>
 8005f22:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f24:	e008      	b.n	8005f38 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f26:	f7fd f8bf 	bl	80030a8 <HAL_GetTick>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	693b      	ldr	r3, [r7, #16]
 8005f2e:	1ad3      	subs	r3, r2, r3
 8005f30:	2b02      	cmp	r3, #2
 8005f32:	d901      	bls.n	8005f38 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005f34:	2303      	movs	r3, #3
 8005f36:	e0df      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005f38:	4b44      	ldr	r3, [pc, #272]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d1ef      	bne.n	8005f26 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69db      	ldr	r3, [r3, #28]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f000 80d3 	beq.w	80060f6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f50:	4b3e      	ldr	r3, [pc, #248]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f003 030c 	and.w	r3, r3, #12
 8005f58:	2b0c      	cmp	r3, #12
 8005f5a:	f000 808d 	beq.w	8006078 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	69db      	ldr	r3, [r3, #28]
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d15a      	bne.n	800601c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f66:	4b39      	ldr	r3, [pc, #228]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a38      	ldr	r2, [pc, #224]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f72:	f7fd f899 	bl	80030a8 <HAL_GetTick>
 8005f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f78:	e008      	b.n	8005f8c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f7a:	f7fd f895 	bl	80030a8 <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e0b5      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f8c:	4b2f      	ldr	r3, [pc, #188]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1f0      	bne.n	8005f7a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f98:	4b2c      	ldr	r3, [pc, #176]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005f9a:	68da      	ldr	r2, [r3, #12]
 8005f9c:	4b2d      	ldr	r3, [pc, #180]	; (8006054 <HAL_RCC_OscConfig+0x580>)
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	6a11      	ldr	r1, [r2, #32]
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005fa8:	3a01      	subs	r2, #1
 8005faa:	0112      	lsls	r2, r2, #4
 8005fac:	4311      	orrs	r1, r2
 8005fae:	687a      	ldr	r2, [r7, #4]
 8005fb0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005fb2:	0212      	lsls	r2, r2, #8
 8005fb4:	4311      	orrs	r1, r2
 8005fb6:	687a      	ldr	r2, [r7, #4]
 8005fb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005fba:	0852      	lsrs	r2, r2, #1
 8005fbc:	3a01      	subs	r2, #1
 8005fbe:	0552      	lsls	r2, r2, #21
 8005fc0:	4311      	orrs	r1, r2
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fc6:	0852      	lsrs	r2, r2, #1
 8005fc8:	3a01      	subs	r2, #1
 8005fca:	0652      	lsls	r2, r2, #25
 8005fcc:	4311      	orrs	r1, r2
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005fd2:	06d2      	lsls	r2, r2, #27
 8005fd4:	430a      	orrs	r2, r1
 8005fd6:	491d      	ldr	r1, [pc, #116]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fdc:	4b1b      	ldr	r3, [pc, #108]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a1a      	ldr	r2, [pc, #104]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005fe6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005fe8:	4b18      	ldr	r3, [pc, #96]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	4a17      	ldr	r2, [pc, #92]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8005fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ff2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ff4:	f7fd f858 	bl	80030a8 <HAL_GetTick>
 8005ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ffa:	e008      	b.n	800600e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ffc:	f7fd f854 	bl	80030a8 <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	693b      	ldr	r3, [r7, #16]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	2b02      	cmp	r3, #2
 8006008:	d901      	bls.n	800600e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	e074      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800600e:	4b0f      	ldr	r3, [pc, #60]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d0f0      	beq.n	8005ffc <HAL_RCC_OscConfig+0x528>
 800601a:	e06c      	b.n	80060f6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800601c:	4b0b      	ldr	r3, [pc, #44]	; (800604c <HAL_RCC_OscConfig+0x578>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a0a      	ldr	r2, [pc, #40]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8006022:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006026:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006028:	4b08      	ldr	r3, [pc, #32]	; (800604c <HAL_RCC_OscConfig+0x578>)
 800602a:	68db      	ldr	r3, [r3, #12]
 800602c:	4a07      	ldr	r2, [pc, #28]	; (800604c <HAL_RCC_OscConfig+0x578>)
 800602e:	f023 0303 	bic.w	r3, r3, #3
 8006032:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006034:	4b05      	ldr	r3, [pc, #20]	; (800604c <HAL_RCC_OscConfig+0x578>)
 8006036:	68db      	ldr	r3, [r3, #12]
 8006038:	4a04      	ldr	r2, [pc, #16]	; (800604c <HAL_RCC_OscConfig+0x578>)
 800603a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800603e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006042:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006044:	f7fd f830 	bl	80030a8 <HAL_GetTick>
 8006048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800604a:	e00e      	b.n	800606a <HAL_RCC_OscConfig+0x596>
 800604c:	40021000 	.word	0x40021000
 8006050:	40007000 	.word	0x40007000
 8006054:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006058:	f7fd f826 	bl	80030a8 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d901      	bls.n	800606a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e046      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800606a:	4b25      	ldr	r3, [pc, #148]	; (8006100 <HAL_RCC_OscConfig+0x62c>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1f0      	bne.n	8006058 <HAL_RCC_OscConfig+0x584>
 8006076:	e03e      	b.n	80060f6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	69db      	ldr	r3, [r3, #28]
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e039      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006084:	4b1e      	ldr	r3, [pc, #120]	; (8006100 <HAL_RCC_OscConfig+0x62c>)
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800608a:	697b      	ldr	r3, [r7, #20]
 800608c:	f003 0203 	and.w	r2, r3, #3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	429a      	cmp	r2, r3
 8006096:	d12c      	bne.n	80060f2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a2:	3b01      	subs	r3, #1
 80060a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060a6:	429a      	cmp	r2, r3
 80060a8:	d123      	bne.n	80060f2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d11b      	bne.n	80060f2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d113      	bne.n	80060f2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060d4:	085b      	lsrs	r3, r3, #1
 80060d6:	3b01      	subs	r3, #1
 80060d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80060da:	429a      	cmp	r2, r3
 80060dc:	d109      	bne.n	80060f2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e8:	085b      	lsrs	r3, r3, #1
 80060ea:	3b01      	subs	r3, #1
 80060ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d001      	beq.n	80060f6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e000      	b.n	80060f8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3720      	adds	r7, #32
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40021000 	.word	0x40021000

08006104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b086      	sub	sp, #24
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800610e:	2300      	movs	r3, #0
 8006110:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e11e      	b.n	800635a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800611c:	4b91      	ldr	r3, [pc, #580]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 030f 	and.w	r3, r3, #15
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	429a      	cmp	r2, r3
 8006128:	d910      	bls.n	800614c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800612a:	4b8e      	ldr	r3, [pc, #568]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f023 020f 	bic.w	r2, r3, #15
 8006132:	498c      	ldr	r1, [pc, #560]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	4313      	orrs	r3, r2
 8006138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800613a:	4b8a      	ldr	r3, [pc, #552]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	429a      	cmp	r2, r3
 8006146:	d001      	beq.n	800614c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e106      	b.n	800635a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	d073      	beq.n	8006240 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	2b03      	cmp	r3, #3
 800615e:	d129      	bne.n	80061b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006160:	4b81      	ldr	r3, [pc, #516]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d101      	bne.n	8006170 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e0f4      	b.n	800635a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006170:	f000 f99e 	bl	80064b0 <RCC_GetSysClockFreqFromPLLSource>
 8006174:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	4a7c      	ldr	r2, [pc, #496]	; (800636c <HAL_RCC_ClockConfig+0x268>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d93f      	bls.n	80061fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800617e:	4b7a      	ldr	r3, [pc, #488]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d009      	beq.n	800619e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006192:	2b00      	cmp	r3, #0
 8006194:	d033      	beq.n	80061fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800619a:	2b00      	cmp	r3, #0
 800619c:	d12f      	bne.n	80061fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800619e:	4b72      	ldr	r3, [pc, #456]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061a6:	4a70      	ldr	r2, [pc, #448]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80061a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80061ae:	2380      	movs	r3, #128	; 0x80
 80061b0:	617b      	str	r3, [r7, #20]
 80061b2:	e024      	b.n	80061fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	d107      	bne.n	80061cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061bc:	4b6a      	ldr	r3, [pc, #424]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d109      	bne.n	80061dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e0c6      	b.n	800635a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061cc:	4b66      	ldr	r3, [pc, #408]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d101      	bne.n	80061dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80061d8:	2301      	movs	r3, #1
 80061da:	e0be      	b.n	800635a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80061dc:	f000 f8ce 	bl	800637c <HAL_RCC_GetSysClockFreq>
 80061e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	4a61      	ldr	r2, [pc, #388]	; (800636c <HAL_RCC_ClockConfig+0x268>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d909      	bls.n	80061fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061ea:	4b5f      	ldr	r3, [pc, #380]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061f2:	4a5d      	ldr	r2, [pc, #372]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80061f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80061fa:	2380      	movs	r3, #128	; 0x80
 80061fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80061fe:	4b5a      	ldr	r3, [pc, #360]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f023 0203 	bic.w	r2, r3, #3
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	4957      	ldr	r1, [pc, #348]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800620c:	4313      	orrs	r3, r2
 800620e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006210:	f7fc ff4a 	bl	80030a8 <HAL_GetTick>
 8006214:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006216:	e00a      	b.n	800622e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006218:	f7fc ff46 	bl	80030a8 <HAL_GetTick>
 800621c:	4602      	mov	r2, r0
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	f241 3288 	movw	r2, #5000	; 0x1388
 8006226:	4293      	cmp	r3, r2
 8006228:	d901      	bls.n	800622e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800622a:	2303      	movs	r3, #3
 800622c:	e095      	b.n	800635a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800622e:	4b4e      	ldr	r3, [pc, #312]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	f003 020c 	and.w	r2, r3, #12
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	429a      	cmp	r2, r3
 800623e:	d1eb      	bne.n	8006218 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0302 	and.w	r3, r3, #2
 8006248:	2b00      	cmp	r3, #0
 800624a:	d023      	beq.n	8006294 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0304 	and.w	r3, r3, #4
 8006254:	2b00      	cmp	r3, #0
 8006256:	d005      	beq.n	8006264 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006258:	4b43      	ldr	r3, [pc, #268]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	4a42      	ldr	r2, [pc, #264]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800625e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006262:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0308 	and.w	r3, r3, #8
 800626c:	2b00      	cmp	r3, #0
 800626e:	d007      	beq.n	8006280 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006270:	4b3d      	ldr	r3, [pc, #244]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006278:	4a3b      	ldr	r2, [pc, #236]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800627a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800627e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006280:	4b39      	ldr	r3, [pc, #228]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	4936      	ldr	r1, [pc, #216]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800628e:	4313      	orrs	r3, r2
 8006290:	608b      	str	r3, [r1, #8]
 8006292:	e008      	b.n	80062a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	2b80      	cmp	r3, #128	; 0x80
 8006298:	d105      	bne.n	80062a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800629a:	4b33      	ldr	r3, [pc, #204]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	4a32      	ldr	r2, [pc, #200]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80062a0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062a6:	4b2f      	ldr	r3, [pc, #188]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f003 030f 	and.w	r3, r3, #15
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d21d      	bcs.n	80062f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062b4:	4b2b      	ldr	r3, [pc, #172]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f023 020f 	bic.w	r2, r3, #15
 80062bc:	4929      	ldr	r1, [pc, #164]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80062c4:	f7fc fef0 	bl	80030a8 <HAL_GetTick>
 80062c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ca:	e00a      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062cc:	f7fc feec 	bl	80030a8 <HAL_GetTick>
 80062d0:	4602      	mov	r2, r0
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	1ad3      	subs	r3, r2, r3
 80062d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80062da:	4293      	cmp	r3, r2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e03b      	b.n	800635a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062e2:	4b20      	ldr	r3, [pc, #128]	; (8006364 <HAL_RCC_ClockConfig+0x260>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 030f 	and.w	r3, r3, #15
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d1ed      	bne.n	80062cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f003 0304 	and.w	r3, r3, #4
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d008      	beq.n	800630e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062fc:	4b1a      	ldr	r3, [pc, #104]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	4917      	ldr	r1, [pc, #92]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800630a:	4313      	orrs	r3, r2
 800630c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0308 	and.w	r3, r3, #8
 8006316:	2b00      	cmp	r3, #0
 8006318:	d009      	beq.n	800632e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800631a:	4b13      	ldr	r3, [pc, #76]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	490f      	ldr	r1, [pc, #60]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 800632a:	4313      	orrs	r3, r2
 800632c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800632e:	f000 f825 	bl	800637c <HAL_RCC_GetSysClockFreq>
 8006332:	4601      	mov	r1, r0
 8006334:	4b0c      	ldr	r3, [pc, #48]	; (8006368 <HAL_RCC_ClockConfig+0x264>)
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	091b      	lsrs	r3, r3, #4
 800633a:	f003 030f 	and.w	r3, r3, #15
 800633e:	4a0c      	ldr	r2, [pc, #48]	; (8006370 <HAL_RCC_ClockConfig+0x26c>)
 8006340:	5cd3      	ldrb	r3, [r2, r3]
 8006342:	f003 031f 	and.w	r3, r3, #31
 8006346:	fa21 f303 	lsr.w	r3, r1, r3
 800634a:	4a0a      	ldr	r2, [pc, #40]	; (8006374 <HAL_RCC_ClockConfig+0x270>)
 800634c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800634e:	4b0a      	ldr	r3, [pc, #40]	; (8006378 <HAL_RCC_ClockConfig+0x274>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4618      	mov	r0, r3
 8006354:	f7fc fe5c 	bl	8003010 <HAL_InitTick>
 8006358:	4603      	mov	r3, r0
}
 800635a:	4618      	mov	r0, r3
 800635c:	3718      	adds	r7, #24
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}
 8006362:	bf00      	nop
 8006364:	40022000 	.word	0x40022000
 8006368:	40021000 	.word	0x40021000
 800636c:	04c4b400 	.word	0x04c4b400
 8006370:	0800bf0c 	.word	0x0800bf0c
 8006374:	20000020 	.word	0x20000020
 8006378:	20000024 	.word	0x20000024

0800637c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800637c:	b480      	push	{r7}
 800637e:	b087      	sub	sp, #28
 8006380:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006382:	4b2c      	ldr	r3, [pc, #176]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f003 030c 	and.w	r3, r3, #12
 800638a:	2b04      	cmp	r3, #4
 800638c:	d102      	bne.n	8006394 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800638e:	4b2a      	ldr	r3, [pc, #168]	; (8006438 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006390:	613b      	str	r3, [r7, #16]
 8006392:	e047      	b.n	8006424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006394:	4b27      	ldr	r3, [pc, #156]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	f003 030c 	and.w	r3, r3, #12
 800639c:	2b08      	cmp	r3, #8
 800639e:	d102      	bne.n	80063a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80063a0:	4b26      	ldr	r3, [pc, #152]	; (800643c <HAL_RCC_GetSysClockFreq+0xc0>)
 80063a2:	613b      	str	r3, [r7, #16]
 80063a4:	e03e      	b.n	8006424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80063a6:	4b23      	ldr	r3, [pc, #140]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f003 030c 	and.w	r3, r3, #12
 80063ae:	2b0c      	cmp	r3, #12
 80063b0:	d136      	bne.n	8006420 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063b2:	4b20      	ldr	r3, [pc, #128]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	f003 0303 	and.w	r3, r3, #3
 80063ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063bc:	4b1d      	ldr	r3, [pc, #116]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	091b      	lsrs	r3, r3, #4
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	3301      	adds	r3, #1
 80063c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2b03      	cmp	r3, #3
 80063ce:	d10c      	bne.n	80063ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063d0:	4a1a      	ldr	r2, [pc, #104]	; (800643c <HAL_RCC_GetSysClockFreq+0xc0>)
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063d8:	4a16      	ldr	r2, [pc, #88]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80063da:	68d2      	ldr	r2, [r2, #12]
 80063dc:	0a12      	lsrs	r2, r2, #8
 80063de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80063e2:	fb02 f303 	mul.w	r3, r2, r3
 80063e6:	617b      	str	r3, [r7, #20]
      break;
 80063e8:	e00c      	b.n	8006404 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063ea:	4a13      	ldr	r2, [pc, #76]	; (8006438 <HAL_RCC_GetSysClockFreq+0xbc>)
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f2:	4a10      	ldr	r2, [pc, #64]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 80063f4:	68d2      	ldr	r2, [r2, #12]
 80063f6:	0a12      	lsrs	r2, r2, #8
 80063f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80063fc:	fb02 f303 	mul.w	r3, r2, r3
 8006400:	617b      	str	r3, [r7, #20]
      break;
 8006402:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006404:	4b0b      	ldr	r3, [pc, #44]	; (8006434 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	0e5b      	lsrs	r3, r3, #25
 800640a:	f003 0303 	and.w	r3, r3, #3
 800640e:	3301      	adds	r3, #1
 8006410:	005b      	lsls	r3, r3, #1
 8006412:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	fbb2 f3f3 	udiv	r3, r2, r3
 800641c:	613b      	str	r3, [r7, #16]
 800641e:	e001      	b.n	8006424 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006420:	2300      	movs	r3, #0
 8006422:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006424:	693b      	ldr	r3, [r7, #16]
}
 8006426:	4618      	mov	r0, r3
 8006428:	371c      	adds	r7, #28
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	40021000 	.word	0x40021000
 8006438:	00f42400 	.word	0x00f42400
 800643c:	016e3600 	.word	0x016e3600

08006440 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006440:	b480      	push	{r7}
 8006442:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006444:	4b03      	ldr	r3, [pc, #12]	; (8006454 <HAL_RCC_GetHCLKFreq+0x14>)
 8006446:	681b      	ldr	r3, [r3, #0]
}
 8006448:	4618      	mov	r0, r3
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	20000020 	.word	0x20000020

08006458 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800645c:	f7ff fff0 	bl	8006440 <HAL_RCC_GetHCLKFreq>
 8006460:	4601      	mov	r1, r0
 8006462:	4b06      	ldr	r3, [pc, #24]	; (800647c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	0a1b      	lsrs	r3, r3, #8
 8006468:	f003 0307 	and.w	r3, r3, #7
 800646c:	4a04      	ldr	r2, [pc, #16]	; (8006480 <HAL_RCC_GetPCLK1Freq+0x28>)
 800646e:	5cd3      	ldrb	r3, [r2, r3]
 8006470:	f003 031f 	and.w	r3, r3, #31
 8006474:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006478:	4618      	mov	r0, r3
 800647a:	bd80      	pop	{r7, pc}
 800647c:	40021000 	.word	0x40021000
 8006480:	0800bf1c 	.word	0x0800bf1c

08006484 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006488:	f7ff ffda 	bl	8006440 <HAL_RCC_GetHCLKFreq>
 800648c:	4601      	mov	r1, r0
 800648e:	4b06      	ldr	r3, [pc, #24]	; (80064a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	0adb      	lsrs	r3, r3, #11
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	4a04      	ldr	r2, [pc, #16]	; (80064ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800649a:	5cd3      	ldrb	r3, [r2, r3]
 800649c:	f003 031f 	and.w	r3, r3, #31
 80064a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	40021000 	.word	0x40021000
 80064ac:	0800bf1c 	.word	0x0800bf1c

080064b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b087      	sub	sp, #28
 80064b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80064b6:	4b1e      	ldr	r3, [pc, #120]	; (8006530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80064b8:	68db      	ldr	r3, [r3, #12]
 80064ba:	f003 0303 	and.w	r3, r3, #3
 80064be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064c0:	4b1b      	ldr	r3, [pc, #108]	; (8006530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	091b      	lsrs	r3, r3, #4
 80064c6:	f003 030f 	and.w	r3, r3, #15
 80064ca:	3301      	adds	r3, #1
 80064cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80064ce:	693b      	ldr	r3, [r7, #16]
 80064d0:	2b03      	cmp	r3, #3
 80064d2:	d10c      	bne.n	80064ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064d4:	4a17      	ldr	r2, [pc, #92]	; (8006534 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80064dc:	4a14      	ldr	r2, [pc, #80]	; (8006530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80064de:	68d2      	ldr	r2, [r2, #12]
 80064e0:	0a12      	lsrs	r2, r2, #8
 80064e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80064e6:	fb02 f303 	mul.w	r3, r2, r3
 80064ea:	617b      	str	r3, [r7, #20]
    break;
 80064ec:	e00c      	b.n	8006508 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80064ee:	4a12      	ldr	r2, [pc, #72]	; (8006538 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064f6:	4a0e      	ldr	r2, [pc, #56]	; (8006530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80064f8:	68d2      	ldr	r2, [r2, #12]
 80064fa:	0a12      	lsrs	r2, r2, #8
 80064fc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006500:	fb02 f303 	mul.w	r3, r2, r3
 8006504:	617b      	str	r3, [r7, #20]
    break;
 8006506:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006508:	4b09      	ldr	r3, [pc, #36]	; (8006530 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	0e5b      	lsrs	r3, r3, #25
 800650e:	f003 0303 	and.w	r3, r3, #3
 8006512:	3301      	adds	r3, #1
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006520:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006522:	687b      	ldr	r3, [r7, #4]
}
 8006524:	4618      	mov	r0, r3
 8006526:	371c      	adds	r7, #28
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	40021000 	.word	0x40021000
 8006534:	016e3600 	.word	0x016e3600
 8006538:	00f42400 	.word	0x00f42400

0800653c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b086      	sub	sp, #24
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006544:	2300      	movs	r3, #0
 8006546:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006548:	2300      	movs	r3, #0
 800654a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006554:	2b00      	cmp	r3, #0
 8006556:	f000 8098 	beq.w	800668a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800655a:	2300      	movs	r3, #0
 800655c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800655e:	4b43      	ldr	r3, [pc, #268]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006566:	2b00      	cmp	r3, #0
 8006568:	d10d      	bne.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800656a:	4b40      	ldr	r3, [pc, #256]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800656c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800656e:	4a3f      	ldr	r2, [pc, #252]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006570:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006574:	6593      	str	r3, [r2, #88]	; 0x58
 8006576:	4b3d      	ldr	r3, [pc, #244]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800657a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800657e:	60bb      	str	r3, [r7, #8]
 8006580:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006582:	2301      	movs	r3, #1
 8006584:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006586:	4b3a      	ldr	r3, [pc, #232]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a39      	ldr	r2, [pc, #228]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800658c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006590:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006592:	f7fc fd89 	bl	80030a8 <HAL_GetTick>
 8006596:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006598:	e009      	b.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800659a:	f7fc fd85 	bl	80030a8 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d902      	bls.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80065a8:	2303      	movs	r3, #3
 80065aa:	74fb      	strb	r3, [r7, #19]
        break;
 80065ac:	e005      	b.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065ae:	4b30      	ldr	r3, [pc, #192]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d0ef      	beq.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80065ba:	7cfb      	ldrb	r3, [r7, #19]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d159      	bne.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065c0:	4b2a      	ldr	r3, [pc, #168]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d01e      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d6:	697a      	ldr	r2, [r7, #20]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d019      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80065dc:	4b23      	ldr	r3, [pc, #140]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065e8:	4b20      	ldr	r3, [pc, #128]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065ee:	4a1f      	ldr	r2, [pc, #124]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065f8:	4b1c      	ldr	r3, [pc, #112]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065fe:	4a1b      	ldr	r2, [pc, #108]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006600:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006604:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006608:	4a18      	ldr	r2, [pc, #96]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	2b00      	cmp	r3, #0
 8006618:	d016      	beq.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661a:	f7fc fd45 	bl	80030a8 <HAL_GetTick>
 800661e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006620:	e00b      	b.n	800663a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006622:	f7fc fd41 	bl	80030a8 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006630:	4293      	cmp	r3, r2
 8006632:	d902      	bls.n	800663a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	74fb      	strb	r3, [r7, #19]
            break;
 8006638:	e006      	b.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800663a:	4b0c      	ldr	r3, [pc, #48]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800663c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006640:	f003 0302 	and.w	r3, r3, #2
 8006644:	2b00      	cmp	r3, #0
 8006646:	d0ec      	beq.n	8006622 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006648:	7cfb      	ldrb	r3, [r7, #19]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d10b      	bne.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800664e:	4b07      	ldr	r3, [pc, #28]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006654:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665c:	4903      	ldr	r1, [pc, #12]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800665e:	4313      	orrs	r3, r2
 8006660:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006664:	e008      	b.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006666:	7cfb      	ldrb	r3, [r7, #19]
 8006668:	74bb      	strb	r3, [r7, #18]
 800666a:	e005      	b.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800666c:	40021000 	.word	0x40021000
 8006670:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006674:	7cfb      	ldrb	r3, [r7, #19]
 8006676:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006678:	7c7b      	ldrb	r3, [r7, #17]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d105      	bne.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800667e:	4ba6      	ldr	r3, [pc, #664]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006682:	4aa5      	ldr	r2, [pc, #660]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006684:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006688:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00a      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006696:	4ba0      	ldr	r3, [pc, #640]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800669c:	f023 0203 	bic.w	r2, r3, #3
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	499c      	ldr	r1, [pc, #624]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 0302 	and.w	r3, r3, #2
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d00a      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80066b8:	4b97      	ldr	r3, [pc, #604]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066be:	f023 020c 	bic.w	r2, r3, #12
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	689b      	ldr	r3, [r3, #8]
 80066c6:	4994      	ldr	r1, [pc, #592]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 0304 	and.w	r3, r3, #4
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00a      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80066da:	4b8f      	ldr	r3, [pc, #572]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	498b      	ldr	r1, [pc, #556]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066ea:	4313      	orrs	r3, r2
 80066ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 0308 	and.w	r3, r3, #8
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00a      	beq.n	8006712 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066fc:	4b86      	ldr	r3, [pc, #536]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006702:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	4983      	ldr	r1, [pc, #524]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800670c:	4313      	orrs	r3, r2
 800670e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0320 	and.w	r3, r3, #32
 800671a:	2b00      	cmp	r3, #0
 800671c:	d00a      	beq.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800671e:	4b7e      	ldr	r3, [pc, #504]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006724:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	695b      	ldr	r3, [r3, #20]
 800672c:	497a      	ldr	r1, [pc, #488]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800672e:	4313      	orrs	r3, r2
 8006730:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800673c:	2b00      	cmp	r3, #0
 800673e:	d00a      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006740:	4b75      	ldr	r3, [pc, #468]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006746:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	4972      	ldr	r1, [pc, #456]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006750:	4313      	orrs	r3, r2
 8006752:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00a      	beq.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006762:	4b6d      	ldr	r3, [pc, #436]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006764:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006768:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	69db      	ldr	r3, [r3, #28]
 8006770:	4969      	ldr	r1, [pc, #420]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006772:	4313      	orrs	r3, r2
 8006774:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006780:	2b00      	cmp	r3, #0
 8006782:	d00a      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006784:	4b64      	ldr	r3, [pc, #400]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800678a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	4961      	ldr	r1, [pc, #388]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006794:	4313      	orrs	r3, r2
 8006796:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00a      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80067a6:	4b5c      	ldr	r3, [pc, #368]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b4:	4958      	ldr	r1, [pc, #352]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067b6:	4313      	orrs	r3, r2
 80067b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d015      	beq.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80067c8:	4b53      	ldr	r3, [pc, #332]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067d6:	4950      	ldr	r1, [pc, #320]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067d8:	4313      	orrs	r3, r2
 80067da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067e6:	d105      	bne.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067e8:	4b4b      	ldr	r3, [pc, #300]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	4a4a      	ldr	r2, [pc, #296]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067f2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d015      	beq.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006800:	4b45      	ldr	r3, [pc, #276]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006802:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006806:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800680e:	4942      	ldr	r1, [pc, #264]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006810:	4313      	orrs	r3, r2
 8006812:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800681a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800681e:	d105      	bne.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006820:	4b3d      	ldr	r3, [pc, #244]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	4a3c      	ldr	r2, [pc, #240]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006826:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800682a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006834:	2b00      	cmp	r3, #0
 8006836:	d015      	beq.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006838:	4b37      	ldr	r3, [pc, #220]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800683a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800683e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006846:	4934      	ldr	r1, [pc, #208]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006848:	4313      	orrs	r3, r2
 800684a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006852:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006856:	d105      	bne.n	8006864 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006858:	4b2f      	ldr	r3, [pc, #188]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	4a2e      	ldr	r2, [pc, #184]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800685e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006862:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d015      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006870:	4b29      	ldr	r3, [pc, #164]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006876:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800687e:	4926      	ldr	r1, [pc, #152]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006880:	4313      	orrs	r3, r2
 8006882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800688a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800688e:	d105      	bne.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006890:	4b21      	ldr	r3, [pc, #132]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	4a20      	ldr	r2, [pc, #128]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006896:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800689a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d015      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068a8:	4b1b      	ldr	r3, [pc, #108]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b6:	4918      	ldr	r1, [pc, #96]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068b8:	4313      	orrs	r3, r2
 80068ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80068c6:	d105      	bne.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80068c8:	4b13      	ldr	r3, [pc, #76]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	4a12      	ldr	r2, [pc, #72]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80068d2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d015      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80068e0:	4b0d      	ldr	r3, [pc, #52]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ee:	490a      	ldr	r1, [pc, #40]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068fe:	d105      	bne.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006900:	4b05      	ldr	r3, [pc, #20]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	4a04      	ldr	r2, [pc, #16]	; (8006918 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006906:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800690a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800690c:	7cbb      	ldrb	r3, [r7, #18]
}
 800690e:	4618      	mov	r0, r3
 8006910:	3718      	adds	r7, #24
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	40021000 	.word	0x40021000

0800691c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b082      	sub	sp, #8
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d101      	bne.n	800692e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e049      	b.n	80069c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d106      	bne.n	8006948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f7fc f93c 	bl	8002bc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681a      	ldr	r2, [r3, #0]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	3304      	adds	r3, #4
 8006958:	4619      	mov	r1, r3
 800695a:	4610      	mov	r0, r2
 800695c:	f000 fbdc 	bl	8007118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2201      	movs	r2, #1
 8006974:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3708      	adds	r7, #8
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
	...

080069cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d001      	beq.n	80069e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e042      	b.n	8006a6a <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2202      	movs	r2, #2
 80069e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a21      	ldr	r2, [pc, #132]	; (8006a78 <HAL_TIM_Base_Start+0xac>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d018      	beq.n	8006a28 <HAL_TIM_Base_Start+0x5c>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069fe:	d013      	beq.n	8006a28 <HAL_TIM_Base_Start+0x5c>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a1d      	ldr	r2, [pc, #116]	; (8006a7c <HAL_TIM_Base_Start+0xb0>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d00e      	beq.n	8006a28 <HAL_TIM_Base_Start+0x5c>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a1c      	ldr	r2, [pc, #112]	; (8006a80 <HAL_TIM_Base_Start+0xb4>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d009      	beq.n	8006a28 <HAL_TIM_Base_Start+0x5c>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a1a      	ldr	r2, [pc, #104]	; (8006a84 <HAL_TIM_Base_Start+0xb8>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d004      	beq.n	8006a28 <HAL_TIM_Base_Start+0x5c>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a19      	ldr	r2, [pc, #100]	; (8006a88 <HAL_TIM_Base_Start+0xbc>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d115      	bne.n	8006a54 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	689a      	ldr	r2, [r3, #8]
 8006a2e:	4b17      	ldr	r3, [pc, #92]	; (8006a8c <HAL_TIM_Base_Start+0xc0>)
 8006a30:	4013      	ands	r3, r2
 8006a32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2b06      	cmp	r3, #6
 8006a38:	d015      	beq.n	8006a66 <HAL_TIM_Base_Start+0x9a>
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a40:	d011      	beq.n	8006a66 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f042 0201 	orr.w	r2, r2, #1
 8006a50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a52:	e008      	b.n	8006a66 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681a      	ldr	r2, [r3, #0]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f042 0201 	orr.w	r2, r2, #1
 8006a62:	601a      	str	r2, [r3, #0]
 8006a64:	e000      	b.n	8006a68 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3714      	adds	r7, #20
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
 8006a76:	bf00      	nop
 8006a78:	40012c00 	.word	0x40012c00
 8006a7c:	40000400 	.word	0x40000400
 8006a80:	40000800 	.word	0x40000800
 8006a84:	40013400 	.word	0x40013400
 8006a88:	40014000 	.word	0x40014000
 8006a8c:	00010007 	.word	0x00010007

08006a90 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d101      	bne.n	8006aa2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e049      	b.n	8006b36 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d106      	bne.n	8006abc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f000 f841 	bl	8006b3e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2202      	movs	r2, #2
 8006ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	3304      	adds	r3, #4
 8006acc:	4619      	mov	r1, r3
 8006ace:	4610      	mov	r0, r2
 8006ad0:	f000 fb22 	bl	8007118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2201      	movs	r2, #1
 8006af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b083      	sub	sp, #12
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
	...

08006b54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d109      	bne.n	8006b78 <HAL_TIM_PWM_Start+0x24>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b6a:	b2db      	uxtb	r3, r3
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	bf14      	ite	ne
 8006b70:	2301      	movne	r3, #1
 8006b72:	2300      	moveq	r3, #0
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	e03c      	b.n	8006bf2 <HAL_TIM_PWM_Start+0x9e>
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	2b04      	cmp	r3, #4
 8006b7c:	d109      	bne.n	8006b92 <HAL_TIM_PWM_Start+0x3e>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	bf14      	ite	ne
 8006b8a:	2301      	movne	r3, #1
 8006b8c:	2300      	moveq	r3, #0
 8006b8e:	b2db      	uxtb	r3, r3
 8006b90:	e02f      	b.n	8006bf2 <HAL_TIM_PWM_Start+0x9e>
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	2b08      	cmp	r3, #8
 8006b96:	d109      	bne.n	8006bac <HAL_TIM_PWM_Start+0x58>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	bf14      	ite	ne
 8006ba4:	2301      	movne	r3, #1
 8006ba6:	2300      	moveq	r3, #0
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	e022      	b.n	8006bf2 <HAL_TIM_PWM_Start+0x9e>
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	2b0c      	cmp	r3, #12
 8006bb0:	d109      	bne.n	8006bc6 <HAL_TIM_PWM_Start+0x72>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b01      	cmp	r3, #1
 8006bbc:	bf14      	ite	ne
 8006bbe:	2301      	movne	r3, #1
 8006bc0:	2300      	moveq	r3, #0
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	e015      	b.n	8006bf2 <HAL_TIM_PWM_Start+0x9e>
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	2b10      	cmp	r3, #16
 8006bca:	d109      	bne.n	8006be0 <HAL_TIM_PWM_Start+0x8c>
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b01      	cmp	r3, #1
 8006bd6:	bf14      	ite	ne
 8006bd8:	2301      	movne	r3, #1
 8006bda:	2300      	moveq	r3, #0
 8006bdc:	b2db      	uxtb	r3, r3
 8006bde:	e008      	b.n	8006bf2 <HAL_TIM_PWM_Start+0x9e>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	bf14      	ite	ne
 8006bec:	2301      	movne	r3, #1
 8006bee:	2300      	moveq	r3, #0
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d001      	beq.n	8006bfa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e097      	b.n	8006d2a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d104      	bne.n	8006c0a <HAL_TIM_PWM_Start+0xb6>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2202      	movs	r2, #2
 8006c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006c08:	e023      	b.n	8006c52 <HAL_TIM_PWM_Start+0xfe>
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	d104      	bne.n	8006c1a <HAL_TIM_PWM_Start+0xc6>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2202      	movs	r2, #2
 8006c14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c18:	e01b      	b.n	8006c52 <HAL_TIM_PWM_Start+0xfe>
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b08      	cmp	r3, #8
 8006c1e:	d104      	bne.n	8006c2a <HAL_TIM_PWM_Start+0xd6>
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2202      	movs	r2, #2
 8006c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c28:	e013      	b.n	8006c52 <HAL_TIM_PWM_Start+0xfe>
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	2b0c      	cmp	r3, #12
 8006c2e:	d104      	bne.n	8006c3a <HAL_TIM_PWM_Start+0xe6>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2202      	movs	r2, #2
 8006c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c38:	e00b      	b.n	8006c52 <HAL_TIM_PWM_Start+0xfe>
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	2b10      	cmp	r3, #16
 8006c3e:	d104      	bne.n	8006c4a <HAL_TIM_PWM_Start+0xf6>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2202      	movs	r2, #2
 8006c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c48:	e003      	b.n	8006c52 <HAL_TIM_PWM_Start+0xfe>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2202      	movs	r2, #2
 8006c4e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	2201      	movs	r2, #1
 8006c58:	6839      	ldr	r1, [r7, #0]
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f000 fe7e 	bl	800795c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a33      	ldr	r2, [pc, #204]	; (8006d34 <HAL_TIM_PWM_Start+0x1e0>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d013      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x13e>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a32      	ldr	r2, [pc, #200]	; (8006d38 <HAL_TIM_PWM_Start+0x1e4>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d00e      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x13e>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a30      	ldr	r2, [pc, #192]	; (8006d3c <HAL_TIM_PWM_Start+0x1e8>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d009      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x13e>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a2f      	ldr	r2, [pc, #188]	; (8006d40 <HAL_TIM_PWM_Start+0x1ec>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d004      	beq.n	8006c92 <HAL_TIM_PWM_Start+0x13e>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a2d      	ldr	r2, [pc, #180]	; (8006d44 <HAL_TIM_PWM_Start+0x1f0>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d101      	bne.n	8006c96 <HAL_TIM_PWM_Start+0x142>
 8006c92:	2301      	movs	r3, #1
 8006c94:	e000      	b.n	8006c98 <HAL_TIM_PWM_Start+0x144>
 8006c96:	2300      	movs	r3, #0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d007      	beq.n	8006cac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006caa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a20      	ldr	r2, [pc, #128]	; (8006d34 <HAL_TIM_PWM_Start+0x1e0>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d018      	beq.n	8006ce8 <HAL_TIM_PWM_Start+0x194>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cbe:	d013      	beq.n	8006ce8 <HAL_TIM_PWM_Start+0x194>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a20      	ldr	r2, [pc, #128]	; (8006d48 <HAL_TIM_PWM_Start+0x1f4>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d00e      	beq.n	8006ce8 <HAL_TIM_PWM_Start+0x194>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a1f      	ldr	r2, [pc, #124]	; (8006d4c <HAL_TIM_PWM_Start+0x1f8>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d009      	beq.n	8006ce8 <HAL_TIM_PWM_Start+0x194>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a17      	ldr	r2, [pc, #92]	; (8006d38 <HAL_TIM_PWM_Start+0x1e4>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d004      	beq.n	8006ce8 <HAL_TIM_PWM_Start+0x194>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a16      	ldr	r2, [pc, #88]	; (8006d3c <HAL_TIM_PWM_Start+0x1e8>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d115      	bne.n	8006d14 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	689a      	ldr	r2, [r3, #8]
 8006cee:	4b18      	ldr	r3, [pc, #96]	; (8006d50 <HAL_TIM_PWM_Start+0x1fc>)
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2b06      	cmp	r3, #6
 8006cf8:	d015      	beq.n	8006d26 <HAL_TIM_PWM_Start+0x1d2>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d00:	d011      	beq.n	8006d26 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f042 0201 	orr.w	r2, r2, #1
 8006d10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d12:	e008      	b.n	8006d26 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	681a      	ldr	r2, [r3, #0]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f042 0201 	orr.w	r2, r2, #1
 8006d22:	601a      	str	r2, [r3, #0]
 8006d24:	e000      	b.n	8006d28 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d26:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3710      	adds	r7, #16
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	40012c00 	.word	0x40012c00
 8006d38:	40013400 	.word	0x40013400
 8006d3c:	40014000 	.word	0x40014000
 8006d40:	40014400 	.word	0x40014400
 8006d44:	40014800 	.word	0x40014800
 8006d48:	40000400 	.word	0x40000400
 8006d4c:	40000800 	.word	0x40000800
 8006d50:	00010007 	.word	0x00010007

08006d54 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b084      	sub	sp, #16
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d101      	bne.n	8006d6e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006d6a:	2302      	movs	r3, #2
 8006d6c:	e0fd      	b.n	8006f6a <HAL_TIM_PWM_ConfigChannel+0x216>
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	2201      	movs	r2, #1
 8006d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2b14      	cmp	r3, #20
 8006d7a:	f200 80f0 	bhi.w	8006f5e <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006d7e:	a201      	add	r2, pc, #4	; (adr r2, 8006d84 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d84:	08006dd9 	.word	0x08006dd9
 8006d88:	08006f5f 	.word	0x08006f5f
 8006d8c:	08006f5f 	.word	0x08006f5f
 8006d90:	08006f5f 	.word	0x08006f5f
 8006d94:	08006e19 	.word	0x08006e19
 8006d98:	08006f5f 	.word	0x08006f5f
 8006d9c:	08006f5f 	.word	0x08006f5f
 8006da0:	08006f5f 	.word	0x08006f5f
 8006da4:	08006e5b 	.word	0x08006e5b
 8006da8:	08006f5f 	.word	0x08006f5f
 8006dac:	08006f5f 	.word	0x08006f5f
 8006db0:	08006f5f 	.word	0x08006f5f
 8006db4:	08006e9b 	.word	0x08006e9b
 8006db8:	08006f5f 	.word	0x08006f5f
 8006dbc:	08006f5f 	.word	0x08006f5f
 8006dc0:	08006f5f 	.word	0x08006f5f
 8006dc4:	08006edd 	.word	0x08006edd
 8006dc8:	08006f5f 	.word	0x08006f5f
 8006dcc:	08006f5f 	.word	0x08006f5f
 8006dd0:	08006f5f 	.word	0x08006f5f
 8006dd4:	08006f1d 	.word	0x08006f1d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68b9      	ldr	r1, [r7, #8]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f000 fa2a 	bl	8007238 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	699a      	ldr	r2, [r3, #24]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f042 0208 	orr.w	r2, r2, #8
 8006df2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	699a      	ldr	r2, [r3, #24]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f022 0204 	bic.w	r2, r2, #4
 8006e02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	6999      	ldr	r1, [r3, #24]
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	691a      	ldr	r2, [r3, #16]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	430a      	orrs	r2, r1
 8006e14:	619a      	str	r2, [r3, #24]
      break;
 8006e16:	e0a3      	b.n	8006f60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	68b9      	ldr	r1, [r7, #8]
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f000 fa9a 	bl	8007358 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	699a      	ldr	r2, [r3, #24]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	699a      	ldr	r2, [r3, #24]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	6999      	ldr	r1, [r3, #24]
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	021a      	lsls	r2, r3, #8
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	430a      	orrs	r2, r1
 8006e56:	619a      	str	r2, [r3, #24]
      break;
 8006e58:	e082      	b.n	8006f60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	68b9      	ldr	r1, [r7, #8]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f000 fb03 	bl	800746c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	69da      	ldr	r2, [r3, #28]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f042 0208 	orr.w	r2, r2, #8
 8006e74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	69da      	ldr	r2, [r3, #28]
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f022 0204 	bic.w	r2, r2, #4
 8006e84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69d9      	ldr	r1, [r3, #28]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	691a      	ldr	r2, [r3, #16]
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	430a      	orrs	r2, r1
 8006e96:	61da      	str	r2, [r3, #28]
      break;
 8006e98:	e062      	b.n	8006f60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68b9      	ldr	r1, [r7, #8]
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	f000 fb6b 	bl	800757c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	69da      	ldr	r2, [r3, #28]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006eb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	69da      	ldr	r2, [r3, #28]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ec4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	69d9      	ldr	r1, [r3, #28]
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	691b      	ldr	r3, [r3, #16]
 8006ed0:	021a      	lsls	r2, r3, #8
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	61da      	str	r2, [r3, #28]
      break;
 8006eda:	e041      	b.n	8006f60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	68b9      	ldr	r1, [r7, #8]
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f000 fbd4 	bl	8007690 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f042 0208 	orr.w	r2, r2, #8
 8006ef6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f022 0204 	bic.w	r2, r2, #4
 8006f06:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	691a      	ldr	r2, [r3, #16]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006f1a:	e021      	b.n	8006f60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	68b9      	ldr	r1, [r7, #8]
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 fc18 	bl	8007758 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f36:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f46:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	021a      	lsls	r2, r3, #8
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	430a      	orrs	r2, r1
 8006f5a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006f5c:	e000      	b.n	8006f60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006f5e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3710      	adds	r7, #16
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}
 8006f72:	bf00      	nop

08006f74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d101      	bne.n	8006f8c <HAL_TIM_ConfigClockSource+0x18>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e0b9      	b.n	8007100 <HAL_TIM_ConfigClockSource+0x18c>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006faa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006fae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fb6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	2b70      	cmp	r3, #112	; 0x70
 8006fc6:	d02e      	beq.n	8007026 <HAL_TIM_ConfigClockSource+0xb2>
 8006fc8:	2b70      	cmp	r3, #112	; 0x70
 8006fca:	d812      	bhi.n	8006ff2 <HAL_TIM_ConfigClockSource+0x7e>
 8006fcc:	2b30      	cmp	r3, #48	; 0x30
 8006fce:	f000 8084 	beq.w	80070da <HAL_TIM_ConfigClockSource+0x166>
 8006fd2:	2b30      	cmp	r3, #48	; 0x30
 8006fd4:	d806      	bhi.n	8006fe4 <HAL_TIM_ConfigClockSource+0x70>
 8006fd6:	2b10      	cmp	r3, #16
 8006fd8:	d07f      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
 8006fda:	2b20      	cmp	r3, #32
 8006fdc:	d07d      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d07b      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006fe2:	e084      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8006fe4:	2b50      	cmp	r3, #80	; 0x50
 8006fe6:	d048      	beq.n	800707a <HAL_TIM_ConfigClockSource+0x106>
 8006fe8:	2b60      	cmp	r3, #96	; 0x60
 8006fea:	d056      	beq.n	800709a <HAL_TIM_ConfigClockSource+0x126>
 8006fec:	2b40      	cmp	r3, #64	; 0x40
 8006fee:	d064      	beq.n	80070ba <HAL_TIM_ConfigClockSource+0x146>
      break;
 8006ff0:	e07d      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8006ff2:	4a45      	ldr	r2, [pc, #276]	; (8007108 <HAL_TIM_ConfigClockSource+0x194>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d070      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
 8006ff8:	4a43      	ldr	r2, [pc, #268]	; (8007108 <HAL_TIM_ConfigClockSource+0x194>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d809      	bhi.n	8007012 <HAL_TIM_ConfigClockSource+0x9e>
 8006ffe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007002:	d027      	beq.n	8007054 <HAL_TIM_ConfigClockSource+0xe0>
 8007004:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007008:	d067      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
 800700a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800700e:	d06d      	beq.n	80070ec <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007010:	e06d      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 8007012:	4a3e      	ldr	r2, [pc, #248]	; (800710c <HAL_TIM_ConfigClockSource+0x198>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d060      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
 8007018:	4a3d      	ldr	r2, [pc, #244]	; (8007110 <HAL_TIM_ConfigClockSource+0x19c>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d05d      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
 800701e:	4a3d      	ldr	r2, [pc, #244]	; (8007114 <HAL_TIM_ConfigClockSource+0x1a0>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d05a      	beq.n	80070da <HAL_TIM_ConfigClockSource+0x166>
      break;
 8007024:	e063      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6818      	ldr	r0, [r3, #0]
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	6899      	ldr	r1, [r3, #8]
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	685a      	ldr	r2, [r3, #4]
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	f000 fc71 	bl	800791c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007048:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68fa      	ldr	r2, [r7, #12]
 8007050:	609a      	str	r2, [r3, #8]
      break;
 8007052:	e04c      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6818      	ldr	r0, [r3, #0]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	6899      	ldr	r1, [r3, #8]
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	685a      	ldr	r2, [r3, #4]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f000 fc5a 	bl	800791c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	689a      	ldr	r2, [r3, #8]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007076:	609a      	str	r2, [r3, #8]
      break;
 8007078:	e039      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6818      	ldr	r0, [r3, #0]
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	6859      	ldr	r1, [r3, #4]
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	461a      	mov	r2, r3
 8007088:	f000 fbcc 	bl	8007824 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2150      	movs	r1, #80	; 0x50
 8007092:	4618      	mov	r0, r3
 8007094:	f000 fc25 	bl	80078e2 <TIM_ITRx_SetConfig>
      break;
 8007098:	e029      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6818      	ldr	r0, [r3, #0]
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	6859      	ldr	r1, [r3, #4]
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	461a      	mov	r2, r3
 80070a8:	f000 fbeb 	bl	8007882 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	2160      	movs	r1, #96	; 0x60
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fc15 	bl	80078e2 <TIM_ITRx_SetConfig>
      break;
 80070b8:	e019      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6818      	ldr	r0, [r3, #0]
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	6859      	ldr	r1, [r3, #4]
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	68db      	ldr	r3, [r3, #12]
 80070c6:	461a      	mov	r2, r3
 80070c8:	f000 fbac 	bl	8007824 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2140      	movs	r1, #64	; 0x40
 80070d2:	4618      	mov	r0, r3
 80070d4:	f000 fc05 	bl	80078e2 <TIM_ITRx_SetConfig>
      break;
 80070d8:	e009      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4619      	mov	r1, r3
 80070e4:	4610      	mov	r0, r2
 80070e6:	f000 fbfc 	bl	80078e2 <TIM_ITRx_SetConfig>
        break;
 80070ea:	e000      	b.n	80070ee <HAL_TIM_ConfigClockSource+0x17a>
      break;
 80070ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2201      	movs	r2, #1
 80070f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2200      	movs	r2, #0
 80070fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	3710      	adds	r7, #16
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	00100020 	.word	0x00100020
 800710c:	00100040 	.word	0x00100040
 8007110:	00100070 	.word	0x00100070
 8007114:	00100030 	.word	0x00100030

08007118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]
 8007120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	4a3c      	ldr	r2, [pc, #240]	; (800721c <TIM_Base_SetConfig+0x104>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d00f      	beq.n	8007150 <TIM_Base_SetConfig+0x38>
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007136:	d00b      	beq.n	8007150 <TIM_Base_SetConfig+0x38>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	4a39      	ldr	r2, [pc, #228]	; (8007220 <TIM_Base_SetConfig+0x108>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d007      	beq.n	8007150 <TIM_Base_SetConfig+0x38>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a38      	ldr	r2, [pc, #224]	; (8007224 <TIM_Base_SetConfig+0x10c>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d003      	beq.n	8007150 <TIM_Base_SetConfig+0x38>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a37      	ldr	r2, [pc, #220]	; (8007228 <TIM_Base_SetConfig+0x110>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d108      	bne.n	8007162 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007156:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	68fa      	ldr	r2, [r7, #12]
 800715e:	4313      	orrs	r3, r2
 8007160:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	4a2d      	ldr	r2, [pc, #180]	; (800721c <TIM_Base_SetConfig+0x104>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d01b      	beq.n	80071a2 <TIM_Base_SetConfig+0x8a>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007170:	d017      	beq.n	80071a2 <TIM_Base_SetConfig+0x8a>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	4a2a      	ldr	r2, [pc, #168]	; (8007220 <TIM_Base_SetConfig+0x108>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d013      	beq.n	80071a2 <TIM_Base_SetConfig+0x8a>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	4a29      	ldr	r2, [pc, #164]	; (8007224 <TIM_Base_SetConfig+0x10c>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d00f      	beq.n	80071a2 <TIM_Base_SetConfig+0x8a>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	4a28      	ldr	r2, [pc, #160]	; (8007228 <TIM_Base_SetConfig+0x110>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d00b      	beq.n	80071a2 <TIM_Base_SetConfig+0x8a>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	4a27      	ldr	r2, [pc, #156]	; (800722c <TIM_Base_SetConfig+0x114>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d007      	beq.n	80071a2 <TIM_Base_SetConfig+0x8a>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	4a26      	ldr	r2, [pc, #152]	; (8007230 <TIM_Base_SetConfig+0x118>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d003      	beq.n	80071a2 <TIM_Base_SetConfig+0x8a>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	4a25      	ldr	r2, [pc, #148]	; (8007234 <TIM_Base_SetConfig+0x11c>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d108      	bne.n	80071b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	68db      	ldr	r3, [r3, #12]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	695b      	ldr	r3, [r3, #20]
 80071be:	4313      	orrs	r3, r2
 80071c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681a      	ldr	r2, [r3, #0]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a10      	ldr	r2, [pc, #64]	; (800721c <TIM_Base_SetConfig+0x104>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d00f      	beq.n	8007200 <TIM_Base_SetConfig+0xe8>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a11      	ldr	r2, [pc, #68]	; (8007228 <TIM_Base_SetConfig+0x110>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d00b      	beq.n	8007200 <TIM_Base_SetConfig+0xe8>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a10      	ldr	r2, [pc, #64]	; (800722c <TIM_Base_SetConfig+0x114>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d007      	beq.n	8007200 <TIM_Base_SetConfig+0xe8>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a0f      	ldr	r2, [pc, #60]	; (8007230 <TIM_Base_SetConfig+0x118>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d003      	beq.n	8007200 <TIM_Base_SetConfig+0xe8>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	4a0e      	ldr	r2, [pc, #56]	; (8007234 <TIM_Base_SetConfig+0x11c>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d103      	bne.n	8007208 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	691a      	ldr	r2, [r3, #16]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	615a      	str	r2, [r3, #20]
}
 800720e:	bf00      	nop
 8007210:	3714      	adds	r7, #20
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	40012c00 	.word	0x40012c00
 8007220:	40000400 	.word	0x40000400
 8007224:	40000800 	.word	0x40000800
 8007228:	40013400 	.word	0x40013400
 800722c:	40014000 	.word	0x40014000
 8007230:	40014400 	.word	0x40014400
 8007234:	40014800 	.word	0x40014800

08007238 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007238:	b480      	push	{r7}
 800723a:	b087      	sub	sp, #28
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a1b      	ldr	r3, [r3, #32]
 8007246:	f023 0201 	bic.w	r2, r3, #1
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a1b      	ldr	r3, [r3, #32]
 8007252:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	699b      	ldr	r3, [r3, #24]
 800725e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800726a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f023 0303 	bic.w	r3, r3, #3
 8007272:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007274:	683b      	ldr	r3, [r7, #0]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68fa      	ldr	r2, [r7, #12]
 800727a:	4313      	orrs	r3, r2
 800727c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	f023 0302 	bic.w	r3, r3, #2
 8007284:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	697a      	ldr	r2, [r7, #20]
 800728c:	4313      	orrs	r3, r2
 800728e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	4a2c      	ldr	r2, [pc, #176]	; (8007344 <TIM_OC1_SetConfig+0x10c>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d00f      	beq.n	80072b8 <TIM_OC1_SetConfig+0x80>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a2b      	ldr	r2, [pc, #172]	; (8007348 <TIM_OC1_SetConfig+0x110>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d00b      	beq.n	80072b8 <TIM_OC1_SetConfig+0x80>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a2a      	ldr	r2, [pc, #168]	; (800734c <TIM_OC1_SetConfig+0x114>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d007      	beq.n	80072b8 <TIM_OC1_SetConfig+0x80>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a29      	ldr	r2, [pc, #164]	; (8007350 <TIM_OC1_SetConfig+0x118>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d003      	beq.n	80072b8 <TIM_OC1_SetConfig+0x80>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	4a28      	ldr	r2, [pc, #160]	; (8007354 <TIM_OC1_SetConfig+0x11c>)
 80072b4:	4293      	cmp	r3, r2
 80072b6:	d10c      	bne.n	80072d2 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	f023 0308 	bic.w	r3, r3, #8
 80072be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	68db      	ldr	r3, [r3, #12]
 80072c4:	697a      	ldr	r2, [r7, #20]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f023 0304 	bic.w	r3, r3, #4
 80072d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4a1b      	ldr	r2, [pc, #108]	; (8007344 <TIM_OC1_SetConfig+0x10c>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d00f      	beq.n	80072fa <TIM_OC1_SetConfig+0xc2>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4a1a      	ldr	r2, [pc, #104]	; (8007348 <TIM_OC1_SetConfig+0x110>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d00b      	beq.n	80072fa <TIM_OC1_SetConfig+0xc2>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	4a19      	ldr	r2, [pc, #100]	; (800734c <TIM_OC1_SetConfig+0x114>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d007      	beq.n	80072fa <TIM_OC1_SetConfig+0xc2>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4a18      	ldr	r2, [pc, #96]	; (8007350 <TIM_OC1_SetConfig+0x118>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d003      	beq.n	80072fa <TIM_OC1_SetConfig+0xc2>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4a17      	ldr	r2, [pc, #92]	; (8007354 <TIM_OC1_SetConfig+0x11c>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d111      	bne.n	800731e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	695b      	ldr	r3, [r3, #20]
 800730e:	693a      	ldr	r2, [r7, #16]
 8007310:	4313      	orrs	r3, r2
 8007312:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	699b      	ldr	r3, [r3, #24]
 8007318:	693a      	ldr	r2, [r7, #16]
 800731a:	4313      	orrs	r3, r2
 800731c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	68fa      	ldr	r2, [r7, #12]
 8007328:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	697a      	ldr	r2, [r7, #20]
 8007336:	621a      	str	r2, [r3, #32]
}
 8007338:	bf00      	nop
 800733a:	371c      	adds	r7, #28
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr
 8007344:	40012c00 	.word	0x40012c00
 8007348:	40013400 	.word	0x40013400
 800734c:	40014000 	.word	0x40014000
 8007350:	40014400 	.word	0x40014400
 8007354:	40014800 	.word	0x40014800

08007358 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007358:	b480      	push	{r7}
 800735a:	b087      	sub	sp, #28
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
 8007360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6a1b      	ldr	r3, [r3, #32]
 8007366:	f023 0210 	bic.w	r2, r3, #16
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	6a1b      	ldr	r3, [r3, #32]
 8007372:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	699b      	ldr	r3, [r3, #24]
 800737e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007386:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800738a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007392:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	021b      	lsls	r3, r3, #8
 800739a:	68fa      	ldr	r2, [r7, #12]
 800739c:	4313      	orrs	r3, r2
 800739e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	f023 0320 	bic.w	r3, r3, #32
 80073a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073a8:	683b      	ldr	r3, [r7, #0]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	011b      	lsls	r3, r3, #4
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	4313      	orrs	r3, r2
 80073b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a28      	ldr	r2, [pc, #160]	; (8007458 <TIM_OC2_SetConfig+0x100>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d003      	beq.n	80073c4 <TIM_OC2_SetConfig+0x6c>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a27      	ldr	r2, [pc, #156]	; (800745c <TIM_OC2_SetConfig+0x104>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d10d      	bne.n	80073e0 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80073ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	011b      	lsls	r3, r3, #4
 80073d2:	697a      	ldr	r2, [r7, #20]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80073de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	4a1d      	ldr	r2, [pc, #116]	; (8007458 <TIM_OC2_SetConfig+0x100>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d00f      	beq.n	8007408 <TIM_OC2_SetConfig+0xb0>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a1c      	ldr	r2, [pc, #112]	; (800745c <TIM_OC2_SetConfig+0x104>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d00b      	beq.n	8007408 <TIM_OC2_SetConfig+0xb0>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	4a1b      	ldr	r2, [pc, #108]	; (8007460 <TIM_OC2_SetConfig+0x108>)
 80073f4:	4293      	cmp	r3, r2
 80073f6:	d007      	beq.n	8007408 <TIM_OC2_SetConfig+0xb0>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a1a      	ldr	r2, [pc, #104]	; (8007464 <TIM_OC2_SetConfig+0x10c>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d003      	beq.n	8007408 <TIM_OC2_SetConfig+0xb0>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a19      	ldr	r2, [pc, #100]	; (8007468 <TIM_OC2_SetConfig+0x110>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d113      	bne.n	8007430 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007408:	693b      	ldr	r3, [r7, #16]
 800740a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800740e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007416:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	693a      	ldr	r2, [r7, #16]
 8007420:	4313      	orrs	r3, r2
 8007422:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	699b      	ldr	r3, [r3, #24]
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	693a      	ldr	r2, [r7, #16]
 800742c:	4313      	orrs	r3, r2
 800742e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	693a      	ldr	r2, [r7, #16]
 8007434:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	68fa      	ldr	r2, [r7, #12]
 800743a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	685a      	ldr	r2, [r3, #4]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	621a      	str	r2, [r3, #32]
}
 800744a:	bf00      	nop
 800744c:	371c      	adds	r7, #28
 800744e:	46bd      	mov	sp, r7
 8007450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007454:	4770      	bx	lr
 8007456:	bf00      	nop
 8007458:	40012c00 	.word	0x40012c00
 800745c:	40013400 	.word	0x40013400
 8007460:	40014000 	.word	0x40014000
 8007464:	40014400 	.word	0x40014400
 8007468:	40014800 	.word	0x40014800

0800746c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800746c:	b480      	push	{r7}
 800746e:	b087      	sub	sp, #28
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6a1b      	ldr	r3, [r3, #32]
 800747a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a1b      	ldr	r3, [r3, #32]
 8007486:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	69db      	ldr	r3, [r3, #28]
 8007492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800749a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800749e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f023 0303 	bic.w	r3, r3, #3
 80074a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68fa      	ldr	r2, [r7, #12]
 80074ae:	4313      	orrs	r3, r2
 80074b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80074b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	021b      	lsls	r3, r3, #8
 80074c0:	697a      	ldr	r2, [r7, #20]
 80074c2:	4313      	orrs	r3, r2
 80074c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a27      	ldr	r2, [pc, #156]	; (8007568 <TIM_OC3_SetConfig+0xfc>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d003      	beq.n	80074d6 <TIM_OC3_SetConfig+0x6a>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a26      	ldr	r2, [pc, #152]	; (800756c <TIM_OC3_SetConfig+0x100>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d10d      	bne.n	80074f2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80074dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	021b      	lsls	r3, r3, #8
 80074e4:	697a      	ldr	r2, [r7, #20]
 80074e6:	4313      	orrs	r3, r2
 80074e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80074f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a1c      	ldr	r2, [pc, #112]	; (8007568 <TIM_OC3_SetConfig+0xfc>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d00f      	beq.n	800751a <TIM_OC3_SetConfig+0xae>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a1b      	ldr	r2, [pc, #108]	; (800756c <TIM_OC3_SetConfig+0x100>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d00b      	beq.n	800751a <TIM_OC3_SetConfig+0xae>
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a1a      	ldr	r2, [pc, #104]	; (8007570 <TIM_OC3_SetConfig+0x104>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d007      	beq.n	800751a <TIM_OC3_SetConfig+0xae>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a19      	ldr	r2, [pc, #100]	; (8007574 <TIM_OC3_SetConfig+0x108>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d003      	beq.n	800751a <TIM_OC3_SetConfig+0xae>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a18      	ldr	r2, [pc, #96]	; (8007578 <TIM_OC3_SetConfig+0x10c>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d113      	bne.n	8007542 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007520:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007528:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	695b      	ldr	r3, [r3, #20]
 800752e:	011b      	lsls	r3, r3, #4
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	4313      	orrs	r3, r2
 8007534:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	699b      	ldr	r3, [r3, #24]
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	4313      	orrs	r3, r2
 8007540:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	693a      	ldr	r2, [r7, #16]
 8007546:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	68fa      	ldr	r2, [r7, #12]
 800754c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	697a      	ldr	r2, [r7, #20]
 800755a:	621a      	str	r2, [r3, #32]
}
 800755c:	bf00      	nop
 800755e:	371c      	adds	r7, #28
 8007560:	46bd      	mov	sp, r7
 8007562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007566:	4770      	bx	lr
 8007568:	40012c00 	.word	0x40012c00
 800756c:	40013400 	.word	0x40013400
 8007570:	40014000 	.word	0x40014000
 8007574:	40014400 	.word	0x40014400
 8007578:	40014800 	.word	0x40014800

0800757c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800757c:	b480      	push	{r7}
 800757e:	b087      	sub	sp, #28
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
 8007584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6a1b      	ldr	r3, [r3, #32]
 800758a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	021b      	lsls	r3, r3, #8
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80075ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	031b      	lsls	r3, r3, #12
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a28      	ldr	r2, [pc, #160]	; (800767c <TIM_OC4_SetConfig+0x100>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d003      	beq.n	80075e8 <TIM_OC4_SetConfig+0x6c>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a27      	ldr	r2, [pc, #156]	; (8007680 <TIM_OC4_SetConfig+0x104>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d10d      	bne.n	8007604 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80075ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	031b      	lsls	r3, r3, #12
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007602:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a1d      	ldr	r2, [pc, #116]	; (800767c <TIM_OC4_SetConfig+0x100>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d00f      	beq.n	800762c <TIM_OC4_SetConfig+0xb0>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a1c      	ldr	r2, [pc, #112]	; (8007680 <TIM_OC4_SetConfig+0x104>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d00b      	beq.n	800762c <TIM_OC4_SetConfig+0xb0>
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	4a1b      	ldr	r2, [pc, #108]	; (8007684 <TIM_OC4_SetConfig+0x108>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d007      	beq.n	800762c <TIM_OC4_SetConfig+0xb0>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	4a1a      	ldr	r2, [pc, #104]	; (8007688 <TIM_OC4_SetConfig+0x10c>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d003      	beq.n	800762c <TIM_OC4_SetConfig+0xb0>
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a19      	ldr	r2, [pc, #100]	; (800768c <TIM_OC4_SetConfig+0x110>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d113      	bne.n	8007654 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007632:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800763a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	695b      	ldr	r3, [r3, #20]
 8007640:	019b      	lsls	r3, r3, #6
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	4313      	orrs	r3, r2
 8007646:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	699b      	ldr	r3, [r3, #24]
 800764c:	019b      	lsls	r3, r3, #6
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	4313      	orrs	r3, r2
 8007652:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	693a      	ldr	r2, [r7, #16]
 8007658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	68fa      	ldr	r2, [r7, #12]
 800765e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	697a      	ldr	r2, [r7, #20]
 800766c:	621a      	str	r2, [r3, #32]
}
 800766e:	bf00      	nop
 8007670:	371c      	adds	r7, #28
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr
 800767a:	bf00      	nop
 800767c:	40012c00 	.word	0x40012c00
 8007680:	40013400 	.word	0x40013400
 8007684:	40014000 	.word	0x40014000
 8007688:	40014400 	.word	0x40014400
 800768c:	40014800 	.word	0x40014800

08007690 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6a1b      	ldr	r3, [r3, #32]
 800769e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a1b      	ldr	r3, [r3, #32]
 80076aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80076d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	041b      	lsls	r3, r3, #16
 80076dc:	693a      	ldr	r2, [r7, #16]
 80076de:	4313      	orrs	r3, r2
 80076e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a17      	ldr	r2, [pc, #92]	; (8007744 <TIM_OC5_SetConfig+0xb4>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d00f      	beq.n	800770a <TIM_OC5_SetConfig+0x7a>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a16      	ldr	r2, [pc, #88]	; (8007748 <TIM_OC5_SetConfig+0xb8>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d00b      	beq.n	800770a <TIM_OC5_SetConfig+0x7a>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a15      	ldr	r2, [pc, #84]	; (800774c <TIM_OC5_SetConfig+0xbc>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d007      	beq.n	800770a <TIM_OC5_SetConfig+0x7a>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a14      	ldr	r2, [pc, #80]	; (8007750 <TIM_OC5_SetConfig+0xc0>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d003      	beq.n	800770a <TIM_OC5_SetConfig+0x7a>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a13      	ldr	r2, [pc, #76]	; (8007754 <TIM_OC5_SetConfig+0xc4>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d109      	bne.n	800771e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007710:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007712:	683b      	ldr	r3, [r7, #0]
 8007714:	695b      	ldr	r3, [r3, #20]
 8007716:	021b      	lsls	r3, r3, #8
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	4313      	orrs	r3, r2
 800771c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	697a      	ldr	r2, [r7, #20]
 8007722:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	685a      	ldr	r2, [r3, #4]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	621a      	str	r2, [r3, #32]
}
 8007738:	bf00      	nop
 800773a:	371c      	adds	r7, #28
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr
 8007744:	40012c00 	.word	0x40012c00
 8007748:	40013400 	.word	0x40013400
 800774c:	40014000 	.word	0x40014000
 8007750:	40014400 	.word	0x40014400
 8007754:	40014800 	.word	0x40014800

08007758 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007758:	b480      	push	{r7}
 800775a:	b087      	sub	sp, #28
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a1b      	ldr	r3, [r3, #32]
 8007766:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a1b      	ldr	r3, [r3, #32]
 8007772:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800777e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007786:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800778a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	021b      	lsls	r3, r3, #8
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800779e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	051b      	lsls	r3, r3, #20
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a18      	ldr	r2, [pc, #96]	; (8007810 <TIM_OC6_SetConfig+0xb8>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d00f      	beq.n	80077d4 <TIM_OC6_SetConfig+0x7c>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a17      	ldr	r2, [pc, #92]	; (8007814 <TIM_OC6_SetConfig+0xbc>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d00b      	beq.n	80077d4 <TIM_OC6_SetConfig+0x7c>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a16      	ldr	r2, [pc, #88]	; (8007818 <TIM_OC6_SetConfig+0xc0>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d007      	beq.n	80077d4 <TIM_OC6_SetConfig+0x7c>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	4a15      	ldr	r2, [pc, #84]	; (800781c <TIM_OC6_SetConfig+0xc4>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d003      	beq.n	80077d4 <TIM_OC6_SetConfig+0x7c>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4a14      	ldr	r2, [pc, #80]	; (8007820 <TIM_OC6_SetConfig+0xc8>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d109      	bne.n	80077e8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80077da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	695b      	ldr	r3, [r3, #20]
 80077e0:	029b      	lsls	r3, r3, #10
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	697a      	ldr	r2, [r7, #20]
 80077ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	685a      	ldr	r2, [r3, #4]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	621a      	str	r2, [r3, #32]
}
 8007802:	bf00      	nop
 8007804:	371c      	adds	r7, #28
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	40012c00 	.word	0x40012c00
 8007814:	40013400 	.word	0x40013400
 8007818:	40014000 	.word	0x40014000
 800781c:	40014400 	.word	0x40014400
 8007820:	40014800 	.word	0x40014800

08007824 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007824:	b480      	push	{r7}
 8007826:	b087      	sub	sp, #28
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6a1b      	ldr	r3, [r3, #32]
 8007834:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	f023 0201 	bic.w	r2, r3, #1
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	699b      	ldr	r3, [r3, #24]
 8007846:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800784e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	011b      	lsls	r3, r3, #4
 8007854:	693a      	ldr	r2, [r7, #16]
 8007856:	4313      	orrs	r3, r2
 8007858:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f023 030a 	bic.w	r3, r3, #10
 8007860:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	4313      	orrs	r3, r2
 8007868:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	697a      	ldr	r2, [r7, #20]
 8007874:	621a      	str	r2, [r3, #32]
}
 8007876:	bf00      	nop
 8007878:	371c      	adds	r7, #28
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr

08007882 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007882:	b480      	push	{r7}
 8007884:	b087      	sub	sp, #28
 8007886:	af00      	add	r7, sp, #0
 8007888:	60f8      	str	r0, [r7, #12]
 800788a:	60b9      	str	r1, [r7, #8]
 800788c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	f023 0210 	bic.w	r2, r3, #16
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	699b      	ldr	r3, [r3, #24]
 800789e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6a1b      	ldr	r3, [r3, #32]
 80078a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80078ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	031b      	lsls	r3, r3, #12
 80078b2:	697a      	ldr	r2, [r7, #20]
 80078b4:	4313      	orrs	r3, r2
 80078b6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80078be:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	011b      	lsls	r3, r3, #4
 80078c4:	693a      	ldr	r2, [r7, #16]
 80078c6:	4313      	orrs	r3, r2
 80078c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	693a      	ldr	r2, [r7, #16]
 80078d4:	621a      	str	r2, [r3, #32]
}
 80078d6:	bf00      	nop
 80078d8:	371c      	adds	r7, #28
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80078e2:	b480      	push	{r7}
 80078e4:	b085      	sub	sp, #20
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
 80078ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80078f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80078fe:	683a      	ldr	r2, [r7, #0]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	4313      	orrs	r3, r2
 8007904:	f043 0307 	orr.w	r3, r3, #7
 8007908:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	609a      	str	r2, [r3, #8]
}
 8007910:	bf00      	nop
 8007912:	3714      	adds	r7, #20
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800791c:	b480      	push	{r7}
 800791e:	b087      	sub	sp, #28
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
 8007928:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007936:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	021a      	lsls	r2, r3, #8
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	431a      	orrs	r2, r3
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	4313      	orrs	r3, r2
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	4313      	orrs	r3, r2
 8007948:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	609a      	str	r2, [r3, #8]
}
 8007950:	bf00      	nop
 8007952:	371c      	adds	r7, #28
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800795c:	b480      	push	{r7}
 800795e:	b087      	sub	sp, #28
 8007960:	af00      	add	r7, sp, #0
 8007962:	60f8      	str	r0, [r7, #12]
 8007964:	60b9      	str	r1, [r7, #8]
 8007966:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	f003 031f 	and.w	r3, r3, #31
 800796e:	2201      	movs	r2, #1
 8007970:	fa02 f303 	lsl.w	r3, r2, r3
 8007974:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	6a1a      	ldr	r2, [r3, #32]
 800797a:	697b      	ldr	r3, [r7, #20]
 800797c:	43db      	mvns	r3, r3
 800797e:	401a      	ands	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	6a1a      	ldr	r2, [r3, #32]
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	f003 031f 	and.w	r3, r3, #31
 800798e:	6879      	ldr	r1, [r7, #4]
 8007990:	fa01 f303 	lsl.w	r3, r1, r3
 8007994:	431a      	orrs	r2, r3
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	621a      	str	r2, [r3, #32]
}
 800799a:	bf00      	nop
 800799c:	371c      	adds	r7, #28
 800799e:	46bd      	mov	sp, r7
 80079a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a4:	4770      	bx	lr
	...

080079a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b085      	sub	sp, #20
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d101      	bne.n	80079c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079bc:	2302      	movs	r3, #2
 80079be:	e065      	b.n	8007a8c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2202      	movs	r2, #2
 80079cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a2c      	ldr	r2, [pc, #176]	; (8007a98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80079e6:	4293      	cmp	r3, r2
 80079e8:	d004      	beq.n	80079f4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4a2b      	ldr	r2, [pc, #172]	; (8007a9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d108      	bne.n	8007a06 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80079fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007a0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68fa      	ldr	r2, [r7, #12]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a1b      	ldr	r2, [pc, #108]	; (8007a98 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d018      	beq.n	8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a36:	d013      	beq.n	8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a18      	ldr	r2, [pc, #96]	; (8007aa0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d00e      	beq.n	8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a17      	ldr	r2, [pc, #92]	; (8007aa4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d009      	beq.n	8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a12      	ldr	r2, [pc, #72]	; (8007a9c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d004      	beq.n	8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	4a13      	ldr	r2, [pc, #76]	; (8007aa8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007a5c:	4293      	cmp	r3, r2
 8007a5e:	d10c      	bne.n	8007a7a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	68ba      	ldr	r2, [r7, #8]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3714      	adds	r7, #20
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr
 8007a98:	40012c00 	.word	0x40012c00
 8007a9c:	40013400 	.word	0x40013400
 8007aa0:	40000400 	.word	0x40000400
 8007aa4:	40000800 	.word	0x40000800
 8007aa8:	40014000 	.word	0x40014000

08007aac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b085      	sub	sp, #20
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d101      	bne.n	8007ac8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007ac4:	2302      	movs	r3, #2
 8007ac6:	e087      	b.n	8007bd8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2201      	movs	r2, #1
 8007acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	68db      	ldr	r3, [r3, #12]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	699b      	ldr	r3, [r3, #24]
 8007b3c:	041b      	lsls	r3, r3, #16
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a27      	ldr	r2, [pc, #156]	; (8007be4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d004      	beq.n	8007b56 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	4a25      	ldr	r2, [pc, #148]	; (8007be8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d106      	bne.n	8007b64 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	4a1e      	ldr	r2, [pc, #120]	; (8007be4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d004      	beq.n	8007b78 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	4a1d      	ldr	r2, [pc, #116]	; (8007be8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d126      	bne.n	8007bc6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007b7e:	683b      	ldr	r3, [r7, #0]
 8007b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b82:	051b      	lsls	r3, r3, #20
 8007b84:	4313      	orrs	r3, r2
 8007b86:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ba0:	4313      	orrs	r3, r2
 8007ba2:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a0e      	ldr	r2, [pc, #56]	; (8007be4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d004      	beq.n	8007bb8 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a0d      	ldr	r2, [pc, #52]	; (8007be8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d106      	bne.n	8007bc6 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68fa      	ldr	r2, [r7, #12]
 8007bcc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3714      	adds	r7, #20
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	40012c00 	.word	0x40012c00
 8007be8:	40013400 	.word	0x40013400

08007bec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b082      	sub	sp, #8
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e042      	b.n	8007c84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d106      	bne.n	8007c16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f7fb f88d 	bl	8002d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2224      	movs	r2, #36	; 0x24
 8007c1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f022 0201 	bic.w	r2, r2, #1
 8007c2c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	f000 fb12 	bl	8008258 <UART_SetConfig>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d101      	bne.n	8007c3e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e022      	b.n	8007c84 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d002      	beq.n	8007c4c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 fdae 	bl	80087a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	685a      	ldr	r2, [r3, #4]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	689a      	ldr	r2, [r3, #8]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681a      	ldr	r2, [r3, #0]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f042 0201 	orr.w	r2, r2, #1
 8007c7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 fe35 	bl	80088ec <UART_CheckIdleState>
 8007c82:	4603      	mov	r3, r0
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3708      	adds	r7, #8
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b085      	sub	sp, #20
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007ca0:	2b20      	cmp	r3, #32
 8007ca2:	d168      	bne.n	8007d76 <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <HAL_UART_Transmit_IT+0x24>
 8007caa:	88fb      	ldrh	r3, [r7, #6]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d101      	bne.n	8007cb4 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e061      	b.n	8007d78 <HAL_UART_Transmit_IT+0xec>
    }

    __HAL_LOCK(huart);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d101      	bne.n	8007cc2 <HAL_UART_Transmit_IT+0x36>
 8007cbe:	2302      	movs	r3, #2
 8007cc0:	e05a      	b.n	8007d78 <HAL_UART_Transmit_IT+0xec>
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	68ba      	ldr	r2, [r7, #8]
 8007cce:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	88fa      	ldrh	r2, [r7, #6]
 8007cd4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	88fa      	ldrh	r2, [r7, #6]
 8007cdc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	671a      	str	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2221      	movs	r2, #33	; 0x21
 8007cf2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007cfa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007cfe:	d11c      	bne.n	8007d3a <HAL_UART_Transmit_IT+0xae>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d08:	d107      	bne.n	8007d1a <HAL_UART_Transmit_IT+0x8e>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d103      	bne.n	8007d1a <HAL_UART_Transmit_IT+0x8e>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	4a1b      	ldr	r2, [pc, #108]	; (8007d84 <HAL_UART_Transmit_IT+0xf8>)
 8007d16:	671a      	str	r2, [r3, #112]	; 0x70
 8007d18:	e002      	b.n	8007d20 <HAL_UART_Transmit_IT+0x94>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	4a1a      	ldr	r2, [pc, #104]	; (8007d88 <HAL_UART_Transmit_IT+0xfc>)
 8007d1e:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2200      	movs	r2, #0
 8007d24:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the TX FIFO threshold interrupt */
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	689a      	ldr	r2, [r3, #8]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8007d36:	609a      	str	r2, [r3, #8]
 8007d38:	e01b      	b.n	8007d72 <HAL_UART_Transmit_IT+0xe6>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d42:	d107      	bne.n	8007d54 <HAL_UART_Transmit_IT+0xc8>
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	691b      	ldr	r3, [r3, #16]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d103      	bne.n	8007d54 <HAL_UART_Transmit_IT+0xc8>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	4a0f      	ldr	r2, [pc, #60]	; (8007d8c <HAL_UART_Transmit_IT+0x100>)
 8007d50:	671a      	str	r2, [r3, #112]	; 0x70
 8007d52:	e002      	b.n	8007d5a <HAL_UART_Transmit_IT+0xce>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	4a0e      	ldr	r2, [pc, #56]	; (8007d90 <HAL_UART_Transmit_IT+0x104>)
 8007d58:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007d70:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8007d72:	2300      	movs	r3, #0
 8007d74:	e000      	b.n	8007d78 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 8007d76:	2302      	movs	r3, #2
  }
}
 8007d78:	4618      	mov	r0, r3
 8007d7a:	3714      	adds	r7, #20
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr
 8007d84:	08008c7b 	.word	0x08008c7b
 8007d88:	08008be1 	.word	0x08008be1
 8007d8c:	08008b63 	.word	0x08008b63
 8007d90:	08008aef 	.word	0x08008aef

08007d94 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b085      	sub	sp, #20
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	4613      	mov	r3, r2
 8007da0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007da8:	2b20      	cmp	r3, #32
 8007daa:	f040 80bc 	bne.w	8007f26 <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d002      	beq.n	8007dba <HAL_UART_Receive_IT+0x26>
 8007db4:	88fb      	ldrh	r3, [r7, #6]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d101      	bne.n	8007dbe <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e0b4      	b.n	8007f28 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d101      	bne.n	8007dcc <HAL_UART_Receive_IT+0x38>
 8007dc8:	2302      	movs	r3, #2
 8007dca:	e0ad      	b.n	8007f28 <HAL_UART_Receive_IT+0x194>
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	68ba      	ldr	r2, [r7, #8]
 8007dd8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	88fa      	ldrh	r2, [r7, #6]
 8007dde:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	88fa      	ldrh	r2, [r7, #6]
 8007de6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	689b      	ldr	r3, [r3, #8]
 8007df4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007df8:	d10e      	bne.n	8007e18 <HAL_UART_Receive_IT+0x84>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d105      	bne.n	8007e0e <HAL_UART_Receive_IT+0x7a>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007e08:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e0c:	e02d      	b.n	8007e6a <HAL_UART_Receive_IT+0xd6>
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	22ff      	movs	r2, #255	; 0xff
 8007e12:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e16:	e028      	b.n	8007e6a <HAL_UART_Receive_IT+0xd6>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d10d      	bne.n	8007e3c <HAL_UART_Receive_IT+0xa8>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	691b      	ldr	r3, [r3, #16]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d104      	bne.n	8007e32 <HAL_UART_Receive_IT+0x9e>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	22ff      	movs	r2, #255	; 0xff
 8007e2c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e30:	e01b      	b.n	8007e6a <HAL_UART_Receive_IT+0xd6>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	227f      	movs	r2, #127	; 0x7f
 8007e36:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e3a:	e016      	b.n	8007e6a <HAL_UART_Receive_IT+0xd6>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e44:	d10d      	bne.n	8007e62 <HAL_UART_Receive_IT+0xce>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d104      	bne.n	8007e58 <HAL_UART_Receive_IT+0xc4>
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	227f      	movs	r2, #127	; 0x7f
 8007e52:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e56:	e008      	b.n	8007e6a <HAL_UART_Receive_IT+0xd6>
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	223f      	movs	r2, #63	; 0x3f
 8007e5c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007e60:	e003      	b.n	8007e6a <HAL_UART_Receive_IT+0xd6>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2222      	movs	r2, #34	; 0x22
 8007e76:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	689a      	ldr	r2, [r3, #8]
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f042 0201 	orr.w	r2, r2, #1
 8007e88:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e92:	d12a      	bne.n	8007eea <HAL_UART_Receive_IT+0x156>
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007e9a:	88fa      	ldrh	r2, [r7, #6]
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d324      	bcc.n	8007eea <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	689b      	ldr	r3, [r3, #8]
 8007ea4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ea8:	d107      	bne.n	8007eba <HAL_UART_Receive_IT+0x126>
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d103      	bne.n	8007eba <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	4a1f      	ldr	r2, [pc, #124]	; (8007f34 <HAL_UART_Receive_IT+0x1a0>)
 8007eb6:	66da      	str	r2, [r3, #108]	; 0x6c
 8007eb8:	e002      	b.n	8007ec0 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	4a1e      	ldr	r2, [pc, #120]	; (8007f38 <HAL_UART_Receive_IT+0x1a4>)
 8007ebe:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2200      	movs	r2, #0
 8007ec4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	681a      	ldr	r2, [r3, #0]
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ed6:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	689a      	ldr	r2, [r3, #8]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007ee6:	609a      	str	r2, [r3, #8]
 8007ee8:	e01b      	b.n	8007f22 <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	689b      	ldr	r3, [r3, #8]
 8007eee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ef2:	d107      	bne.n	8007f04 <HAL_UART_Receive_IT+0x170>
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d103      	bne.n	8007f04 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	4a0f      	ldr	r2, [pc, #60]	; (8007f3c <HAL_UART_Receive_IT+0x1a8>)
 8007f00:	66da      	str	r2, [r3, #108]	; 0x6c
 8007f02:	e002      	b.n	8007f0a <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	4a0e      	ldr	r2, [pc, #56]	; (8007f40 <HAL_UART_Receive_IT+0x1ac>)
 8007f08:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007f20:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8007f22:	2300      	movs	r3, #0
 8007f24:	e000      	b.n	8007f28 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 8007f26:	2302      	movs	r3, #2
  }
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3714      	adds	r7, #20
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr
 8007f34:	08008fb1 	.word	0x08008fb1
 8007f38:	08008ea9 	.word	0x08008ea9
 8007f3c:	08008dfd 	.word	0x08008dfd
 8007f40:	08008d53 	.word	0x08008d53

08007f44 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b088      	sub	sp, #32
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	69db      	ldr	r3, [r3, #28]
 8007f52:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007f64:	69fa      	ldr	r2, [r7, #28]
 8007f66:	f640 030f 	movw	r3, #2063	; 0x80f
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d118      	bne.n	8007fa6 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	f003 0320 	and.w	r3, r3, #32
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d013      	beq.n	8007fa6 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007f7e:	69bb      	ldr	r3, [r7, #24]
 8007f80:	f003 0320 	and.w	r3, r3, #32
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d104      	bne.n	8007f92 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d009      	beq.n	8007fa6 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	f000 8145 	beq.w	8008226 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	4798      	blx	r3
      }
      return;
 8007fa4:	e13f      	b.n	8008226 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f000 80e8 	beq.w	800817e <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007fae:	697a      	ldr	r2, [r7, #20]
 8007fb0:	4ba1      	ldr	r3, [pc, #644]	; (8008238 <HAL_UART_IRQHandler+0x2f4>)
 8007fb2:	4013      	ands	r3, r2
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d105      	bne.n	8007fc4 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007fb8:	69ba      	ldr	r2, [r7, #24]
 8007fba:	4ba0      	ldr	r3, [pc, #640]	; (800823c <HAL_UART_IRQHandler+0x2f8>)
 8007fbc:	4013      	ands	r3, r2
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	f000 80dd 	beq.w	800817e <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	f003 0301 	and.w	r3, r3, #1
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d010      	beq.n	8007ff0 <HAL_UART_IRQHandler+0xac>
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d00b      	beq.n	8007ff0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2201      	movs	r2, #1
 8007fde:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fe6:	f043 0201 	orr.w	r2, r3, #1
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	f003 0302 	and.w	r3, r3, #2
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d010      	beq.n	800801c <HAL_UART_IRQHandler+0xd8>
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	f003 0301 	and.w	r3, r3, #1
 8008000:	2b00      	cmp	r3, #0
 8008002:	d00b      	beq.n	800801c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2202      	movs	r2, #2
 800800a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008012:	f043 0204 	orr.w	r2, r3, #4
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	f003 0304 	and.w	r3, r3, #4
 8008022:	2b00      	cmp	r3, #0
 8008024:	d010      	beq.n	8008048 <HAL_UART_IRQHandler+0x104>
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	f003 0301 	and.w	r3, r3, #1
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	2204      	movs	r2, #4
 8008036:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800803e:	f043 0202 	orr.w	r2, r3, #2
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	f003 0308 	and.w	r3, r3, #8
 800804e:	2b00      	cmp	r3, #0
 8008050:	d015      	beq.n	800807e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008052:	69bb      	ldr	r3, [r7, #24]
 8008054:	f003 0320 	and.w	r3, r3, #32
 8008058:	2b00      	cmp	r3, #0
 800805a:	d104      	bne.n	8008066 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800805c:	697a      	ldr	r2, [r7, #20]
 800805e:	4b76      	ldr	r3, [pc, #472]	; (8008238 <HAL_UART_IRQHandler+0x2f4>)
 8008060:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008062:	2b00      	cmp	r3, #0
 8008064:	d00b      	beq.n	800807e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2208      	movs	r2, #8
 800806c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008074:	f043 0208 	orr.w	r2, r3, #8
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008084:	2b00      	cmp	r3, #0
 8008086:	d011      	beq.n	80080ac <HAL_UART_IRQHandler+0x168>
 8008088:	69bb      	ldr	r3, [r7, #24]
 800808a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00c      	beq.n	80080ac <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800809a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080a2:	f043 0220 	orr.w	r2, r3, #32
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f000 80b9 	beq.w	800822a <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	f003 0320 	and.w	r3, r3, #32
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d011      	beq.n	80080e6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	f003 0320 	and.w	r3, r3, #32
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d104      	bne.n	80080d6 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d007      	beq.n	80080e6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080ec:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080f8:	2b40      	cmp	r3, #64	; 0x40
 80080fa:	d004      	beq.n	8008106 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008102:	2b00      	cmp	r3, #0
 8008104:	d031      	beq.n	800816a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 fcb8 	bl	8008a7c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008116:	2b40      	cmp	r3, #64	; 0x40
 8008118:	d123      	bne.n	8008162 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689a      	ldr	r2, [r3, #8]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008128:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800812e:	2b00      	cmp	r3, #0
 8008130:	d013      	beq.n	800815a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008136:	4a42      	ldr	r2, [pc, #264]	; (8008240 <HAL_UART_IRQHandler+0x2fc>)
 8008138:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800813e:	4618      	mov	r0, r3
 8008140:	f7fc fbf6 	bl	8004930 <HAL_DMA_Abort_IT>
 8008144:	4603      	mov	r3, r0
 8008146:	2b00      	cmp	r3, #0
 8008148:	d017      	beq.n	800817a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800814e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8008154:	4610      	mov	r0, r2
 8008156:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008158:	e00f      	b.n	800817a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800815a:	6878      	ldr	r0, [r7, #4]
 800815c:	f000 f872 	bl	8008244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008160:	e00b      	b.n	800817a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f000 f86e 	bl	8008244 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008168:	e007      	b.n	800817a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 f86a 	bl	8008244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2200      	movs	r2, #0
 8008174:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8008178:	e057      	b.n	800822a <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800817a:	bf00      	nop
    return;
 800817c:	e055      	b.n	800822a <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800817e:	69fb      	ldr	r3, [r7, #28]
 8008180:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d00d      	beq.n	80081a4 <HAL_UART_IRQHandler+0x260>
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800818e:	2b00      	cmp	r3, #0
 8008190:	d008      	beq.n	80081a4 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800819a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f000 ff8b 	bl	80090b8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80081a2:	e045      	b.n	8008230 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80081a4:	69fb      	ldr	r3, [r7, #28]
 80081a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d012      	beq.n	80081d4 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d104      	bne.n	80081c2 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d008      	beq.n	80081d4 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d031      	beq.n	800822e <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	4798      	blx	r3
    }
    return;
 80081d2:	e02c      	b.n	800822e <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d008      	beq.n	80081f0 <HAL_UART_IRQHandler+0x2ac>
 80081de:	69bb      	ldr	r3, [r7, #24]
 80081e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d003      	beq.n	80081f0 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 fd98 	bl	8008d1e <UART_EndTransmit_IT>
    return;
 80081ee:	e01f      	b.n	8008230 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d008      	beq.n	800820c <HAL_UART_IRQHandler+0x2c8>
 80081fa:	69bb      	ldr	r3, [r7, #24]
 80081fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008200:	2b00      	cmp	r3, #0
 8008202:	d003      	beq.n	800820c <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 ff6b 	bl	80090e0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800820a:	e011      	b.n	8008230 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800820c:	69fb      	ldr	r3, [r7, #28]
 800820e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d00c      	beq.n	8008230 <HAL_UART_IRQHandler+0x2ec>
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	2b00      	cmp	r3, #0
 800821a:	da09      	bge.n	8008230 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f000 ff55 	bl	80090cc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008222:	bf00      	nop
 8008224:	e004      	b.n	8008230 <HAL_UART_IRQHandler+0x2ec>
      return;
 8008226:	bf00      	nop
 8008228:	e002      	b.n	8008230 <HAL_UART_IRQHandler+0x2ec>
    return;
 800822a:	bf00      	nop
 800822c:	e000      	b.n	8008230 <HAL_UART_IRQHandler+0x2ec>
    return;
 800822e:	bf00      	nop
  }
}
 8008230:	3720      	adds	r7, #32
 8008232:	46bd      	mov	sp, r7
 8008234:	bd80      	pop	{r7, pc}
 8008236:	bf00      	nop
 8008238:	10000001 	.word	0x10000001
 800823c:	04000120 	.word	0x04000120
 8008240:	08008ac3 	.word	0x08008ac3

08008244 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008244:	b480      	push	{r7}
 8008246:	b083      	sub	sp, #12
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800824c:	bf00      	nop
 800824e:	370c      	adds	r7, #12
 8008250:	46bd      	mov	sp, r7
 8008252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008256:	4770      	bx	lr

08008258 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008258:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800825c:	b088      	sub	sp, #32
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008262:	2300      	movs	r3, #0
 8008264:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	689a      	ldr	r2, [r3, #8]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	431a      	orrs	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	695b      	ldr	r3, [r3, #20]
 8008274:	431a      	orrs	r2, r3
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	69db      	ldr	r3, [r3, #28]
 800827a:	4313      	orrs	r3, r2
 800827c:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008282:	69fa      	ldr	r2, [r7, #28]
 8008284:	4313      	orrs	r3, r2
 8008286:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	4bb0      	ldr	r3, [pc, #704]	; (8008550 <UART_SetConfig+0x2f8>)
 8008290:	4013      	ands	r3, r2
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	6812      	ldr	r2, [r2, #0]
 8008296:	69f9      	ldr	r1, [r7, #28]
 8008298:	430b      	orrs	r3, r1
 800829a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	68da      	ldr	r2, [r3, #12]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	430a      	orrs	r2, r1
 80082b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	699b      	ldr	r3, [r3, #24]
 80082b6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4aa5      	ldr	r2, [pc, #660]	; (8008554 <UART_SetConfig+0x2fc>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d004      	beq.n	80082cc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	6a1b      	ldr	r3, [r3, #32]
 80082c6:	69fa      	ldr	r2, [r7, #28]
 80082c8:	4313      	orrs	r3, r2
 80082ca:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80082d6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80082da:	687a      	ldr	r2, [r7, #4]
 80082dc:	6812      	ldr	r2, [r2, #0]
 80082de:	69f9      	ldr	r1, [r7, #28]
 80082e0:	430b      	orrs	r3, r1
 80082e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ea:	f023 010f 	bic.w	r1, r3, #15
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	430a      	orrs	r2, r1
 80082f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a96      	ldr	r2, [pc, #600]	; (8008558 <UART_SetConfig+0x300>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d121      	bne.n	8008348 <UART_SetConfig+0xf0>
 8008304:	4b95      	ldr	r3, [pc, #596]	; (800855c <UART_SetConfig+0x304>)
 8008306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800830a:	f003 0303 	and.w	r3, r3, #3
 800830e:	2b03      	cmp	r3, #3
 8008310:	d816      	bhi.n	8008340 <UART_SetConfig+0xe8>
 8008312:	a201      	add	r2, pc, #4	; (adr r2, 8008318 <UART_SetConfig+0xc0>)
 8008314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008318:	08008329 	.word	0x08008329
 800831c:	08008335 	.word	0x08008335
 8008320:	0800832f 	.word	0x0800832f
 8008324:	0800833b 	.word	0x0800833b
 8008328:	2301      	movs	r3, #1
 800832a:	76fb      	strb	r3, [r7, #27]
 800832c:	e0be      	b.n	80084ac <UART_SetConfig+0x254>
 800832e:	2302      	movs	r3, #2
 8008330:	76fb      	strb	r3, [r7, #27]
 8008332:	e0bb      	b.n	80084ac <UART_SetConfig+0x254>
 8008334:	2304      	movs	r3, #4
 8008336:	76fb      	strb	r3, [r7, #27]
 8008338:	e0b8      	b.n	80084ac <UART_SetConfig+0x254>
 800833a:	2308      	movs	r3, #8
 800833c:	76fb      	strb	r3, [r7, #27]
 800833e:	e0b5      	b.n	80084ac <UART_SetConfig+0x254>
 8008340:	2310      	movs	r3, #16
 8008342:	76fb      	strb	r3, [r7, #27]
 8008344:	bf00      	nop
 8008346:	e0b1      	b.n	80084ac <UART_SetConfig+0x254>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a84      	ldr	r2, [pc, #528]	; (8008560 <UART_SetConfig+0x308>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d134      	bne.n	80083bc <UART_SetConfig+0x164>
 8008352:	4b82      	ldr	r3, [pc, #520]	; (800855c <UART_SetConfig+0x304>)
 8008354:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008358:	f003 030c 	and.w	r3, r3, #12
 800835c:	2b0c      	cmp	r3, #12
 800835e:	d829      	bhi.n	80083b4 <UART_SetConfig+0x15c>
 8008360:	a201      	add	r2, pc, #4	; (adr r2, 8008368 <UART_SetConfig+0x110>)
 8008362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008366:	bf00      	nop
 8008368:	0800839d 	.word	0x0800839d
 800836c:	080083b5 	.word	0x080083b5
 8008370:	080083b5 	.word	0x080083b5
 8008374:	080083b5 	.word	0x080083b5
 8008378:	080083a9 	.word	0x080083a9
 800837c:	080083b5 	.word	0x080083b5
 8008380:	080083b5 	.word	0x080083b5
 8008384:	080083b5 	.word	0x080083b5
 8008388:	080083a3 	.word	0x080083a3
 800838c:	080083b5 	.word	0x080083b5
 8008390:	080083b5 	.word	0x080083b5
 8008394:	080083b5 	.word	0x080083b5
 8008398:	080083af 	.word	0x080083af
 800839c:	2300      	movs	r3, #0
 800839e:	76fb      	strb	r3, [r7, #27]
 80083a0:	e084      	b.n	80084ac <UART_SetConfig+0x254>
 80083a2:	2302      	movs	r3, #2
 80083a4:	76fb      	strb	r3, [r7, #27]
 80083a6:	e081      	b.n	80084ac <UART_SetConfig+0x254>
 80083a8:	2304      	movs	r3, #4
 80083aa:	76fb      	strb	r3, [r7, #27]
 80083ac:	e07e      	b.n	80084ac <UART_SetConfig+0x254>
 80083ae:	2308      	movs	r3, #8
 80083b0:	76fb      	strb	r3, [r7, #27]
 80083b2:	e07b      	b.n	80084ac <UART_SetConfig+0x254>
 80083b4:	2310      	movs	r3, #16
 80083b6:	76fb      	strb	r3, [r7, #27]
 80083b8:	bf00      	nop
 80083ba:	e077      	b.n	80084ac <UART_SetConfig+0x254>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a68      	ldr	r2, [pc, #416]	; (8008564 <UART_SetConfig+0x30c>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d120      	bne.n	8008408 <UART_SetConfig+0x1b0>
 80083c6:	4b65      	ldr	r3, [pc, #404]	; (800855c <UART_SetConfig+0x304>)
 80083c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80083d0:	2b10      	cmp	r3, #16
 80083d2:	d00f      	beq.n	80083f4 <UART_SetConfig+0x19c>
 80083d4:	2b10      	cmp	r3, #16
 80083d6:	d802      	bhi.n	80083de <UART_SetConfig+0x186>
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d005      	beq.n	80083e8 <UART_SetConfig+0x190>
 80083dc:	e010      	b.n	8008400 <UART_SetConfig+0x1a8>
 80083de:	2b20      	cmp	r3, #32
 80083e0:	d005      	beq.n	80083ee <UART_SetConfig+0x196>
 80083e2:	2b30      	cmp	r3, #48	; 0x30
 80083e4:	d009      	beq.n	80083fa <UART_SetConfig+0x1a2>
 80083e6:	e00b      	b.n	8008400 <UART_SetConfig+0x1a8>
 80083e8:	2300      	movs	r3, #0
 80083ea:	76fb      	strb	r3, [r7, #27]
 80083ec:	e05e      	b.n	80084ac <UART_SetConfig+0x254>
 80083ee:	2302      	movs	r3, #2
 80083f0:	76fb      	strb	r3, [r7, #27]
 80083f2:	e05b      	b.n	80084ac <UART_SetConfig+0x254>
 80083f4:	2304      	movs	r3, #4
 80083f6:	76fb      	strb	r3, [r7, #27]
 80083f8:	e058      	b.n	80084ac <UART_SetConfig+0x254>
 80083fa:	2308      	movs	r3, #8
 80083fc:	76fb      	strb	r3, [r7, #27]
 80083fe:	e055      	b.n	80084ac <UART_SetConfig+0x254>
 8008400:	2310      	movs	r3, #16
 8008402:	76fb      	strb	r3, [r7, #27]
 8008404:	bf00      	nop
 8008406:	e051      	b.n	80084ac <UART_SetConfig+0x254>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a56      	ldr	r2, [pc, #344]	; (8008568 <UART_SetConfig+0x310>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d120      	bne.n	8008454 <UART_SetConfig+0x1fc>
 8008412:	4b52      	ldr	r3, [pc, #328]	; (800855c <UART_SetConfig+0x304>)
 8008414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008418:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800841c:	2b40      	cmp	r3, #64	; 0x40
 800841e:	d00f      	beq.n	8008440 <UART_SetConfig+0x1e8>
 8008420:	2b40      	cmp	r3, #64	; 0x40
 8008422:	d802      	bhi.n	800842a <UART_SetConfig+0x1d2>
 8008424:	2b00      	cmp	r3, #0
 8008426:	d005      	beq.n	8008434 <UART_SetConfig+0x1dc>
 8008428:	e010      	b.n	800844c <UART_SetConfig+0x1f4>
 800842a:	2b80      	cmp	r3, #128	; 0x80
 800842c:	d005      	beq.n	800843a <UART_SetConfig+0x1e2>
 800842e:	2bc0      	cmp	r3, #192	; 0xc0
 8008430:	d009      	beq.n	8008446 <UART_SetConfig+0x1ee>
 8008432:	e00b      	b.n	800844c <UART_SetConfig+0x1f4>
 8008434:	2300      	movs	r3, #0
 8008436:	76fb      	strb	r3, [r7, #27]
 8008438:	e038      	b.n	80084ac <UART_SetConfig+0x254>
 800843a:	2302      	movs	r3, #2
 800843c:	76fb      	strb	r3, [r7, #27]
 800843e:	e035      	b.n	80084ac <UART_SetConfig+0x254>
 8008440:	2304      	movs	r3, #4
 8008442:	76fb      	strb	r3, [r7, #27]
 8008444:	e032      	b.n	80084ac <UART_SetConfig+0x254>
 8008446:	2308      	movs	r3, #8
 8008448:	76fb      	strb	r3, [r7, #27]
 800844a:	e02f      	b.n	80084ac <UART_SetConfig+0x254>
 800844c:	2310      	movs	r3, #16
 800844e:	76fb      	strb	r3, [r7, #27]
 8008450:	bf00      	nop
 8008452:	e02b      	b.n	80084ac <UART_SetConfig+0x254>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	4a3e      	ldr	r2, [pc, #248]	; (8008554 <UART_SetConfig+0x2fc>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d124      	bne.n	80084a8 <UART_SetConfig+0x250>
 800845e:	4b3f      	ldr	r3, [pc, #252]	; (800855c <UART_SetConfig+0x304>)
 8008460:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008464:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008468:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800846c:	d012      	beq.n	8008494 <UART_SetConfig+0x23c>
 800846e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008472:	d802      	bhi.n	800847a <UART_SetConfig+0x222>
 8008474:	2b00      	cmp	r3, #0
 8008476:	d007      	beq.n	8008488 <UART_SetConfig+0x230>
 8008478:	e012      	b.n	80084a0 <UART_SetConfig+0x248>
 800847a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800847e:	d006      	beq.n	800848e <UART_SetConfig+0x236>
 8008480:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008484:	d009      	beq.n	800849a <UART_SetConfig+0x242>
 8008486:	e00b      	b.n	80084a0 <UART_SetConfig+0x248>
 8008488:	2300      	movs	r3, #0
 800848a:	76fb      	strb	r3, [r7, #27]
 800848c:	e00e      	b.n	80084ac <UART_SetConfig+0x254>
 800848e:	2302      	movs	r3, #2
 8008490:	76fb      	strb	r3, [r7, #27]
 8008492:	e00b      	b.n	80084ac <UART_SetConfig+0x254>
 8008494:	2304      	movs	r3, #4
 8008496:	76fb      	strb	r3, [r7, #27]
 8008498:	e008      	b.n	80084ac <UART_SetConfig+0x254>
 800849a:	2308      	movs	r3, #8
 800849c:	76fb      	strb	r3, [r7, #27]
 800849e:	e005      	b.n	80084ac <UART_SetConfig+0x254>
 80084a0:	2310      	movs	r3, #16
 80084a2:	76fb      	strb	r3, [r7, #27]
 80084a4:	bf00      	nop
 80084a6:	e001      	b.n	80084ac <UART_SetConfig+0x254>
 80084a8:	2310      	movs	r3, #16
 80084aa:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a28      	ldr	r2, [pc, #160]	; (8008554 <UART_SetConfig+0x2fc>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	f040 80a1 	bne.w	80085fa <UART_SetConfig+0x3a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80084b8:	7efb      	ldrb	r3, [r7, #27]
 80084ba:	2b08      	cmp	r3, #8
 80084bc:	d823      	bhi.n	8008506 <UART_SetConfig+0x2ae>
 80084be:	a201      	add	r2, pc, #4	; (adr r2, 80084c4 <UART_SetConfig+0x26c>)
 80084c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c4:	080084e9 	.word	0x080084e9
 80084c8:	08008507 	.word	0x08008507
 80084cc:	080084f1 	.word	0x080084f1
 80084d0:	08008507 	.word	0x08008507
 80084d4:	080084f7 	.word	0x080084f7
 80084d8:	08008507 	.word	0x08008507
 80084dc:	08008507 	.word	0x08008507
 80084e0:	08008507 	.word	0x08008507
 80084e4:	080084ff 	.word	0x080084ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084e8:	f7fd ffb6 	bl	8006458 <HAL_RCC_GetPCLK1Freq>
 80084ec:	6178      	str	r0, [r7, #20]
        break;
 80084ee:	e00f      	b.n	8008510 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084f0:	4b1e      	ldr	r3, [pc, #120]	; (800856c <UART_SetConfig+0x314>)
 80084f2:	617b      	str	r3, [r7, #20]
        break;
 80084f4:	e00c      	b.n	8008510 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084f6:	f7fd ff41 	bl	800637c <HAL_RCC_GetSysClockFreq>
 80084fa:	6178      	str	r0, [r7, #20]
        break;
 80084fc:	e008      	b.n	8008510 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008502:	617b      	str	r3, [r7, #20]
        break;
 8008504:	e004      	b.n	8008510 <UART_SetConfig+0x2b8>
      default:
        pclk = 0U;
 8008506:	2300      	movs	r3, #0
 8008508:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	76bb      	strb	r3, [r7, #26]
        break;
 800850e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	2b00      	cmp	r3, #0
 8008514:	f000 8130 	beq.w	8008778 <UART_SetConfig+0x520>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851c:	4a14      	ldr	r2, [pc, #80]	; (8008570 <UART_SetConfig+0x318>)
 800851e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008522:	461a      	mov	r2, r3
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	fbb3 f3f2 	udiv	r3, r3, r2
 800852a:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	685a      	ldr	r2, [r3, #4]
 8008530:	4613      	mov	r3, r2
 8008532:	005b      	lsls	r3, r3, #1
 8008534:	4413      	add	r3, r2
 8008536:	68ba      	ldr	r2, [r7, #8]
 8008538:	429a      	cmp	r2, r3
 800853a:	d305      	bcc.n	8008548 <UART_SetConfig+0x2f0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008542:	68ba      	ldr	r2, [r7, #8]
 8008544:	429a      	cmp	r2, r3
 8008546:	d915      	bls.n	8008574 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8008548:	2301      	movs	r3, #1
 800854a:	76bb      	strb	r3, [r7, #26]
 800854c:	e114      	b.n	8008778 <UART_SetConfig+0x520>
 800854e:	bf00      	nop
 8008550:	cfff69f3 	.word	0xcfff69f3
 8008554:	40008000 	.word	0x40008000
 8008558:	40013800 	.word	0x40013800
 800855c:	40021000 	.word	0x40021000
 8008560:	40004400 	.word	0x40004400
 8008564:	40004800 	.word	0x40004800
 8008568:	40004c00 	.word	0x40004c00
 800856c:	00f42400 	.word	0x00f42400
 8008570:	0800bf24 	.word	0x0800bf24
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	4618      	mov	r0, r3
 8008578:	f04f 0100 	mov.w	r1, #0
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008580:	4a87      	ldr	r2, [pc, #540]	; (80087a0 <UART_SetConfig+0x548>)
 8008582:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008586:	b29b      	uxth	r3, r3
 8008588:	f04f 0400 	mov.w	r4, #0
 800858c:	461a      	mov	r2, r3
 800858e:	4623      	mov	r3, r4
 8008590:	f7f8 fba2 	bl	8000cd8 <__aeabi_uldivmod>
 8008594:	4603      	mov	r3, r0
 8008596:	460c      	mov	r4, r1
 8008598:	4619      	mov	r1, r3
 800859a:	4622      	mov	r2, r4
 800859c:	f04f 0300 	mov.w	r3, #0
 80085a0:	f04f 0400 	mov.w	r4, #0
 80085a4:	0214      	lsls	r4, r2, #8
 80085a6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80085aa:	020b      	lsls	r3, r1, #8
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	6852      	ldr	r2, [r2, #4]
 80085b0:	0852      	lsrs	r2, r2, #1
 80085b2:	4611      	mov	r1, r2
 80085b4:	f04f 0200 	mov.w	r2, #0
 80085b8:	eb13 0b01 	adds.w	fp, r3, r1
 80085bc:	eb44 0c02 	adc.w	ip, r4, r2
 80085c0:	4658      	mov	r0, fp
 80085c2:	4661      	mov	r1, ip
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f04f 0400 	mov.w	r4, #0
 80085cc:	461a      	mov	r2, r3
 80085ce:	4623      	mov	r3, r4
 80085d0:	f7f8 fb82 	bl	8000cd8 <__aeabi_uldivmod>
 80085d4:	4603      	mov	r3, r0
 80085d6:	460c      	mov	r4, r1
 80085d8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80085e0:	d308      	bcc.n	80085f4 <UART_SetConfig+0x39c>
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085e8:	d204      	bcs.n	80085f4 <UART_SetConfig+0x39c>
        {
          huart->Instance->BRR = usartdiv;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	693a      	ldr	r2, [r7, #16]
 80085f0:	60da      	str	r2, [r3, #12]
 80085f2:	e0c1      	b.n	8008778 <UART_SetConfig+0x520>
        }
        else
        {
          ret = HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	76bb      	strb	r3, [r7, #26]
 80085f8:	e0be      	b.n	8008778 <UART_SetConfig+0x520>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	69db      	ldr	r3, [r3, #28]
 80085fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008602:	d164      	bne.n	80086ce <UART_SetConfig+0x476>
  {
    switch (clocksource)
 8008604:	7efb      	ldrb	r3, [r7, #27]
 8008606:	2b08      	cmp	r3, #8
 8008608:	d827      	bhi.n	800865a <UART_SetConfig+0x402>
 800860a:	a201      	add	r2, pc, #4	; (adr r2, 8008610 <UART_SetConfig+0x3b8>)
 800860c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008610:	08008635 	.word	0x08008635
 8008614:	0800863d 	.word	0x0800863d
 8008618:	08008645 	.word	0x08008645
 800861c:	0800865b 	.word	0x0800865b
 8008620:	0800864b 	.word	0x0800864b
 8008624:	0800865b 	.word	0x0800865b
 8008628:	0800865b 	.word	0x0800865b
 800862c:	0800865b 	.word	0x0800865b
 8008630:	08008653 	.word	0x08008653
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008634:	f7fd ff10 	bl	8006458 <HAL_RCC_GetPCLK1Freq>
 8008638:	6178      	str	r0, [r7, #20]
        break;
 800863a:	e013      	b.n	8008664 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800863c:	f7fd ff22 	bl	8006484 <HAL_RCC_GetPCLK2Freq>
 8008640:	6178      	str	r0, [r7, #20]
        break;
 8008642:	e00f      	b.n	8008664 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008644:	4b57      	ldr	r3, [pc, #348]	; (80087a4 <UART_SetConfig+0x54c>)
 8008646:	617b      	str	r3, [r7, #20]
        break;
 8008648:	e00c      	b.n	8008664 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800864a:	f7fd fe97 	bl	800637c <HAL_RCC_GetSysClockFreq>
 800864e:	6178      	str	r0, [r7, #20]
        break;
 8008650:	e008      	b.n	8008664 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008652:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008656:	617b      	str	r3, [r7, #20]
        break;
 8008658:	e004      	b.n	8008664 <UART_SetConfig+0x40c>
      default:
        pclk = 0U;
 800865a:	2300      	movs	r3, #0
 800865c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	76bb      	strb	r3, [r7, #26]
        break;
 8008662:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	2b00      	cmp	r3, #0
 8008668:	f000 8086 	beq.w	8008778 <UART_SetConfig+0x520>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008670:	4a4b      	ldr	r2, [pc, #300]	; (80087a0 <UART_SetConfig+0x548>)
 8008672:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008676:	461a      	mov	r2, r3
 8008678:	697b      	ldr	r3, [r7, #20]
 800867a:	fbb3 f3f2 	udiv	r3, r3, r2
 800867e:	005a      	lsls	r2, r3, #1
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	085b      	lsrs	r3, r3, #1
 8008686:	441a      	add	r2, r3
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008690:	b29b      	uxth	r3, r3
 8008692:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	2b0f      	cmp	r3, #15
 8008698:	d916      	bls.n	80086c8 <UART_SetConfig+0x470>
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80086a0:	d212      	bcs.n	80086c8 <UART_SetConfig+0x470>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	f023 030f 	bic.w	r3, r3, #15
 80086aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	085b      	lsrs	r3, r3, #1
 80086b0:	b29b      	uxth	r3, r3
 80086b2:	f003 0307 	and.w	r3, r3, #7
 80086b6:	b29a      	uxth	r2, r3
 80086b8:	89fb      	ldrh	r3, [r7, #14]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	89fa      	ldrh	r2, [r7, #14]
 80086c4:	60da      	str	r2, [r3, #12]
 80086c6:	e057      	b.n	8008778 <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 80086c8:	2301      	movs	r3, #1
 80086ca:	76bb      	strb	r3, [r7, #26]
 80086cc:	e054      	b.n	8008778 <UART_SetConfig+0x520>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086ce:	7efb      	ldrb	r3, [r7, #27]
 80086d0:	2b08      	cmp	r3, #8
 80086d2:	d828      	bhi.n	8008726 <UART_SetConfig+0x4ce>
 80086d4:	a201      	add	r2, pc, #4	; (adr r2, 80086dc <UART_SetConfig+0x484>)
 80086d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086da:	bf00      	nop
 80086dc:	08008701 	.word	0x08008701
 80086e0:	08008709 	.word	0x08008709
 80086e4:	08008711 	.word	0x08008711
 80086e8:	08008727 	.word	0x08008727
 80086ec:	08008717 	.word	0x08008717
 80086f0:	08008727 	.word	0x08008727
 80086f4:	08008727 	.word	0x08008727
 80086f8:	08008727 	.word	0x08008727
 80086fc:	0800871f 	.word	0x0800871f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008700:	f7fd feaa 	bl	8006458 <HAL_RCC_GetPCLK1Freq>
 8008704:	6178      	str	r0, [r7, #20]
        break;
 8008706:	e013      	b.n	8008730 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008708:	f7fd febc 	bl	8006484 <HAL_RCC_GetPCLK2Freq>
 800870c:	6178      	str	r0, [r7, #20]
        break;
 800870e:	e00f      	b.n	8008730 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008710:	4b24      	ldr	r3, [pc, #144]	; (80087a4 <UART_SetConfig+0x54c>)
 8008712:	617b      	str	r3, [r7, #20]
        break;
 8008714:	e00c      	b.n	8008730 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008716:	f7fd fe31 	bl	800637c <HAL_RCC_GetSysClockFreq>
 800871a:	6178      	str	r0, [r7, #20]
        break;
 800871c:	e008      	b.n	8008730 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800871e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008722:	617b      	str	r3, [r7, #20]
        break;
 8008724:	e004      	b.n	8008730 <UART_SetConfig+0x4d8>
      default:
        pclk = 0U;
 8008726:	2300      	movs	r3, #0
 8008728:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	76bb      	strb	r3, [r7, #26]
        break;
 800872e:	bf00      	nop
    }

    if (pclk != 0U)
 8008730:	697b      	ldr	r3, [r7, #20]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d020      	beq.n	8008778 <UART_SetConfig+0x520>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800873a:	4a19      	ldr	r2, [pc, #100]	; (80087a0 <UART_SetConfig+0x548>)
 800873c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008740:	461a      	mov	r2, r3
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	fbb3 f2f2 	udiv	r2, r3, r2
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	085b      	lsrs	r3, r3, #1
 800874e:	441a      	add	r2, r3
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	fbb2 f3f3 	udiv	r3, r2, r3
 8008758:	b29b      	uxth	r3, r3
 800875a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	2b0f      	cmp	r3, #15
 8008760:	d908      	bls.n	8008774 <UART_SetConfig+0x51c>
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008768:	d204      	bcs.n	8008774 <UART_SetConfig+0x51c>
      {
        huart->Instance->BRR = usartdiv;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	693a      	ldr	r2, [r7, #16]
 8008770:	60da      	str	r2, [r3, #12]
 8008772:	e001      	b.n	8008778 <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2200      	movs	r2, #0
 8008792:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8008794:	7ebb      	ldrb	r3, [r7, #26]
}
 8008796:	4618      	mov	r0, r3
 8008798:	3720      	adds	r7, #32
 800879a:	46bd      	mov	sp, r7
 800879c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80087a0:	0800bf24 	.word	0x0800bf24
 80087a4:	00f42400 	.word	0x00f42400

080087a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d00a      	beq.n	80087d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	430a      	orrs	r2, r1
 80087d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d6:	f003 0302 	and.w	r3, r3, #2
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00a      	beq.n	80087f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	430a      	orrs	r2, r1
 80087f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087f8:	f003 0304 	and.w	r3, r3, #4
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d00a      	beq.n	8008816 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800881a:	f003 0308 	and.w	r3, r3, #8
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00a      	beq.n	8008838 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	685b      	ldr	r3, [r3, #4]
 8008828:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	430a      	orrs	r2, r1
 8008836:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800883c:	f003 0310 	and.w	r3, r3, #16
 8008840:	2b00      	cmp	r3, #0
 8008842:	d00a      	beq.n	800885a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	430a      	orrs	r2, r1
 8008858:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800885e:	f003 0320 	and.w	r3, r3, #32
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00a      	beq.n	800887c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	430a      	orrs	r2, r1
 800887a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008884:	2b00      	cmp	r3, #0
 8008886:	d01a      	beq.n	80088be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	685b      	ldr	r3, [r3, #4]
 800888e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	430a      	orrs	r2, r1
 800889c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80088a6:	d10a      	bne.n	80088be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	430a      	orrs	r2, r1
 80088bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d00a      	beq.n	80088e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	430a      	orrs	r2, r1
 80088de:	605a      	str	r2, [r3, #4]
  }
}
 80088e0:	bf00      	nop
 80088e2:	370c      	adds	r7, #12
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b086      	sub	sp, #24
 80088f0:	af02      	add	r7, sp, #8
 80088f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088fc:	f7fa fbd4 	bl	80030a8 <HAL_GetTick>
 8008900:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 0308 	and.w	r3, r3, #8
 800890c:	2b08      	cmp	r3, #8
 800890e:	d10e      	bne.n	800892e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008910:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008914:	9300      	str	r3, [sp, #0]
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	2200      	movs	r2, #0
 800891a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 f82c 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 8008924:	4603      	mov	r3, r0
 8008926:	2b00      	cmp	r3, #0
 8008928:	d001      	beq.n	800892e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800892a:	2303      	movs	r3, #3
 800892c:	e022      	b.n	8008974 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f003 0304 	and.w	r3, r3, #4
 8008938:	2b04      	cmp	r3, #4
 800893a:	d10e      	bne.n	800895a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800893c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008940:	9300      	str	r3, [sp, #0]
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2200      	movs	r2, #0
 8008946:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 f816 	bl	800897c <UART_WaitOnFlagUntilTimeout>
 8008950:	4603      	mov	r3, r0
 8008952:	2b00      	cmp	r3, #0
 8008954:	d001      	beq.n	800895a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008956:	2303      	movs	r3, #3
 8008958:	e00c      	b.n	8008974 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2220      	movs	r2, #32
 800895e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2220      	movs	r2, #32
 8008966:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008972:	2300      	movs	r3, #0
}
 8008974:	4618      	mov	r0, r3
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	60f8      	str	r0, [r7, #12]
 8008984:	60b9      	str	r1, [r7, #8]
 8008986:	603b      	str	r3, [r7, #0]
 8008988:	4613      	mov	r3, r2
 800898a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800898c:	e062      	b.n	8008a54 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800898e:	69bb      	ldr	r3, [r7, #24]
 8008990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008994:	d05e      	beq.n	8008a54 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008996:	f7fa fb87 	bl	80030a8 <HAL_GetTick>
 800899a:	4602      	mov	r2, r0
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	1ad3      	subs	r3, r2, r3
 80089a0:	69ba      	ldr	r2, [r7, #24]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d302      	bcc.n	80089ac <UART_WaitOnFlagUntilTimeout+0x30>
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d11d      	bne.n	80089e8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80089ba:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	689a      	ldr	r2, [r3, #8]
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f022 0201 	bic.w	r2, r2, #1
 80089ca:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2220      	movs	r2, #32
 80089d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2220      	movs	r2, #32
 80089d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80089e4:	2303      	movs	r3, #3
 80089e6:	e045      	b.n	8008a74 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f003 0304 	and.w	r3, r3, #4
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d02e      	beq.n	8008a54 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	69db      	ldr	r3, [r3, #28]
 80089fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a04:	d126      	bne.n	8008a54 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008a0e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008a1e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	689a      	ldr	r2, [r3, #8]
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f022 0201 	bic.w	r2, r2, #1
 8008a2e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	2220      	movs	r2, #32
 8008a34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	2220      	movs	r2, #32
 8008a3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	2220      	movs	r2, #32
 8008a44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008a50:	2303      	movs	r3, #3
 8008a52:	e00f      	b.n	8008a74 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	69da      	ldr	r2, [r3, #28]
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	bf0c      	ite	eq
 8008a64:	2301      	moveq	r3, #1
 8008a66:	2300      	movne	r3, #0
 8008a68:	b2db      	uxtb	r3, r3
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	79fb      	ldrb	r3, [r7, #7]
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d08d      	beq.n	800898e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a72:	2300      	movs	r3, #0
}
 8008a74:	4618      	mov	r0, r3
 8008a76:	3710      	adds	r7, #16
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	bd80      	pop	{r7, pc}

08008a7c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b083      	sub	sp, #12
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008a92:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	687a      	ldr	r2, [r7, #4]
 8008a9c:	6812      	ldr	r2, [r2, #0]
 8008a9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008aa2:	f023 0301 	bic.w	r3, r3, #1
 8008aa6:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	2220      	movs	r2, #32
 8008aac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8008ab6:	bf00      	nop
 8008ab8:	370c      	adds	r7, #12
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr

08008ac2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ac2:	b580      	push	{r7, lr}
 8008ac4:	b084      	sub	sp, #16
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ace:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	2200      	movs	r2, #0
 8008adc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ae0:	68f8      	ldr	r0, [r7, #12]
 8008ae2:	f7ff fbaf 	bl	8008244 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ae6:	bf00      	nop
 8008ae8:	3710      	adds	r7, #16
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008aee:	b480      	push	{r7}
 8008af0:	b083      	sub	sp, #12
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008afc:	2b21      	cmp	r3, #33	; 0x21
 8008afe:	d12a      	bne.n	8008b56 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d110      	bne.n	8008b2e <UART_TxISR_8BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b1a:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b2a:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008b2c:	e013      	b.n	8008b56 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b32:	781a      	ldrb	r2, [r3, #0]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b3e:	1c5a      	adds	r2, r3, #1
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008b56:	bf00      	nop
 8008b58:	370c      	adds	r7, #12
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr

08008b62 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008b62:	b480      	push	{r7}
 8008b64:	b085      	sub	sp, #20
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b70:	2b21      	cmp	r3, #33	; 0x21
 8008b72:	d12f      	bne.n	8008bd4 <UART_TxISR_16BIT+0x72>
  {
    if (huart->TxXferCount == 0U)
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d110      	bne.n	8008ba2 <UART_TxISR_16BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	681a      	ldr	r2, [r3, #0]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b8e:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b9e:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008ba0:	e018      	b.n	8008bd4 <UART_TxISR_16BIT+0x72>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008ba6:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	881b      	ldrh	r3, [r3, #0]
 8008bac:	461a      	mov	r2, r3
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008bb6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bbc:	1c9a      	adds	r2, r3, #2
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008bc8:	b29b      	uxth	r3, r3
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	b29a      	uxth	r2, r3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8008bd4:	bf00      	nop
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008bee:	2b21      	cmp	r3, #33	; 0x21
 8008bf0:	d13d      	bne.n	8008c6e <UART_TxISR_8BIT_FIFOEN+0x8e>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008bf8:	81fb      	strh	r3, [r7, #14]
 8008bfa:	e035      	b.n	8008c68 <UART_TxISR_8BIT_FIFOEN+0x88>
    {
      if (huart->TxXferCount == 0U)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d111      	bne.n	8008c2c <UART_TxISR_8BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	689a      	ldr	r2, [r3, #8]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8008c16:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c26:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8008c28:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 8008c2a:	e020      	b.n	8008c6e <UART_TxISR_8BIT_FIFOEN+0x8e>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	69db      	ldr	r3, [r3, #28]
 8008c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d013      	beq.n	8008c62 <UART_TxISR_8BIT_FIFOEN+0x82>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c3e:	781a      	ldrb	r2, [r3, #0]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c4a:	1c5a      	adds	r2, r3, #1
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	b29a      	uxth	r2, r3
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008c62:	89fb      	ldrh	r3, [r7, #14]
 8008c64:	3b01      	subs	r3, #1
 8008c66:	81fb      	strh	r3, [r7, #14]
 8008c68:	89fb      	ldrh	r3, [r7, #14]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d1c6      	bne.n	8008bfc <UART_TxISR_8BIT_FIFOEN+0x1c>
}
 8008c6e:	bf00      	nop
 8008c70:	3714      	adds	r7, #20
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr

08008c7a <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008c7a:	b480      	push	{r7}
 8008c7c:	b085      	sub	sp, #20
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c88:	2b21      	cmp	r3, #33	; 0x21
 8008c8a:	d142      	bne.n	8008d12 <UART_TxISR_16BIT_FIFOEN+0x98>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c92:	81fb      	strh	r3, [r7, #14]
 8008c94:	e03a      	b.n	8008d0c <UART_TxISR_16BIT_FIFOEN+0x92>
    {
      if (huart->TxXferCount == 0U)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008c9c:	b29b      	uxth	r3, r3
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d111      	bne.n	8008cc6 <UART_TxISR_16BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	689a      	ldr	r2, [r3, #8]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8008cb0:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cc0:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8008cc2:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 8008cc4:	e025      	b.n	8008d12 <UART_TxISR_16BIT_FIFOEN+0x98>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	69db      	ldr	r3, [r3, #28]
 8008ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d018      	beq.n	8008d06 <UART_TxISR_16BIT_FIFOEN+0x8c>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cd8:	60bb      	str	r3, [r7, #8]
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	881b      	ldrh	r3, [r3, #0]
 8008cde:	461a      	mov	r2, r3
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008ce8:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cee:	1c9a      	adds	r2, r3, #2
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	b29a      	uxth	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8008d06:	89fb      	ldrh	r3, [r7, #14]
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	81fb      	strh	r3, [r7, #14]
 8008d0c:	89fb      	ldrh	r3, [r7, #14]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d1c1      	bne.n	8008c96 <UART_TxISR_16BIT_FIFOEN+0x1c>
}
 8008d12:	bf00      	nop
 8008d14:	3714      	adds	r7, #20
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b082      	sub	sp, #8
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	681a      	ldr	r2, [r3, #0]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008d34:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2220      	movs	r2, #32
 8008d3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f7f8 fd29 	bl	800179c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d4a:	bf00      	nop
 8008d4c:	3708      	adds	r7, #8
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}

08008d52 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b084      	sub	sp, #16
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008d60:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d68:	2b22      	cmp	r3, #34	; 0x22
 8008d6a:	d13b      	bne.n	8008de4 <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d72:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008d74:	89bb      	ldrh	r3, [r7, #12]
 8008d76:	b2d9      	uxtb	r1, r3
 8008d78:	89fb      	ldrh	r3, [r7, #14]
 8008d7a:	b2da      	uxtb	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d80:	400a      	ands	r2, r1
 8008d82:	b2d2      	uxtb	r2, r2
 8008d84:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d8a:	1c5a      	adds	r2, r3, #1
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d122      	bne.n	8008df4 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008dbc:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	689a      	ldr	r2, [r3, #8]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f022 0201 	bic.w	r2, r2, #1
 8008dcc:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	2220      	movs	r2, #32
 8008dd2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f7f8 fced 	bl	80017bc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008de2:	e007      	b.n	8008df4 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	699a      	ldr	r2, [r3, #24]
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f042 0208 	orr.w	r2, r2, #8
 8008df2:	619a      	str	r2, [r3, #24]
}
 8008df4:	bf00      	nop
 8008df6:	3710      	adds	r7, #16
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	bd80      	pop	{r7, pc}

08008dfc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b084      	sub	sp, #16
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008e0a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e12:	2b22      	cmp	r3, #34	; 0x22
 8008e14:	d13b      	bne.n	8008e8e <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e22:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008e24:	89ba      	ldrh	r2, [r7, #12]
 8008e26:	89fb      	ldrh	r3, [r7, #14]
 8008e28:	4013      	ands	r3, r2
 8008e2a:	b29a      	uxth	r2, r3
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e34:	1c9a      	adds	r2, r3, #2
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e40:	b29b      	uxth	r3, r3
 8008e42:	3b01      	subs	r3, #1
 8008e44:	b29a      	uxth	r2, r3
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e52:	b29b      	uxth	r3, r3
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d122      	bne.n	8008e9e <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008e66:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	689a      	ldr	r2, [r3, #8]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f022 0201 	bic.w	r2, r2, #1
 8008e76:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2220      	movs	r2, #32
 8008e7c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f7f8 fc98 	bl	80017bc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008e8c:	e007      	b.n	8008e9e <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	699a      	ldr	r2, [r3, #24]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f042 0208 	orr.w	r2, r2, #8
 8008e9c:	619a      	str	r2, [r3, #24]
}
 8008e9e:	bf00      	nop
 8008ea0:	3710      	adds	r7, #16
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	bd80      	pop	{r7, pc}
	...

08008ea8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b084      	sub	sp, #16
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008eb6:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ebe:	2b22      	cmp	r3, #34	; 0x22
 8008ec0:	d168      	bne.n	8008f94 <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008ec8:	81fb      	strh	r3, [r7, #14]
 8008eca:	e03f      	b.n	8008f4c <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed2:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008ed4:	893b      	ldrh	r3, [r7, #8]
 8008ed6:	b2d9      	uxtb	r1, r3
 8008ed8:	89bb      	ldrh	r3, [r7, #12]
 8008eda:	b2da      	uxtb	r2, r3
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ee0:	400a      	ands	r2, r1
 8008ee2:	b2d2      	uxtb	r2, r2
 8008ee4:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008eea:	1c5a      	adds	r2, r3, #1
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	3b01      	subs	r3, #1
 8008efa:	b29a      	uxth	r2, r3
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d11b      	bne.n	8008f46 <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008f1c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	6812      	ldr	r2, [r2, #0]
 8008f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f2c:	f023 0301 	bic.w	r3, r3, #1
 8008f30:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2220      	movs	r2, #32
 8008f36:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f7f8 fc3b 	bl	80017bc <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8008f46:	89fb      	ldrh	r3, [r7, #14]
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	81fb      	strh	r3, [r7, #14]
 8008f4c:	89fb      	ldrh	r3, [r7, #14]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1bc      	bne.n	8008ecc <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008f58:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008f5a:	897b      	ldrh	r3, [r7, #10]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d021      	beq.n	8008fa4 <UART_RxISR_8BIT_FIFOEN+0xfc>
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008f66:	897a      	ldrh	r2, [r7, #10]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d21b      	bcs.n	8008fa4 <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	689a      	ldr	r2, [r3, #8]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008f7a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a0b      	ldr	r2, [pc, #44]	; (8008fac <UART_RxISR_8BIT_FIFOEN+0x104>)
 8008f80:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f042 0220 	orr.w	r2, r2, #32
 8008f90:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f92:	e007      	b.n	8008fa4 <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	699a      	ldr	r2, [r3, #24]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f042 0208 	orr.w	r2, r2, #8
 8008fa2:	619a      	str	r2, [r3, #24]
}
 8008fa4:	bf00      	nop
 8008fa6:	3710      	adds	r7, #16
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	bd80      	pop	{r7, pc}
 8008fac:	08008d53 	.word	0x08008d53

08008fb0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008fbe:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008fc6:	2b22      	cmp	r3, #34	; 0x22
 8008fc8:	d168      	bne.n	800909c <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008fd0:	82fb      	strh	r3, [r7, #22]
 8008fd2:	e03f      	b.n	8009054 <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fda:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fe0:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008fe2:	8a3a      	ldrh	r2, [r7, #16]
 8008fe4:	8abb      	ldrh	r3, [r7, #20]
 8008fe6:	4013      	ands	r3, r2
 8008fe8:	b29a      	uxth	r2, r3
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ff2:	1c9a      	adds	r2, r3, #2
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ffe:	b29b      	uxth	r3, r3
 8009000:	3b01      	subs	r3, #1
 8009002:	b29a      	uxth	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009010:	b29b      	uxth	r3, r3
 8009012:	2b00      	cmp	r3, #0
 8009014:	d11b      	bne.n	800904e <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009024:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	6812      	ldr	r2, [r2, #0]
 8009030:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009034:	f023 0301 	bic.w	r3, r3, #1
 8009038:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	2220      	movs	r2, #32
 800903e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	2200      	movs	r2, #0
 8009046:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009048:	6878      	ldr	r0, [r7, #4]
 800904a:	f7f8 fbb7 	bl	80017bc <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800904e:	8afb      	ldrh	r3, [r7, #22]
 8009050:	3b01      	subs	r3, #1
 8009052:	82fb      	strh	r3, [r7, #22]
 8009054:	8afb      	ldrh	r3, [r7, #22]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1bc      	bne.n	8008fd4 <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009060:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009062:	8a7b      	ldrh	r3, [r7, #18]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d021      	beq.n	80090ac <UART_RxISR_16BIT_FIFOEN+0xfc>
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800906e:	8a7a      	ldrh	r2, [r7, #18]
 8009070:	429a      	cmp	r2, r3
 8009072:	d21b      	bcs.n	80090ac <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	689a      	ldr	r2, [r3, #8]
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009082:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	4a0b      	ldr	r2, [pc, #44]	; (80090b4 <UART_RxISR_16BIT_FIFOEN+0x104>)
 8009088:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	681a      	ldr	r2, [r3, #0]
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f042 0220 	orr.w	r2, r2, #32
 8009098:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800909a:	e007      	b.n	80090ac <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	699a      	ldr	r2, [r3, #24]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f042 0208 	orr.w	r2, r2, #8
 80090aa:	619a      	str	r2, [r3, #24]
}
 80090ac:	bf00      	nop
 80090ae:	3718      	adds	r7, #24
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	08008dfd 	.word	0x08008dfd

080090b8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b083      	sub	sp, #12
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80090c0:	bf00      	nop
 80090c2:	370c      	adds	r7, #12
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b083      	sub	sp, #12
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80090d4:	bf00      	nop
 80090d6:	370c      	adds	r7, #12
 80090d8:	46bd      	mov	sp, r7
 80090da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090de:	4770      	bx	lr

080090e0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009102:	2b01      	cmp	r3, #1
 8009104:	d101      	bne.n	800910a <HAL_UARTEx_DisableFifoMode+0x16>
 8009106:	2302      	movs	r3, #2
 8009108:	e027      	b.n	800915a <HAL_UARTEx_DisableFifoMode+0x66>
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	2201      	movs	r2, #1
 800910e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2224      	movs	r2, #36	; 0x24
 8009116:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f022 0201 	bic.w	r2, r2, #1
 8009130:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009138:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	2200      	movs	r2, #0
 800913e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	68fa      	ldr	r2, [r7, #12]
 8009146:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2220      	movs	r2, #32
 800914c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009158:	2300      	movs	r3, #0
}
 800915a:	4618      	mov	r0, r3
 800915c:	3714      	adds	r7, #20
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr

08009166 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009166:	b580      	push	{r7, lr}
 8009168:	b084      	sub	sp, #16
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
 800916e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009176:	2b01      	cmp	r3, #1
 8009178:	d101      	bne.n	800917e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800917a:	2302      	movs	r3, #2
 800917c:	e02d      	b.n	80091da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2201      	movs	r2, #1
 8009182:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2224      	movs	r2, #36	; 0x24
 800918a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f022 0201 	bic.w	r2, r2, #1
 80091a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	683a      	ldr	r2, [r7, #0]
 80091b6:	430a      	orrs	r2, r1
 80091b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f850 	bl	8009260 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2220      	movs	r2, #32
 80091cc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3710      	adds	r7, #16
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b084      	sub	sp, #16
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
 80091ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80091f2:	2b01      	cmp	r3, #1
 80091f4:	d101      	bne.n	80091fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80091f6:	2302      	movs	r3, #2
 80091f8:	e02d      	b.n	8009256 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2201      	movs	r2, #1
 80091fe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2224      	movs	r2, #36	; 0x24
 8009206:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f022 0201 	bic.w	r2, r2, #1
 8009220:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	683a      	ldr	r2, [r7, #0]
 8009232:	430a      	orrs	r2, r1
 8009234:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f812 	bl	8009260 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	68fa      	ldr	r2, [r7, #12]
 8009242:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2220      	movs	r2, #32
 8009248:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2200      	movs	r2, #0
 8009250:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009254:	2300      	movs	r3, #0
}
 8009256:	4618      	mov	r0, r3
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
	...

08009260 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009260:	b480      	push	{r7}
 8009262:	b089      	sub	sp, #36	; 0x24
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009268:	4a2f      	ldr	r2, [pc, #188]	; (8009328 <UARTEx_SetNbDataToProcess+0xc8>)
 800926a:	f107 0314 	add.w	r3, r7, #20
 800926e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009272:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009276:	4a2d      	ldr	r2, [pc, #180]	; (800932c <UARTEx_SetNbDataToProcess+0xcc>)
 8009278:	f107 030c 	add.w	r3, r7, #12
 800927c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009280:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009288:	2b00      	cmp	r3, #0
 800928a:	d108      	bne.n	800929e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2201      	movs	r2, #1
 8009290:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	2201      	movs	r2, #1
 8009298:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800929c:	e03d      	b.n	800931a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800929e:	2308      	movs	r3, #8
 80092a0:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80092a2:	2308      	movs	r3, #8
 80092a4:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	689b      	ldr	r3, [r3, #8]
 80092ac:	0e5b      	lsrs	r3, r3, #25
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	f003 0307 	and.w	r3, r3, #7
 80092b4:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	689b      	ldr	r3, [r3, #8]
 80092bc:	0f5b      	lsrs	r3, r3, #29
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	f003 0307 	and.w	r3, r3, #7
 80092c4:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092c6:	7fbb      	ldrb	r3, [r7, #30]
 80092c8:	7f3a      	ldrb	r2, [r7, #28]
 80092ca:	f107 0120 	add.w	r1, r7, #32
 80092ce:	440a      	add	r2, r1
 80092d0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80092d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80092d8:	7f3a      	ldrb	r2, [r7, #28]
 80092da:	f107 0120 	add.w	r1, r7, #32
 80092de:	440a      	add	r2, r1
 80092e0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80092e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80092f0:	7ffb      	ldrb	r3, [r7, #31]
 80092f2:	7f7a      	ldrb	r2, [r7, #29]
 80092f4:	f107 0120 	add.w	r1, r7, #32
 80092f8:	440a      	add	r2, r1
 80092fa:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80092fe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009302:	7f7a      	ldrb	r2, [r7, #29]
 8009304:	f107 0120 	add.w	r1, r7, #32
 8009308:	440a      	add	r2, r1
 800930a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800930e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009312:	b29a      	uxth	r2, r3
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800931a:	bf00      	nop
 800931c:	3724      	adds	r7, #36	; 0x24
 800931e:	46bd      	mov	sp, r7
 8009320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009324:	4770      	bx	lr
 8009326:	bf00      	nop
 8009328:	0800befc 	.word	0x0800befc
 800932c:	0800bf04 	.word	0x0800bf04

08009330 <__errno>:
 8009330:	4b01      	ldr	r3, [pc, #4]	; (8009338 <__errno+0x8>)
 8009332:	6818      	ldr	r0, [r3, #0]
 8009334:	4770      	bx	lr
 8009336:	bf00      	nop
 8009338:	2000002c 	.word	0x2000002c

0800933c <__libc_init_array>:
 800933c:	b570      	push	{r4, r5, r6, lr}
 800933e:	4e0d      	ldr	r6, [pc, #52]	; (8009374 <__libc_init_array+0x38>)
 8009340:	4c0d      	ldr	r4, [pc, #52]	; (8009378 <__libc_init_array+0x3c>)
 8009342:	1ba4      	subs	r4, r4, r6
 8009344:	10a4      	asrs	r4, r4, #2
 8009346:	2500      	movs	r5, #0
 8009348:	42a5      	cmp	r5, r4
 800934a:	d109      	bne.n	8009360 <__libc_init_array+0x24>
 800934c:	4e0b      	ldr	r6, [pc, #44]	; (800937c <__libc_init_array+0x40>)
 800934e:	4c0c      	ldr	r4, [pc, #48]	; (8009380 <__libc_init_array+0x44>)
 8009350:	f002 fb02 	bl	800b958 <_init>
 8009354:	1ba4      	subs	r4, r4, r6
 8009356:	10a4      	asrs	r4, r4, #2
 8009358:	2500      	movs	r5, #0
 800935a:	42a5      	cmp	r5, r4
 800935c:	d105      	bne.n	800936a <__libc_init_array+0x2e>
 800935e:	bd70      	pop	{r4, r5, r6, pc}
 8009360:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009364:	4798      	blx	r3
 8009366:	3501      	adds	r5, #1
 8009368:	e7ee      	b.n	8009348 <__libc_init_array+0xc>
 800936a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800936e:	4798      	blx	r3
 8009370:	3501      	adds	r5, #1
 8009372:	e7f2      	b.n	800935a <__libc_init_array+0x1e>
 8009374:	0800c1a4 	.word	0x0800c1a4
 8009378:	0800c1a4 	.word	0x0800c1a4
 800937c:	0800c1a4 	.word	0x0800c1a4
 8009380:	0800c1a8 	.word	0x0800c1a8

08009384 <memcpy>:
 8009384:	b510      	push	{r4, lr}
 8009386:	1e43      	subs	r3, r0, #1
 8009388:	440a      	add	r2, r1
 800938a:	4291      	cmp	r1, r2
 800938c:	d100      	bne.n	8009390 <memcpy+0xc>
 800938e:	bd10      	pop	{r4, pc}
 8009390:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009394:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009398:	e7f7      	b.n	800938a <memcpy+0x6>

0800939a <memset>:
 800939a:	4402      	add	r2, r0
 800939c:	4603      	mov	r3, r0
 800939e:	4293      	cmp	r3, r2
 80093a0:	d100      	bne.n	80093a4 <memset+0xa>
 80093a2:	4770      	bx	lr
 80093a4:	f803 1b01 	strb.w	r1, [r3], #1
 80093a8:	e7f9      	b.n	800939e <memset+0x4>

080093aa <__cvt>:
 80093aa:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80093ae:	ec55 4b10 	vmov	r4, r5, d0
 80093b2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80093b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80093b8:	2d00      	cmp	r5, #0
 80093ba:	460e      	mov	r6, r1
 80093bc:	4691      	mov	r9, r2
 80093be:	4619      	mov	r1, r3
 80093c0:	bfb8      	it	lt
 80093c2:	4622      	movlt	r2, r4
 80093c4:	462b      	mov	r3, r5
 80093c6:	f027 0720 	bic.w	r7, r7, #32
 80093ca:	bfbb      	ittet	lt
 80093cc:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80093d0:	461d      	movlt	r5, r3
 80093d2:	2300      	movge	r3, #0
 80093d4:	232d      	movlt	r3, #45	; 0x2d
 80093d6:	bfb8      	it	lt
 80093d8:	4614      	movlt	r4, r2
 80093da:	2f46      	cmp	r7, #70	; 0x46
 80093dc:	700b      	strb	r3, [r1, #0]
 80093de:	d004      	beq.n	80093ea <__cvt+0x40>
 80093e0:	2f45      	cmp	r7, #69	; 0x45
 80093e2:	d100      	bne.n	80093e6 <__cvt+0x3c>
 80093e4:	3601      	adds	r6, #1
 80093e6:	2102      	movs	r1, #2
 80093e8:	e000      	b.n	80093ec <__cvt+0x42>
 80093ea:	2103      	movs	r1, #3
 80093ec:	ab03      	add	r3, sp, #12
 80093ee:	9301      	str	r3, [sp, #4]
 80093f0:	ab02      	add	r3, sp, #8
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	4632      	mov	r2, r6
 80093f6:	4653      	mov	r3, sl
 80093f8:	ec45 4b10 	vmov	d0, r4, r5
 80093fc:	f000 fd44 	bl	8009e88 <_dtoa_r>
 8009400:	2f47      	cmp	r7, #71	; 0x47
 8009402:	4680      	mov	r8, r0
 8009404:	d102      	bne.n	800940c <__cvt+0x62>
 8009406:	f019 0f01 	tst.w	r9, #1
 800940a:	d026      	beq.n	800945a <__cvt+0xb0>
 800940c:	2f46      	cmp	r7, #70	; 0x46
 800940e:	eb08 0906 	add.w	r9, r8, r6
 8009412:	d111      	bne.n	8009438 <__cvt+0x8e>
 8009414:	f898 3000 	ldrb.w	r3, [r8]
 8009418:	2b30      	cmp	r3, #48	; 0x30
 800941a:	d10a      	bne.n	8009432 <__cvt+0x88>
 800941c:	2200      	movs	r2, #0
 800941e:	2300      	movs	r3, #0
 8009420:	4620      	mov	r0, r4
 8009422:	4629      	mov	r1, r5
 8009424:	f7f7 fb78 	bl	8000b18 <__aeabi_dcmpeq>
 8009428:	b918      	cbnz	r0, 8009432 <__cvt+0x88>
 800942a:	f1c6 0601 	rsb	r6, r6, #1
 800942e:	f8ca 6000 	str.w	r6, [sl]
 8009432:	f8da 3000 	ldr.w	r3, [sl]
 8009436:	4499      	add	r9, r3
 8009438:	2200      	movs	r2, #0
 800943a:	2300      	movs	r3, #0
 800943c:	4620      	mov	r0, r4
 800943e:	4629      	mov	r1, r5
 8009440:	f7f7 fb6a 	bl	8000b18 <__aeabi_dcmpeq>
 8009444:	b938      	cbnz	r0, 8009456 <__cvt+0xac>
 8009446:	2230      	movs	r2, #48	; 0x30
 8009448:	9b03      	ldr	r3, [sp, #12]
 800944a:	454b      	cmp	r3, r9
 800944c:	d205      	bcs.n	800945a <__cvt+0xb0>
 800944e:	1c59      	adds	r1, r3, #1
 8009450:	9103      	str	r1, [sp, #12]
 8009452:	701a      	strb	r2, [r3, #0]
 8009454:	e7f8      	b.n	8009448 <__cvt+0x9e>
 8009456:	f8cd 900c 	str.w	r9, [sp, #12]
 800945a:	9b03      	ldr	r3, [sp, #12]
 800945c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800945e:	eba3 0308 	sub.w	r3, r3, r8
 8009462:	4640      	mov	r0, r8
 8009464:	6013      	str	r3, [r2, #0]
 8009466:	b004      	add	sp, #16
 8009468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800946c <__exponent>:
 800946c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800946e:	2900      	cmp	r1, #0
 8009470:	4604      	mov	r4, r0
 8009472:	bfba      	itte	lt
 8009474:	4249      	neglt	r1, r1
 8009476:	232d      	movlt	r3, #45	; 0x2d
 8009478:	232b      	movge	r3, #43	; 0x2b
 800947a:	2909      	cmp	r1, #9
 800947c:	f804 2b02 	strb.w	r2, [r4], #2
 8009480:	7043      	strb	r3, [r0, #1]
 8009482:	dd20      	ble.n	80094c6 <__exponent+0x5a>
 8009484:	f10d 0307 	add.w	r3, sp, #7
 8009488:	461f      	mov	r7, r3
 800948a:	260a      	movs	r6, #10
 800948c:	fb91 f5f6 	sdiv	r5, r1, r6
 8009490:	fb06 1115 	mls	r1, r6, r5, r1
 8009494:	3130      	adds	r1, #48	; 0x30
 8009496:	2d09      	cmp	r5, #9
 8009498:	f803 1c01 	strb.w	r1, [r3, #-1]
 800949c:	f103 32ff 	add.w	r2, r3, #4294967295
 80094a0:	4629      	mov	r1, r5
 80094a2:	dc09      	bgt.n	80094b8 <__exponent+0x4c>
 80094a4:	3130      	adds	r1, #48	; 0x30
 80094a6:	3b02      	subs	r3, #2
 80094a8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80094ac:	42bb      	cmp	r3, r7
 80094ae:	4622      	mov	r2, r4
 80094b0:	d304      	bcc.n	80094bc <__exponent+0x50>
 80094b2:	1a10      	subs	r0, r2, r0
 80094b4:	b003      	add	sp, #12
 80094b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094b8:	4613      	mov	r3, r2
 80094ba:	e7e7      	b.n	800948c <__exponent+0x20>
 80094bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094c0:	f804 2b01 	strb.w	r2, [r4], #1
 80094c4:	e7f2      	b.n	80094ac <__exponent+0x40>
 80094c6:	2330      	movs	r3, #48	; 0x30
 80094c8:	4419      	add	r1, r3
 80094ca:	7083      	strb	r3, [r0, #2]
 80094cc:	1d02      	adds	r2, r0, #4
 80094ce:	70c1      	strb	r1, [r0, #3]
 80094d0:	e7ef      	b.n	80094b2 <__exponent+0x46>
	...

080094d4 <_printf_float>:
 80094d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d8:	b08d      	sub	sp, #52	; 0x34
 80094da:	460c      	mov	r4, r1
 80094dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80094e0:	4616      	mov	r6, r2
 80094e2:	461f      	mov	r7, r3
 80094e4:	4605      	mov	r5, r0
 80094e6:	f001 fa87 	bl	800a9f8 <_localeconv_r>
 80094ea:	6803      	ldr	r3, [r0, #0]
 80094ec:	9304      	str	r3, [sp, #16]
 80094ee:	4618      	mov	r0, r3
 80094f0:	f7f6 fe96 	bl	8000220 <strlen>
 80094f4:	2300      	movs	r3, #0
 80094f6:	930a      	str	r3, [sp, #40]	; 0x28
 80094f8:	f8d8 3000 	ldr.w	r3, [r8]
 80094fc:	9005      	str	r0, [sp, #20]
 80094fe:	3307      	adds	r3, #7
 8009500:	f023 0307 	bic.w	r3, r3, #7
 8009504:	f103 0208 	add.w	r2, r3, #8
 8009508:	f894 a018 	ldrb.w	sl, [r4, #24]
 800950c:	f8d4 b000 	ldr.w	fp, [r4]
 8009510:	f8c8 2000 	str.w	r2, [r8]
 8009514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009518:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800951c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009520:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009524:	9307      	str	r3, [sp, #28]
 8009526:	f8cd 8018 	str.w	r8, [sp, #24]
 800952a:	f04f 32ff 	mov.w	r2, #4294967295
 800952e:	4ba7      	ldr	r3, [pc, #668]	; (80097cc <_printf_float+0x2f8>)
 8009530:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009534:	f7f7 fb22 	bl	8000b7c <__aeabi_dcmpun>
 8009538:	bb70      	cbnz	r0, 8009598 <_printf_float+0xc4>
 800953a:	f04f 32ff 	mov.w	r2, #4294967295
 800953e:	4ba3      	ldr	r3, [pc, #652]	; (80097cc <_printf_float+0x2f8>)
 8009540:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009544:	f7f7 fafc 	bl	8000b40 <__aeabi_dcmple>
 8009548:	bb30      	cbnz	r0, 8009598 <_printf_float+0xc4>
 800954a:	2200      	movs	r2, #0
 800954c:	2300      	movs	r3, #0
 800954e:	4640      	mov	r0, r8
 8009550:	4649      	mov	r1, r9
 8009552:	f7f7 faeb 	bl	8000b2c <__aeabi_dcmplt>
 8009556:	b110      	cbz	r0, 800955e <_printf_float+0x8a>
 8009558:	232d      	movs	r3, #45	; 0x2d
 800955a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800955e:	4a9c      	ldr	r2, [pc, #624]	; (80097d0 <_printf_float+0x2fc>)
 8009560:	4b9c      	ldr	r3, [pc, #624]	; (80097d4 <_printf_float+0x300>)
 8009562:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009566:	bf8c      	ite	hi
 8009568:	4690      	movhi	r8, r2
 800956a:	4698      	movls	r8, r3
 800956c:	2303      	movs	r3, #3
 800956e:	f02b 0204 	bic.w	r2, fp, #4
 8009572:	6123      	str	r3, [r4, #16]
 8009574:	6022      	str	r2, [r4, #0]
 8009576:	f04f 0900 	mov.w	r9, #0
 800957a:	9700      	str	r7, [sp, #0]
 800957c:	4633      	mov	r3, r6
 800957e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009580:	4621      	mov	r1, r4
 8009582:	4628      	mov	r0, r5
 8009584:	f000 f9e6 	bl	8009954 <_printf_common>
 8009588:	3001      	adds	r0, #1
 800958a:	f040 808d 	bne.w	80096a8 <_printf_float+0x1d4>
 800958e:	f04f 30ff 	mov.w	r0, #4294967295
 8009592:	b00d      	add	sp, #52	; 0x34
 8009594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009598:	4642      	mov	r2, r8
 800959a:	464b      	mov	r3, r9
 800959c:	4640      	mov	r0, r8
 800959e:	4649      	mov	r1, r9
 80095a0:	f7f7 faec 	bl	8000b7c <__aeabi_dcmpun>
 80095a4:	b110      	cbz	r0, 80095ac <_printf_float+0xd8>
 80095a6:	4a8c      	ldr	r2, [pc, #560]	; (80097d8 <_printf_float+0x304>)
 80095a8:	4b8c      	ldr	r3, [pc, #560]	; (80097dc <_printf_float+0x308>)
 80095aa:	e7da      	b.n	8009562 <_printf_float+0x8e>
 80095ac:	6861      	ldr	r1, [r4, #4]
 80095ae:	1c4b      	adds	r3, r1, #1
 80095b0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80095b4:	a80a      	add	r0, sp, #40	; 0x28
 80095b6:	d13e      	bne.n	8009636 <_printf_float+0x162>
 80095b8:	2306      	movs	r3, #6
 80095ba:	6063      	str	r3, [r4, #4]
 80095bc:	2300      	movs	r3, #0
 80095be:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80095c2:	ab09      	add	r3, sp, #36	; 0x24
 80095c4:	9300      	str	r3, [sp, #0]
 80095c6:	ec49 8b10 	vmov	d0, r8, r9
 80095ca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80095ce:	6022      	str	r2, [r4, #0]
 80095d0:	f8cd a004 	str.w	sl, [sp, #4]
 80095d4:	6861      	ldr	r1, [r4, #4]
 80095d6:	4628      	mov	r0, r5
 80095d8:	f7ff fee7 	bl	80093aa <__cvt>
 80095dc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80095e0:	2b47      	cmp	r3, #71	; 0x47
 80095e2:	4680      	mov	r8, r0
 80095e4:	d109      	bne.n	80095fa <_printf_float+0x126>
 80095e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095e8:	1cd8      	adds	r0, r3, #3
 80095ea:	db02      	blt.n	80095f2 <_printf_float+0x11e>
 80095ec:	6862      	ldr	r2, [r4, #4]
 80095ee:	4293      	cmp	r3, r2
 80095f0:	dd47      	ble.n	8009682 <_printf_float+0x1ae>
 80095f2:	f1aa 0a02 	sub.w	sl, sl, #2
 80095f6:	fa5f fa8a 	uxtb.w	sl, sl
 80095fa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80095fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009600:	d824      	bhi.n	800964c <_printf_float+0x178>
 8009602:	3901      	subs	r1, #1
 8009604:	4652      	mov	r2, sl
 8009606:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800960a:	9109      	str	r1, [sp, #36]	; 0x24
 800960c:	f7ff ff2e 	bl	800946c <__exponent>
 8009610:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009612:	1813      	adds	r3, r2, r0
 8009614:	2a01      	cmp	r2, #1
 8009616:	4681      	mov	r9, r0
 8009618:	6123      	str	r3, [r4, #16]
 800961a:	dc02      	bgt.n	8009622 <_printf_float+0x14e>
 800961c:	6822      	ldr	r2, [r4, #0]
 800961e:	07d1      	lsls	r1, r2, #31
 8009620:	d501      	bpl.n	8009626 <_printf_float+0x152>
 8009622:	3301      	adds	r3, #1
 8009624:	6123      	str	r3, [r4, #16]
 8009626:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800962a:	2b00      	cmp	r3, #0
 800962c:	d0a5      	beq.n	800957a <_printf_float+0xa6>
 800962e:	232d      	movs	r3, #45	; 0x2d
 8009630:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009634:	e7a1      	b.n	800957a <_printf_float+0xa6>
 8009636:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800963a:	f000 8177 	beq.w	800992c <_printf_float+0x458>
 800963e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009642:	d1bb      	bne.n	80095bc <_printf_float+0xe8>
 8009644:	2900      	cmp	r1, #0
 8009646:	d1b9      	bne.n	80095bc <_printf_float+0xe8>
 8009648:	2301      	movs	r3, #1
 800964a:	e7b6      	b.n	80095ba <_printf_float+0xe6>
 800964c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009650:	d119      	bne.n	8009686 <_printf_float+0x1b2>
 8009652:	2900      	cmp	r1, #0
 8009654:	6863      	ldr	r3, [r4, #4]
 8009656:	dd0c      	ble.n	8009672 <_printf_float+0x19e>
 8009658:	6121      	str	r1, [r4, #16]
 800965a:	b913      	cbnz	r3, 8009662 <_printf_float+0x18e>
 800965c:	6822      	ldr	r2, [r4, #0]
 800965e:	07d2      	lsls	r2, r2, #31
 8009660:	d502      	bpl.n	8009668 <_printf_float+0x194>
 8009662:	3301      	adds	r3, #1
 8009664:	440b      	add	r3, r1
 8009666:	6123      	str	r3, [r4, #16]
 8009668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800966a:	65a3      	str	r3, [r4, #88]	; 0x58
 800966c:	f04f 0900 	mov.w	r9, #0
 8009670:	e7d9      	b.n	8009626 <_printf_float+0x152>
 8009672:	b913      	cbnz	r3, 800967a <_printf_float+0x1a6>
 8009674:	6822      	ldr	r2, [r4, #0]
 8009676:	07d0      	lsls	r0, r2, #31
 8009678:	d501      	bpl.n	800967e <_printf_float+0x1aa>
 800967a:	3302      	adds	r3, #2
 800967c:	e7f3      	b.n	8009666 <_printf_float+0x192>
 800967e:	2301      	movs	r3, #1
 8009680:	e7f1      	b.n	8009666 <_printf_float+0x192>
 8009682:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009686:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800968a:	4293      	cmp	r3, r2
 800968c:	db05      	blt.n	800969a <_printf_float+0x1c6>
 800968e:	6822      	ldr	r2, [r4, #0]
 8009690:	6123      	str	r3, [r4, #16]
 8009692:	07d1      	lsls	r1, r2, #31
 8009694:	d5e8      	bpl.n	8009668 <_printf_float+0x194>
 8009696:	3301      	adds	r3, #1
 8009698:	e7e5      	b.n	8009666 <_printf_float+0x192>
 800969a:	2b00      	cmp	r3, #0
 800969c:	bfd4      	ite	le
 800969e:	f1c3 0302 	rsble	r3, r3, #2
 80096a2:	2301      	movgt	r3, #1
 80096a4:	4413      	add	r3, r2
 80096a6:	e7de      	b.n	8009666 <_printf_float+0x192>
 80096a8:	6823      	ldr	r3, [r4, #0]
 80096aa:	055a      	lsls	r2, r3, #21
 80096ac:	d407      	bmi.n	80096be <_printf_float+0x1ea>
 80096ae:	6923      	ldr	r3, [r4, #16]
 80096b0:	4642      	mov	r2, r8
 80096b2:	4631      	mov	r1, r6
 80096b4:	4628      	mov	r0, r5
 80096b6:	47b8      	blx	r7
 80096b8:	3001      	adds	r0, #1
 80096ba:	d12b      	bne.n	8009714 <_printf_float+0x240>
 80096bc:	e767      	b.n	800958e <_printf_float+0xba>
 80096be:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80096c2:	f240 80dc 	bls.w	800987e <_printf_float+0x3aa>
 80096c6:	2200      	movs	r2, #0
 80096c8:	2300      	movs	r3, #0
 80096ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80096ce:	f7f7 fa23 	bl	8000b18 <__aeabi_dcmpeq>
 80096d2:	2800      	cmp	r0, #0
 80096d4:	d033      	beq.n	800973e <_printf_float+0x26a>
 80096d6:	2301      	movs	r3, #1
 80096d8:	4a41      	ldr	r2, [pc, #260]	; (80097e0 <_printf_float+0x30c>)
 80096da:	4631      	mov	r1, r6
 80096dc:	4628      	mov	r0, r5
 80096de:	47b8      	blx	r7
 80096e0:	3001      	adds	r0, #1
 80096e2:	f43f af54 	beq.w	800958e <_printf_float+0xba>
 80096e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80096ea:	429a      	cmp	r2, r3
 80096ec:	db02      	blt.n	80096f4 <_printf_float+0x220>
 80096ee:	6823      	ldr	r3, [r4, #0]
 80096f0:	07d8      	lsls	r0, r3, #31
 80096f2:	d50f      	bpl.n	8009714 <_printf_float+0x240>
 80096f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096f8:	4631      	mov	r1, r6
 80096fa:	4628      	mov	r0, r5
 80096fc:	47b8      	blx	r7
 80096fe:	3001      	adds	r0, #1
 8009700:	f43f af45 	beq.w	800958e <_printf_float+0xba>
 8009704:	f04f 0800 	mov.w	r8, #0
 8009708:	f104 091a 	add.w	r9, r4, #26
 800970c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800970e:	3b01      	subs	r3, #1
 8009710:	4543      	cmp	r3, r8
 8009712:	dc09      	bgt.n	8009728 <_printf_float+0x254>
 8009714:	6823      	ldr	r3, [r4, #0]
 8009716:	079b      	lsls	r3, r3, #30
 8009718:	f100 8103 	bmi.w	8009922 <_printf_float+0x44e>
 800971c:	68e0      	ldr	r0, [r4, #12]
 800971e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009720:	4298      	cmp	r0, r3
 8009722:	bfb8      	it	lt
 8009724:	4618      	movlt	r0, r3
 8009726:	e734      	b.n	8009592 <_printf_float+0xbe>
 8009728:	2301      	movs	r3, #1
 800972a:	464a      	mov	r2, r9
 800972c:	4631      	mov	r1, r6
 800972e:	4628      	mov	r0, r5
 8009730:	47b8      	blx	r7
 8009732:	3001      	adds	r0, #1
 8009734:	f43f af2b 	beq.w	800958e <_printf_float+0xba>
 8009738:	f108 0801 	add.w	r8, r8, #1
 800973c:	e7e6      	b.n	800970c <_printf_float+0x238>
 800973e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009740:	2b00      	cmp	r3, #0
 8009742:	dc2b      	bgt.n	800979c <_printf_float+0x2c8>
 8009744:	2301      	movs	r3, #1
 8009746:	4a26      	ldr	r2, [pc, #152]	; (80097e0 <_printf_float+0x30c>)
 8009748:	4631      	mov	r1, r6
 800974a:	4628      	mov	r0, r5
 800974c:	47b8      	blx	r7
 800974e:	3001      	adds	r0, #1
 8009750:	f43f af1d 	beq.w	800958e <_printf_float+0xba>
 8009754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009756:	b923      	cbnz	r3, 8009762 <_printf_float+0x28e>
 8009758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800975a:	b913      	cbnz	r3, 8009762 <_printf_float+0x28e>
 800975c:	6823      	ldr	r3, [r4, #0]
 800975e:	07d9      	lsls	r1, r3, #31
 8009760:	d5d8      	bpl.n	8009714 <_printf_float+0x240>
 8009762:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009766:	4631      	mov	r1, r6
 8009768:	4628      	mov	r0, r5
 800976a:	47b8      	blx	r7
 800976c:	3001      	adds	r0, #1
 800976e:	f43f af0e 	beq.w	800958e <_printf_float+0xba>
 8009772:	f04f 0900 	mov.w	r9, #0
 8009776:	f104 0a1a 	add.w	sl, r4, #26
 800977a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800977c:	425b      	negs	r3, r3
 800977e:	454b      	cmp	r3, r9
 8009780:	dc01      	bgt.n	8009786 <_printf_float+0x2b2>
 8009782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009784:	e794      	b.n	80096b0 <_printf_float+0x1dc>
 8009786:	2301      	movs	r3, #1
 8009788:	4652      	mov	r2, sl
 800978a:	4631      	mov	r1, r6
 800978c:	4628      	mov	r0, r5
 800978e:	47b8      	blx	r7
 8009790:	3001      	adds	r0, #1
 8009792:	f43f aefc 	beq.w	800958e <_printf_float+0xba>
 8009796:	f109 0901 	add.w	r9, r9, #1
 800979a:	e7ee      	b.n	800977a <_printf_float+0x2a6>
 800979c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800979e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80097a0:	429a      	cmp	r2, r3
 80097a2:	bfa8      	it	ge
 80097a4:	461a      	movge	r2, r3
 80097a6:	2a00      	cmp	r2, #0
 80097a8:	4691      	mov	r9, r2
 80097aa:	dd07      	ble.n	80097bc <_printf_float+0x2e8>
 80097ac:	4613      	mov	r3, r2
 80097ae:	4631      	mov	r1, r6
 80097b0:	4642      	mov	r2, r8
 80097b2:	4628      	mov	r0, r5
 80097b4:	47b8      	blx	r7
 80097b6:	3001      	adds	r0, #1
 80097b8:	f43f aee9 	beq.w	800958e <_printf_float+0xba>
 80097bc:	f104 031a 	add.w	r3, r4, #26
 80097c0:	f04f 0b00 	mov.w	fp, #0
 80097c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097c8:	9306      	str	r3, [sp, #24]
 80097ca:	e015      	b.n	80097f8 <_printf_float+0x324>
 80097cc:	7fefffff 	.word	0x7fefffff
 80097d0:	0800bf40 	.word	0x0800bf40
 80097d4:	0800bf3c 	.word	0x0800bf3c
 80097d8:	0800bf48 	.word	0x0800bf48
 80097dc:	0800bf44 	.word	0x0800bf44
 80097e0:	0800bf4c 	.word	0x0800bf4c
 80097e4:	2301      	movs	r3, #1
 80097e6:	9a06      	ldr	r2, [sp, #24]
 80097e8:	4631      	mov	r1, r6
 80097ea:	4628      	mov	r0, r5
 80097ec:	47b8      	blx	r7
 80097ee:	3001      	adds	r0, #1
 80097f0:	f43f aecd 	beq.w	800958e <_printf_float+0xba>
 80097f4:	f10b 0b01 	add.w	fp, fp, #1
 80097f8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80097fc:	ebaa 0309 	sub.w	r3, sl, r9
 8009800:	455b      	cmp	r3, fp
 8009802:	dcef      	bgt.n	80097e4 <_printf_float+0x310>
 8009804:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009808:	429a      	cmp	r2, r3
 800980a:	44d0      	add	r8, sl
 800980c:	db15      	blt.n	800983a <_printf_float+0x366>
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	07da      	lsls	r2, r3, #31
 8009812:	d412      	bmi.n	800983a <_printf_float+0x366>
 8009814:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009816:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009818:	eba3 020a 	sub.w	r2, r3, sl
 800981c:	eba3 0a01 	sub.w	sl, r3, r1
 8009820:	4592      	cmp	sl, r2
 8009822:	bfa8      	it	ge
 8009824:	4692      	movge	sl, r2
 8009826:	f1ba 0f00 	cmp.w	sl, #0
 800982a:	dc0e      	bgt.n	800984a <_printf_float+0x376>
 800982c:	f04f 0800 	mov.w	r8, #0
 8009830:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009834:	f104 091a 	add.w	r9, r4, #26
 8009838:	e019      	b.n	800986e <_printf_float+0x39a>
 800983a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800983e:	4631      	mov	r1, r6
 8009840:	4628      	mov	r0, r5
 8009842:	47b8      	blx	r7
 8009844:	3001      	adds	r0, #1
 8009846:	d1e5      	bne.n	8009814 <_printf_float+0x340>
 8009848:	e6a1      	b.n	800958e <_printf_float+0xba>
 800984a:	4653      	mov	r3, sl
 800984c:	4642      	mov	r2, r8
 800984e:	4631      	mov	r1, r6
 8009850:	4628      	mov	r0, r5
 8009852:	47b8      	blx	r7
 8009854:	3001      	adds	r0, #1
 8009856:	d1e9      	bne.n	800982c <_printf_float+0x358>
 8009858:	e699      	b.n	800958e <_printf_float+0xba>
 800985a:	2301      	movs	r3, #1
 800985c:	464a      	mov	r2, r9
 800985e:	4631      	mov	r1, r6
 8009860:	4628      	mov	r0, r5
 8009862:	47b8      	blx	r7
 8009864:	3001      	adds	r0, #1
 8009866:	f43f ae92 	beq.w	800958e <_printf_float+0xba>
 800986a:	f108 0801 	add.w	r8, r8, #1
 800986e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009872:	1a9b      	subs	r3, r3, r2
 8009874:	eba3 030a 	sub.w	r3, r3, sl
 8009878:	4543      	cmp	r3, r8
 800987a:	dcee      	bgt.n	800985a <_printf_float+0x386>
 800987c:	e74a      	b.n	8009714 <_printf_float+0x240>
 800987e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009880:	2a01      	cmp	r2, #1
 8009882:	dc01      	bgt.n	8009888 <_printf_float+0x3b4>
 8009884:	07db      	lsls	r3, r3, #31
 8009886:	d53a      	bpl.n	80098fe <_printf_float+0x42a>
 8009888:	2301      	movs	r3, #1
 800988a:	4642      	mov	r2, r8
 800988c:	4631      	mov	r1, r6
 800988e:	4628      	mov	r0, r5
 8009890:	47b8      	blx	r7
 8009892:	3001      	adds	r0, #1
 8009894:	f43f ae7b 	beq.w	800958e <_printf_float+0xba>
 8009898:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800989c:	4631      	mov	r1, r6
 800989e:	4628      	mov	r0, r5
 80098a0:	47b8      	blx	r7
 80098a2:	3001      	adds	r0, #1
 80098a4:	f108 0801 	add.w	r8, r8, #1
 80098a8:	f43f ae71 	beq.w	800958e <_printf_float+0xba>
 80098ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098ae:	2200      	movs	r2, #0
 80098b0:	f103 3aff 	add.w	sl, r3, #4294967295
 80098b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80098b8:	2300      	movs	r3, #0
 80098ba:	f7f7 f92d 	bl	8000b18 <__aeabi_dcmpeq>
 80098be:	b9c8      	cbnz	r0, 80098f4 <_printf_float+0x420>
 80098c0:	4653      	mov	r3, sl
 80098c2:	4642      	mov	r2, r8
 80098c4:	4631      	mov	r1, r6
 80098c6:	4628      	mov	r0, r5
 80098c8:	47b8      	blx	r7
 80098ca:	3001      	adds	r0, #1
 80098cc:	d10e      	bne.n	80098ec <_printf_float+0x418>
 80098ce:	e65e      	b.n	800958e <_printf_float+0xba>
 80098d0:	2301      	movs	r3, #1
 80098d2:	4652      	mov	r2, sl
 80098d4:	4631      	mov	r1, r6
 80098d6:	4628      	mov	r0, r5
 80098d8:	47b8      	blx	r7
 80098da:	3001      	adds	r0, #1
 80098dc:	f43f ae57 	beq.w	800958e <_printf_float+0xba>
 80098e0:	f108 0801 	add.w	r8, r8, #1
 80098e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098e6:	3b01      	subs	r3, #1
 80098e8:	4543      	cmp	r3, r8
 80098ea:	dcf1      	bgt.n	80098d0 <_printf_float+0x3fc>
 80098ec:	464b      	mov	r3, r9
 80098ee:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80098f2:	e6de      	b.n	80096b2 <_printf_float+0x1de>
 80098f4:	f04f 0800 	mov.w	r8, #0
 80098f8:	f104 0a1a 	add.w	sl, r4, #26
 80098fc:	e7f2      	b.n	80098e4 <_printf_float+0x410>
 80098fe:	2301      	movs	r3, #1
 8009900:	e7df      	b.n	80098c2 <_printf_float+0x3ee>
 8009902:	2301      	movs	r3, #1
 8009904:	464a      	mov	r2, r9
 8009906:	4631      	mov	r1, r6
 8009908:	4628      	mov	r0, r5
 800990a:	47b8      	blx	r7
 800990c:	3001      	adds	r0, #1
 800990e:	f43f ae3e 	beq.w	800958e <_printf_float+0xba>
 8009912:	f108 0801 	add.w	r8, r8, #1
 8009916:	68e3      	ldr	r3, [r4, #12]
 8009918:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800991a:	1a9b      	subs	r3, r3, r2
 800991c:	4543      	cmp	r3, r8
 800991e:	dcf0      	bgt.n	8009902 <_printf_float+0x42e>
 8009920:	e6fc      	b.n	800971c <_printf_float+0x248>
 8009922:	f04f 0800 	mov.w	r8, #0
 8009926:	f104 0919 	add.w	r9, r4, #25
 800992a:	e7f4      	b.n	8009916 <_printf_float+0x442>
 800992c:	2900      	cmp	r1, #0
 800992e:	f43f ae8b 	beq.w	8009648 <_printf_float+0x174>
 8009932:	2300      	movs	r3, #0
 8009934:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009938:	ab09      	add	r3, sp, #36	; 0x24
 800993a:	9300      	str	r3, [sp, #0]
 800993c:	ec49 8b10 	vmov	d0, r8, r9
 8009940:	6022      	str	r2, [r4, #0]
 8009942:	f8cd a004 	str.w	sl, [sp, #4]
 8009946:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800994a:	4628      	mov	r0, r5
 800994c:	f7ff fd2d 	bl	80093aa <__cvt>
 8009950:	4680      	mov	r8, r0
 8009952:	e648      	b.n	80095e6 <_printf_float+0x112>

08009954 <_printf_common>:
 8009954:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009958:	4691      	mov	r9, r2
 800995a:	461f      	mov	r7, r3
 800995c:	688a      	ldr	r2, [r1, #8]
 800995e:	690b      	ldr	r3, [r1, #16]
 8009960:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009964:	4293      	cmp	r3, r2
 8009966:	bfb8      	it	lt
 8009968:	4613      	movlt	r3, r2
 800996a:	f8c9 3000 	str.w	r3, [r9]
 800996e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009972:	4606      	mov	r6, r0
 8009974:	460c      	mov	r4, r1
 8009976:	b112      	cbz	r2, 800997e <_printf_common+0x2a>
 8009978:	3301      	adds	r3, #1
 800997a:	f8c9 3000 	str.w	r3, [r9]
 800997e:	6823      	ldr	r3, [r4, #0]
 8009980:	0699      	lsls	r1, r3, #26
 8009982:	bf42      	ittt	mi
 8009984:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009988:	3302      	addmi	r3, #2
 800998a:	f8c9 3000 	strmi.w	r3, [r9]
 800998e:	6825      	ldr	r5, [r4, #0]
 8009990:	f015 0506 	ands.w	r5, r5, #6
 8009994:	d107      	bne.n	80099a6 <_printf_common+0x52>
 8009996:	f104 0a19 	add.w	sl, r4, #25
 800999a:	68e3      	ldr	r3, [r4, #12]
 800999c:	f8d9 2000 	ldr.w	r2, [r9]
 80099a0:	1a9b      	subs	r3, r3, r2
 80099a2:	42ab      	cmp	r3, r5
 80099a4:	dc28      	bgt.n	80099f8 <_printf_common+0xa4>
 80099a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80099aa:	6822      	ldr	r2, [r4, #0]
 80099ac:	3300      	adds	r3, #0
 80099ae:	bf18      	it	ne
 80099b0:	2301      	movne	r3, #1
 80099b2:	0692      	lsls	r2, r2, #26
 80099b4:	d42d      	bmi.n	8009a12 <_printf_common+0xbe>
 80099b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80099ba:	4639      	mov	r1, r7
 80099bc:	4630      	mov	r0, r6
 80099be:	47c0      	blx	r8
 80099c0:	3001      	adds	r0, #1
 80099c2:	d020      	beq.n	8009a06 <_printf_common+0xb2>
 80099c4:	6823      	ldr	r3, [r4, #0]
 80099c6:	68e5      	ldr	r5, [r4, #12]
 80099c8:	f8d9 2000 	ldr.w	r2, [r9]
 80099cc:	f003 0306 	and.w	r3, r3, #6
 80099d0:	2b04      	cmp	r3, #4
 80099d2:	bf08      	it	eq
 80099d4:	1aad      	subeq	r5, r5, r2
 80099d6:	68a3      	ldr	r3, [r4, #8]
 80099d8:	6922      	ldr	r2, [r4, #16]
 80099da:	bf0c      	ite	eq
 80099dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80099e0:	2500      	movne	r5, #0
 80099e2:	4293      	cmp	r3, r2
 80099e4:	bfc4      	itt	gt
 80099e6:	1a9b      	subgt	r3, r3, r2
 80099e8:	18ed      	addgt	r5, r5, r3
 80099ea:	f04f 0900 	mov.w	r9, #0
 80099ee:	341a      	adds	r4, #26
 80099f0:	454d      	cmp	r5, r9
 80099f2:	d11a      	bne.n	8009a2a <_printf_common+0xd6>
 80099f4:	2000      	movs	r0, #0
 80099f6:	e008      	b.n	8009a0a <_printf_common+0xb6>
 80099f8:	2301      	movs	r3, #1
 80099fa:	4652      	mov	r2, sl
 80099fc:	4639      	mov	r1, r7
 80099fe:	4630      	mov	r0, r6
 8009a00:	47c0      	blx	r8
 8009a02:	3001      	adds	r0, #1
 8009a04:	d103      	bne.n	8009a0e <_printf_common+0xba>
 8009a06:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a0e:	3501      	adds	r5, #1
 8009a10:	e7c3      	b.n	800999a <_printf_common+0x46>
 8009a12:	18e1      	adds	r1, r4, r3
 8009a14:	1c5a      	adds	r2, r3, #1
 8009a16:	2030      	movs	r0, #48	; 0x30
 8009a18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a1c:	4422      	add	r2, r4
 8009a1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a26:	3302      	adds	r3, #2
 8009a28:	e7c5      	b.n	80099b6 <_printf_common+0x62>
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	4622      	mov	r2, r4
 8009a2e:	4639      	mov	r1, r7
 8009a30:	4630      	mov	r0, r6
 8009a32:	47c0      	blx	r8
 8009a34:	3001      	adds	r0, #1
 8009a36:	d0e6      	beq.n	8009a06 <_printf_common+0xb2>
 8009a38:	f109 0901 	add.w	r9, r9, #1
 8009a3c:	e7d8      	b.n	80099f0 <_printf_common+0x9c>
	...

08009a40 <_printf_i>:
 8009a40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a44:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009a48:	460c      	mov	r4, r1
 8009a4a:	7e09      	ldrb	r1, [r1, #24]
 8009a4c:	b085      	sub	sp, #20
 8009a4e:	296e      	cmp	r1, #110	; 0x6e
 8009a50:	4617      	mov	r7, r2
 8009a52:	4606      	mov	r6, r0
 8009a54:	4698      	mov	r8, r3
 8009a56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009a58:	f000 80b3 	beq.w	8009bc2 <_printf_i+0x182>
 8009a5c:	d822      	bhi.n	8009aa4 <_printf_i+0x64>
 8009a5e:	2963      	cmp	r1, #99	; 0x63
 8009a60:	d036      	beq.n	8009ad0 <_printf_i+0x90>
 8009a62:	d80a      	bhi.n	8009a7a <_printf_i+0x3a>
 8009a64:	2900      	cmp	r1, #0
 8009a66:	f000 80b9 	beq.w	8009bdc <_printf_i+0x19c>
 8009a6a:	2958      	cmp	r1, #88	; 0x58
 8009a6c:	f000 8083 	beq.w	8009b76 <_printf_i+0x136>
 8009a70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a74:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009a78:	e032      	b.n	8009ae0 <_printf_i+0xa0>
 8009a7a:	2964      	cmp	r1, #100	; 0x64
 8009a7c:	d001      	beq.n	8009a82 <_printf_i+0x42>
 8009a7e:	2969      	cmp	r1, #105	; 0x69
 8009a80:	d1f6      	bne.n	8009a70 <_printf_i+0x30>
 8009a82:	6820      	ldr	r0, [r4, #0]
 8009a84:	6813      	ldr	r3, [r2, #0]
 8009a86:	0605      	lsls	r5, r0, #24
 8009a88:	f103 0104 	add.w	r1, r3, #4
 8009a8c:	d52a      	bpl.n	8009ae4 <_printf_i+0xa4>
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	6011      	str	r1, [r2, #0]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	da03      	bge.n	8009a9e <_printf_i+0x5e>
 8009a96:	222d      	movs	r2, #45	; 0x2d
 8009a98:	425b      	negs	r3, r3
 8009a9a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009a9e:	486f      	ldr	r0, [pc, #444]	; (8009c5c <_printf_i+0x21c>)
 8009aa0:	220a      	movs	r2, #10
 8009aa2:	e039      	b.n	8009b18 <_printf_i+0xd8>
 8009aa4:	2973      	cmp	r1, #115	; 0x73
 8009aa6:	f000 809d 	beq.w	8009be4 <_printf_i+0x1a4>
 8009aaa:	d808      	bhi.n	8009abe <_printf_i+0x7e>
 8009aac:	296f      	cmp	r1, #111	; 0x6f
 8009aae:	d020      	beq.n	8009af2 <_printf_i+0xb2>
 8009ab0:	2970      	cmp	r1, #112	; 0x70
 8009ab2:	d1dd      	bne.n	8009a70 <_printf_i+0x30>
 8009ab4:	6823      	ldr	r3, [r4, #0]
 8009ab6:	f043 0320 	orr.w	r3, r3, #32
 8009aba:	6023      	str	r3, [r4, #0]
 8009abc:	e003      	b.n	8009ac6 <_printf_i+0x86>
 8009abe:	2975      	cmp	r1, #117	; 0x75
 8009ac0:	d017      	beq.n	8009af2 <_printf_i+0xb2>
 8009ac2:	2978      	cmp	r1, #120	; 0x78
 8009ac4:	d1d4      	bne.n	8009a70 <_printf_i+0x30>
 8009ac6:	2378      	movs	r3, #120	; 0x78
 8009ac8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009acc:	4864      	ldr	r0, [pc, #400]	; (8009c60 <_printf_i+0x220>)
 8009ace:	e055      	b.n	8009b7c <_printf_i+0x13c>
 8009ad0:	6813      	ldr	r3, [r2, #0]
 8009ad2:	1d19      	adds	r1, r3, #4
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	6011      	str	r1, [r2, #0]
 8009ad8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009adc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	e08c      	b.n	8009bfe <_printf_i+0x1be>
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	6011      	str	r1, [r2, #0]
 8009ae8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009aec:	bf18      	it	ne
 8009aee:	b21b      	sxthne	r3, r3
 8009af0:	e7cf      	b.n	8009a92 <_printf_i+0x52>
 8009af2:	6813      	ldr	r3, [r2, #0]
 8009af4:	6825      	ldr	r5, [r4, #0]
 8009af6:	1d18      	adds	r0, r3, #4
 8009af8:	6010      	str	r0, [r2, #0]
 8009afa:	0628      	lsls	r0, r5, #24
 8009afc:	d501      	bpl.n	8009b02 <_printf_i+0xc2>
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	e002      	b.n	8009b08 <_printf_i+0xc8>
 8009b02:	0668      	lsls	r0, r5, #25
 8009b04:	d5fb      	bpl.n	8009afe <_printf_i+0xbe>
 8009b06:	881b      	ldrh	r3, [r3, #0]
 8009b08:	4854      	ldr	r0, [pc, #336]	; (8009c5c <_printf_i+0x21c>)
 8009b0a:	296f      	cmp	r1, #111	; 0x6f
 8009b0c:	bf14      	ite	ne
 8009b0e:	220a      	movne	r2, #10
 8009b10:	2208      	moveq	r2, #8
 8009b12:	2100      	movs	r1, #0
 8009b14:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b18:	6865      	ldr	r5, [r4, #4]
 8009b1a:	60a5      	str	r5, [r4, #8]
 8009b1c:	2d00      	cmp	r5, #0
 8009b1e:	f2c0 8095 	blt.w	8009c4c <_printf_i+0x20c>
 8009b22:	6821      	ldr	r1, [r4, #0]
 8009b24:	f021 0104 	bic.w	r1, r1, #4
 8009b28:	6021      	str	r1, [r4, #0]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d13d      	bne.n	8009baa <_printf_i+0x16a>
 8009b2e:	2d00      	cmp	r5, #0
 8009b30:	f040 808e 	bne.w	8009c50 <_printf_i+0x210>
 8009b34:	4665      	mov	r5, ip
 8009b36:	2a08      	cmp	r2, #8
 8009b38:	d10b      	bne.n	8009b52 <_printf_i+0x112>
 8009b3a:	6823      	ldr	r3, [r4, #0]
 8009b3c:	07db      	lsls	r3, r3, #31
 8009b3e:	d508      	bpl.n	8009b52 <_printf_i+0x112>
 8009b40:	6923      	ldr	r3, [r4, #16]
 8009b42:	6862      	ldr	r2, [r4, #4]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	bfde      	ittt	le
 8009b48:	2330      	movle	r3, #48	; 0x30
 8009b4a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009b4e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009b52:	ebac 0305 	sub.w	r3, ip, r5
 8009b56:	6123      	str	r3, [r4, #16]
 8009b58:	f8cd 8000 	str.w	r8, [sp]
 8009b5c:	463b      	mov	r3, r7
 8009b5e:	aa03      	add	r2, sp, #12
 8009b60:	4621      	mov	r1, r4
 8009b62:	4630      	mov	r0, r6
 8009b64:	f7ff fef6 	bl	8009954 <_printf_common>
 8009b68:	3001      	adds	r0, #1
 8009b6a:	d14d      	bne.n	8009c08 <_printf_i+0x1c8>
 8009b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b70:	b005      	add	sp, #20
 8009b72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b76:	4839      	ldr	r0, [pc, #228]	; (8009c5c <_printf_i+0x21c>)
 8009b78:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009b7c:	6813      	ldr	r3, [r2, #0]
 8009b7e:	6821      	ldr	r1, [r4, #0]
 8009b80:	1d1d      	adds	r5, r3, #4
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	6015      	str	r5, [r2, #0]
 8009b86:	060a      	lsls	r2, r1, #24
 8009b88:	d50b      	bpl.n	8009ba2 <_printf_i+0x162>
 8009b8a:	07ca      	lsls	r2, r1, #31
 8009b8c:	bf44      	itt	mi
 8009b8e:	f041 0120 	orrmi.w	r1, r1, #32
 8009b92:	6021      	strmi	r1, [r4, #0]
 8009b94:	b91b      	cbnz	r3, 8009b9e <_printf_i+0x15e>
 8009b96:	6822      	ldr	r2, [r4, #0]
 8009b98:	f022 0220 	bic.w	r2, r2, #32
 8009b9c:	6022      	str	r2, [r4, #0]
 8009b9e:	2210      	movs	r2, #16
 8009ba0:	e7b7      	b.n	8009b12 <_printf_i+0xd2>
 8009ba2:	064d      	lsls	r5, r1, #25
 8009ba4:	bf48      	it	mi
 8009ba6:	b29b      	uxthmi	r3, r3
 8009ba8:	e7ef      	b.n	8009b8a <_printf_i+0x14a>
 8009baa:	4665      	mov	r5, ip
 8009bac:	fbb3 f1f2 	udiv	r1, r3, r2
 8009bb0:	fb02 3311 	mls	r3, r2, r1, r3
 8009bb4:	5cc3      	ldrb	r3, [r0, r3]
 8009bb6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009bba:	460b      	mov	r3, r1
 8009bbc:	2900      	cmp	r1, #0
 8009bbe:	d1f5      	bne.n	8009bac <_printf_i+0x16c>
 8009bc0:	e7b9      	b.n	8009b36 <_printf_i+0xf6>
 8009bc2:	6813      	ldr	r3, [r2, #0]
 8009bc4:	6825      	ldr	r5, [r4, #0]
 8009bc6:	6961      	ldr	r1, [r4, #20]
 8009bc8:	1d18      	adds	r0, r3, #4
 8009bca:	6010      	str	r0, [r2, #0]
 8009bcc:	0628      	lsls	r0, r5, #24
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	d501      	bpl.n	8009bd6 <_printf_i+0x196>
 8009bd2:	6019      	str	r1, [r3, #0]
 8009bd4:	e002      	b.n	8009bdc <_printf_i+0x19c>
 8009bd6:	066a      	lsls	r2, r5, #25
 8009bd8:	d5fb      	bpl.n	8009bd2 <_printf_i+0x192>
 8009bda:	8019      	strh	r1, [r3, #0]
 8009bdc:	2300      	movs	r3, #0
 8009bde:	6123      	str	r3, [r4, #16]
 8009be0:	4665      	mov	r5, ip
 8009be2:	e7b9      	b.n	8009b58 <_printf_i+0x118>
 8009be4:	6813      	ldr	r3, [r2, #0]
 8009be6:	1d19      	adds	r1, r3, #4
 8009be8:	6011      	str	r1, [r2, #0]
 8009bea:	681d      	ldr	r5, [r3, #0]
 8009bec:	6862      	ldr	r2, [r4, #4]
 8009bee:	2100      	movs	r1, #0
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	f7f6 fb1d 	bl	8000230 <memchr>
 8009bf6:	b108      	cbz	r0, 8009bfc <_printf_i+0x1bc>
 8009bf8:	1b40      	subs	r0, r0, r5
 8009bfa:	6060      	str	r0, [r4, #4]
 8009bfc:	6863      	ldr	r3, [r4, #4]
 8009bfe:	6123      	str	r3, [r4, #16]
 8009c00:	2300      	movs	r3, #0
 8009c02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c06:	e7a7      	b.n	8009b58 <_printf_i+0x118>
 8009c08:	6923      	ldr	r3, [r4, #16]
 8009c0a:	462a      	mov	r2, r5
 8009c0c:	4639      	mov	r1, r7
 8009c0e:	4630      	mov	r0, r6
 8009c10:	47c0      	blx	r8
 8009c12:	3001      	adds	r0, #1
 8009c14:	d0aa      	beq.n	8009b6c <_printf_i+0x12c>
 8009c16:	6823      	ldr	r3, [r4, #0]
 8009c18:	079b      	lsls	r3, r3, #30
 8009c1a:	d413      	bmi.n	8009c44 <_printf_i+0x204>
 8009c1c:	68e0      	ldr	r0, [r4, #12]
 8009c1e:	9b03      	ldr	r3, [sp, #12]
 8009c20:	4298      	cmp	r0, r3
 8009c22:	bfb8      	it	lt
 8009c24:	4618      	movlt	r0, r3
 8009c26:	e7a3      	b.n	8009b70 <_printf_i+0x130>
 8009c28:	2301      	movs	r3, #1
 8009c2a:	464a      	mov	r2, r9
 8009c2c:	4639      	mov	r1, r7
 8009c2e:	4630      	mov	r0, r6
 8009c30:	47c0      	blx	r8
 8009c32:	3001      	adds	r0, #1
 8009c34:	d09a      	beq.n	8009b6c <_printf_i+0x12c>
 8009c36:	3501      	adds	r5, #1
 8009c38:	68e3      	ldr	r3, [r4, #12]
 8009c3a:	9a03      	ldr	r2, [sp, #12]
 8009c3c:	1a9b      	subs	r3, r3, r2
 8009c3e:	42ab      	cmp	r3, r5
 8009c40:	dcf2      	bgt.n	8009c28 <_printf_i+0x1e8>
 8009c42:	e7eb      	b.n	8009c1c <_printf_i+0x1dc>
 8009c44:	2500      	movs	r5, #0
 8009c46:	f104 0919 	add.w	r9, r4, #25
 8009c4a:	e7f5      	b.n	8009c38 <_printf_i+0x1f8>
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d1ac      	bne.n	8009baa <_printf_i+0x16a>
 8009c50:	7803      	ldrb	r3, [r0, #0]
 8009c52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c56:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009c5a:	e76c      	b.n	8009b36 <_printf_i+0xf6>
 8009c5c:	0800bf4e 	.word	0x0800bf4e
 8009c60:	0800bf5f 	.word	0x0800bf5f

08009c64 <siprintf>:
 8009c64:	b40e      	push	{r1, r2, r3}
 8009c66:	b500      	push	{lr}
 8009c68:	b09c      	sub	sp, #112	; 0x70
 8009c6a:	ab1d      	add	r3, sp, #116	; 0x74
 8009c6c:	9002      	str	r0, [sp, #8]
 8009c6e:	9006      	str	r0, [sp, #24]
 8009c70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009c74:	4809      	ldr	r0, [pc, #36]	; (8009c9c <siprintf+0x38>)
 8009c76:	9107      	str	r1, [sp, #28]
 8009c78:	9104      	str	r1, [sp, #16]
 8009c7a:	4909      	ldr	r1, [pc, #36]	; (8009ca0 <siprintf+0x3c>)
 8009c7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c80:	9105      	str	r1, [sp, #20]
 8009c82:	6800      	ldr	r0, [r0, #0]
 8009c84:	9301      	str	r3, [sp, #4]
 8009c86:	a902      	add	r1, sp, #8
 8009c88:	f001 fab8 	bl	800b1fc <_svfiprintf_r>
 8009c8c:	9b02      	ldr	r3, [sp, #8]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	701a      	strb	r2, [r3, #0]
 8009c92:	b01c      	add	sp, #112	; 0x70
 8009c94:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c98:	b003      	add	sp, #12
 8009c9a:	4770      	bx	lr
 8009c9c:	2000002c 	.word	0x2000002c
 8009ca0:	ffff0208 	.word	0xffff0208

08009ca4 <strncmp>:
 8009ca4:	b510      	push	{r4, lr}
 8009ca6:	b16a      	cbz	r2, 8009cc4 <strncmp+0x20>
 8009ca8:	3901      	subs	r1, #1
 8009caa:	1884      	adds	r4, r0, r2
 8009cac:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009cb0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d103      	bne.n	8009cc0 <strncmp+0x1c>
 8009cb8:	42a0      	cmp	r0, r4
 8009cba:	d001      	beq.n	8009cc0 <strncmp+0x1c>
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1f5      	bne.n	8009cac <strncmp+0x8>
 8009cc0:	1a98      	subs	r0, r3, r2
 8009cc2:	bd10      	pop	{r4, pc}
 8009cc4:	4610      	mov	r0, r2
 8009cc6:	e7fc      	b.n	8009cc2 <strncmp+0x1e>

08009cc8 <strtok>:
 8009cc8:	4b13      	ldr	r3, [pc, #76]	; (8009d18 <strtok+0x50>)
 8009cca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cce:	681d      	ldr	r5, [r3, #0]
 8009cd0:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8009cd2:	4606      	mov	r6, r0
 8009cd4:	460f      	mov	r7, r1
 8009cd6:	b9b4      	cbnz	r4, 8009d06 <strtok+0x3e>
 8009cd8:	2050      	movs	r0, #80	; 0x50
 8009cda:	f000 fe9b 	bl	800aa14 <malloc>
 8009cde:	65a8      	str	r0, [r5, #88]	; 0x58
 8009ce0:	e9c0 4400 	strd	r4, r4, [r0]
 8009ce4:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009ce8:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009cec:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8009cf0:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8009cf4:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009cf8:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009cfc:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8009d00:	6184      	str	r4, [r0, #24]
 8009d02:	7704      	strb	r4, [r0, #28]
 8009d04:	6244      	str	r4, [r0, #36]	; 0x24
 8009d06:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8009d08:	4639      	mov	r1, r7
 8009d0a:	4630      	mov	r0, r6
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d12:	f000 b803 	b.w	8009d1c <__strtok_r>
 8009d16:	bf00      	nop
 8009d18:	2000002c 	.word	0x2000002c

08009d1c <__strtok_r>:
 8009d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d1e:	b918      	cbnz	r0, 8009d28 <__strtok_r+0xc>
 8009d20:	6810      	ldr	r0, [r2, #0]
 8009d22:	b908      	cbnz	r0, 8009d28 <__strtok_r+0xc>
 8009d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d26:	4620      	mov	r0, r4
 8009d28:	4604      	mov	r4, r0
 8009d2a:	460f      	mov	r7, r1
 8009d2c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8009d30:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009d34:	b91e      	cbnz	r6, 8009d3e <__strtok_r+0x22>
 8009d36:	b96d      	cbnz	r5, 8009d54 <__strtok_r+0x38>
 8009d38:	6015      	str	r5, [r2, #0]
 8009d3a:	4628      	mov	r0, r5
 8009d3c:	e7f2      	b.n	8009d24 <__strtok_r+0x8>
 8009d3e:	42b5      	cmp	r5, r6
 8009d40:	d1f6      	bne.n	8009d30 <__strtok_r+0x14>
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d1ef      	bne.n	8009d26 <__strtok_r+0xa>
 8009d46:	6014      	str	r4, [r2, #0]
 8009d48:	7003      	strb	r3, [r0, #0]
 8009d4a:	e7eb      	b.n	8009d24 <__strtok_r+0x8>
 8009d4c:	462b      	mov	r3, r5
 8009d4e:	e00d      	b.n	8009d6c <__strtok_r+0x50>
 8009d50:	b926      	cbnz	r6, 8009d5c <__strtok_r+0x40>
 8009d52:	461c      	mov	r4, r3
 8009d54:	4623      	mov	r3, r4
 8009d56:	460f      	mov	r7, r1
 8009d58:	f813 5b01 	ldrb.w	r5, [r3], #1
 8009d5c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8009d60:	42b5      	cmp	r5, r6
 8009d62:	d1f5      	bne.n	8009d50 <__strtok_r+0x34>
 8009d64:	2d00      	cmp	r5, #0
 8009d66:	d0f1      	beq.n	8009d4c <__strtok_r+0x30>
 8009d68:	2100      	movs	r1, #0
 8009d6a:	7021      	strb	r1, [r4, #0]
 8009d6c:	6013      	str	r3, [r2, #0]
 8009d6e:	e7d9      	b.n	8009d24 <__strtok_r+0x8>

08009d70 <quorem>:
 8009d70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d74:	6903      	ldr	r3, [r0, #16]
 8009d76:	690c      	ldr	r4, [r1, #16]
 8009d78:	42a3      	cmp	r3, r4
 8009d7a:	4680      	mov	r8, r0
 8009d7c:	f2c0 8082 	blt.w	8009e84 <quorem+0x114>
 8009d80:	3c01      	subs	r4, #1
 8009d82:	f101 0714 	add.w	r7, r1, #20
 8009d86:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009d8a:	f100 0614 	add.w	r6, r0, #20
 8009d8e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009d92:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009d96:	eb06 030c 	add.w	r3, r6, ip
 8009d9a:	3501      	adds	r5, #1
 8009d9c:	eb07 090c 	add.w	r9, r7, ip
 8009da0:	9301      	str	r3, [sp, #4]
 8009da2:	fbb0 f5f5 	udiv	r5, r0, r5
 8009da6:	b395      	cbz	r5, 8009e0e <quorem+0x9e>
 8009da8:	f04f 0a00 	mov.w	sl, #0
 8009dac:	4638      	mov	r0, r7
 8009dae:	46b6      	mov	lr, r6
 8009db0:	46d3      	mov	fp, sl
 8009db2:	f850 2b04 	ldr.w	r2, [r0], #4
 8009db6:	b293      	uxth	r3, r2
 8009db8:	fb05 a303 	mla	r3, r5, r3, sl
 8009dbc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009dc0:	b29b      	uxth	r3, r3
 8009dc2:	ebab 0303 	sub.w	r3, fp, r3
 8009dc6:	0c12      	lsrs	r2, r2, #16
 8009dc8:	f8de b000 	ldr.w	fp, [lr]
 8009dcc:	fb05 a202 	mla	r2, r5, r2, sl
 8009dd0:	fa13 f38b 	uxtah	r3, r3, fp
 8009dd4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009dd8:	fa1f fb82 	uxth.w	fp, r2
 8009ddc:	f8de 2000 	ldr.w	r2, [lr]
 8009de0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009de4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dee:	4581      	cmp	r9, r0
 8009df0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009df4:	f84e 3b04 	str.w	r3, [lr], #4
 8009df8:	d2db      	bcs.n	8009db2 <quorem+0x42>
 8009dfa:	f856 300c 	ldr.w	r3, [r6, ip]
 8009dfe:	b933      	cbnz	r3, 8009e0e <quorem+0x9e>
 8009e00:	9b01      	ldr	r3, [sp, #4]
 8009e02:	3b04      	subs	r3, #4
 8009e04:	429e      	cmp	r6, r3
 8009e06:	461a      	mov	r2, r3
 8009e08:	d330      	bcc.n	8009e6c <quorem+0xfc>
 8009e0a:	f8c8 4010 	str.w	r4, [r8, #16]
 8009e0e:	4640      	mov	r0, r8
 8009e10:	f001 f81e 	bl	800ae50 <__mcmp>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	db25      	blt.n	8009e64 <quorem+0xf4>
 8009e18:	3501      	adds	r5, #1
 8009e1a:	4630      	mov	r0, r6
 8009e1c:	f04f 0c00 	mov.w	ip, #0
 8009e20:	f857 2b04 	ldr.w	r2, [r7], #4
 8009e24:	f8d0 e000 	ldr.w	lr, [r0]
 8009e28:	b293      	uxth	r3, r2
 8009e2a:	ebac 0303 	sub.w	r3, ip, r3
 8009e2e:	0c12      	lsrs	r2, r2, #16
 8009e30:	fa13 f38e 	uxtah	r3, r3, lr
 8009e34:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009e38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009e3c:	b29b      	uxth	r3, r3
 8009e3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009e42:	45b9      	cmp	r9, r7
 8009e44:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009e48:	f840 3b04 	str.w	r3, [r0], #4
 8009e4c:	d2e8      	bcs.n	8009e20 <quorem+0xb0>
 8009e4e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009e52:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009e56:	b92a      	cbnz	r2, 8009e64 <quorem+0xf4>
 8009e58:	3b04      	subs	r3, #4
 8009e5a:	429e      	cmp	r6, r3
 8009e5c:	461a      	mov	r2, r3
 8009e5e:	d30b      	bcc.n	8009e78 <quorem+0x108>
 8009e60:	f8c8 4010 	str.w	r4, [r8, #16]
 8009e64:	4628      	mov	r0, r5
 8009e66:	b003      	add	sp, #12
 8009e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e6c:	6812      	ldr	r2, [r2, #0]
 8009e6e:	3b04      	subs	r3, #4
 8009e70:	2a00      	cmp	r2, #0
 8009e72:	d1ca      	bne.n	8009e0a <quorem+0x9a>
 8009e74:	3c01      	subs	r4, #1
 8009e76:	e7c5      	b.n	8009e04 <quorem+0x94>
 8009e78:	6812      	ldr	r2, [r2, #0]
 8009e7a:	3b04      	subs	r3, #4
 8009e7c:	2a00      	cmp	r2, #0
 8009e7e:	d1ef      	bne.n	8009e60 <quorem+0xf0>
 8009e80:	3c01      	subs	r4, #1
 8009e82:	e7ea      	b.n	8009e5a <quorem+0xea>
 8009e84:	2000      	movs	r0, #0
 8009e86:	e7ee      	b.n	8009e66 <quorem+0xf6>

08009e88 <_dtoa_r>:
 8009e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e8c:	ec57 6b10 	vmov	r6, r7, d0
 8009e90:	b097      	sub	sp, #92	; 0x5c
 8009e92:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009e94:	9106      	str	r1, [sp, #24]
 8009e96:	4604      	mov	r4, r0
 8009e98:	920b      	str	r2, [sp, #44]	; 0x2c
 8009e9a:	9312      	str	r3, [sp, #72]	; 0x48
 8009e9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009ea0:	e9cd 6700 	strd	r6, r7, [sp]
 8009ea4:	b93d      	cbnz	r5, 8009eb6 <_dtoa_r+0x2e>
 8009ea6:	2010      	movs	r0, #16
 8009ea8:	f000 fdb4 	bl	800aa14 <malloc>
 8009eac:	6260      	str	r0, [r4, #36]	; 0x24
 8009eae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009eb2:	6005      	str	r5, [r0, #0]
 8009eb4:	60c5      	str	r5, [r0, #12]
 8009eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009eb8:	6819      	ldr	r1, [r3, #0]
 8009eba:	b151      	cbz	r1, 8009ed2 <_dtoa_r+0x4a>
 8009ebc:	685a      	ldr	r2, [r3, #4]
 8009ebe:	604a      	str	r2, [r1, #4]
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	4093      	lsls	r3, r2
 8009ec4:	608b      	str	r3, [r1, #8]
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	f000 fde0 	bl	800aa8c <_Bfree>
 8009ecc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ece:	2200      	movs	r2, #0
 8009ed0:	601a      	str	r2, [r3, #0]
 8009ed2:	1e3b      	subs	r3, r7, #0
 8009ed4:	bfbb      	ittet	lt
 8009ed6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009eda:	9301      	strlt	r3, [sp, #4]
 8009edc:	2300      	movge	r3, #0
 8009ede:	2201      	movlt	r2, #1
 8009ee0:	bfac      	ite	ge
 8009ee2:	f8c8 3000 	strge.w	r3, [r8]
 8009ee6:	f8c8 2000 	strlt.w	r2, [r8]
 8009eea:	4baf      	ldr	r3, [pc, #700]	; (800a1a8 <_dtoa_r+0x320>)
 8009eec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009ef0:	ea33 0308 	bics.w	r3, r3, r8
 8009ef4:	d114      	bne.n	8009f20 <_dtoa_r+0x98>
 8009ef6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ef8:	f242 730f 	movw	r3, #9999	; 0x270f
 8009efc:	6013      	str	r3, [r2, #0]
 8009efe:	9b00      	ldr	r3, [sp, #0]
 8009f00:	b923      	cbnz	r3, 8009f0c <_dtoa_r+0x84>
 8009f02:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009f06:	2800      	cmp	r0, #0
 8009f08:	f000 8542 	beq.w	800a990 <_dtoa_r+0xb08>
 8009f0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f0e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a1bc <_dtoa_r+0x334>
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	f000 8544 	beq.w	800a9a0 <_dtoa_r+0xb18>
 8009f18:	f10b 0303 	add.w	r3, fp, #3
 8009f1c:	f000 bd3e 	b.w	800a99c <_dtoa_r+0xb14>
 8009f20:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009f24:	2200      	movs	r2, #0
 8009f26:	2300      	movs	r3, #0
 8009f28:	4630      	mov	r0, r6
 8009f2a:	4639      	mov	r1, r7
 8009f2c:	f7f6 fdf4 	bl	8000b18 <__aeabi_dcmpeq>
 8009f30:	4681      	mov	r9, r0
 8009f32:	b168      	cbz	r0, 8009f50 <_dtoa_r+0xc8>
 8009f34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f36:	2301      	movs	r3, #1
 8009f38:	6013      	str	r3, [r2, #0]
 8009f3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	f000 8524 	beq.w	800a98a <_dtoa_r+0xb02>
 8009f42:	4b9a      	ldr	r3, [pc, #616]	; (800a1ac <_dtoa_r+0x324>)
 8009f44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009f46:	f103 3bff 	add.w	fp, r3, #4294967295
 8009f4a:	6013      	str	r3, [r2, #0]
 8009f4c:	f000 bd28 	b.w	800a9a0 <_dtoa_r+0xb18>
 8009f50:	aa14      	add	r2, sp, #80	; 0x50
 8009f52:	a915      	add	r1, sp, #84	; 0x54
 8009f54:	ec47 6b10 	vmov	d0, r6, r7
 8009f58:	4620      	mov	r0, r4
 8009f5a:	f000 fff0 	bl	800af3e <__d2b>
 8009f5e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009f62:	9004      	str	r0, [sp, #16]
 8009f64:	2d00      	cmp	r5, #0
 8009f66:	d07c      	beq.n	800a062 <_dtoa_r+0x1da>
 8009f68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f6c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009f70:	46b2      	mov	sl, r6
 8009f72:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009f76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009f7a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009f7e:	2200      	movs	r2, #0
 8009f80:	4b8b      	ldr	r3, [pc, #556]	; (800a1b0 <_dtoa_r+0x328>)
 8009f82:	4650      	mov	r0, sl
 8009f84:	4659      	mov	r1, fp
 8009f86:	f7f6 f9a7 	bl	80002d8 <__aeabi_dsub>
 8009f8a:	a381      	add	r3, pc, #516	; (adr r3, 800a190 <_dtoa_r+0x308>)
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	f7f6 fb5a 	bl	8000648 <__aeabi_dmul>
 8009f94:	a380      	add	r3, pc, #512	; (adr r3, 800a198 <_dtoa_r+0x310>)
 8009f96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9a:	f7f6 f99f 	bl	80002dc <__adddf3>
 8009f9e:	4606      	mov	r6, r0
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	460f      	mov	r7, r1
 8009fa4:	f7f6 fae6 	bl	8000574 <__aeabi_i2d>
 8009fa8:	a37d      	add	r3, pc, #500	; (adr r3, 800a1a0 <_dtoa_r+0x318>)
 8009faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fae:	f7f6 fb4b 	bl	8000648 <__aeabi_dmul>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	460b      	mov	r3, r1
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	4639      	mov	r1, r7
 8009fba:	f7f6 f98f 	bl	80002dc <__adddf3>
 8009fbe:	4606      	mov	r6, r0
 8009fc0:	460f      	mov	r7, r1
 8009fc2:	f7f6 fdf1 	bl	8000ba8 <__aeabi_d2iz>
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	4682      	mov	sl, r0
 8009fca:	2300      	movs	r3, #0
 8009fcc:	4630      	mov	r0, r6
 8009fce:	4639      	mov	r1, r7
 8009fd0:	f7f6 fdac 	bl	8000b2c <__aeabi_dcmplt>
 8009fd4:	b148      	cbz	r0, 8009fea <_dtoa_r+0x162>
 8009fd6:	4650      	mov	r0, sl
 8009fd8:	f7f6 facc 	bl	8000574 <__aeabi_i2d>
 8009fdc:	4632      	mov	r2, r6
 8009fde:	463b      	mov	r3, r7
 8009fe0:	f7f6 fd9a 	bl	8000b18 <__aeabi_dcmpeq>
 8009fe4:	b908      	cbnz	r0, 8009fea <_dtoa_r+0x162>
 8009fe6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009fea:	f1ba 0f16 	cmp.w	sl, #22
 8009fee:	d859      	bhi.n	800a0a4 <_dtoa_r+0x21c>
 8009ff0:	4970      	ldr	r1, [pc, #448]	; (800a1b4 <_dtoa_r+0x32c>)
 8009ff2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009ff6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ffa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ffe:	f7f6 fdb3 	bl	8000b68 <__aeabi_dcmpgt>
 800a002:	2800      	cmp	r0, #0
 800a004:	d050      	beq.n	800a0a8 <_dtoa_r+0x220>
 800a006:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a00a:	2300      	movs	r3, #0
 800a00c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a00e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a010:	1b5d      	subs	r5, r3, r5
 800a012:	f1b5 0801 	subs.w	r8, r5, #1
 800a016:	bf49      	itett	mi
 800a018:	f1c5 0301 	rsbmi	r3, r5, #1
 800a01c:	2300      	movpl	r3, #0
 800a01e:	9305      	strmi	r3, [sp, #20]
 800a020:	f04f 0800 	movmi.w	r8, #0
 800a024:	bf58      	it	pl
 800a026:	9305      	strpl	r3, [sp, #20]
 800a028:	f1ba 0f00 	cmp.w	sl, #0
 800a02c:	db3e      	blt.n	800a0ac <_dtoa_r+0x224>
 800a02e:	2300      	movs	r3, #0
 800a030:	44d0      	add	r8, sl
 800a032:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a036:	9307      	str	r3, [sp, #28]
 800a038:	9b06      	ldr	r3, [sp, #24]
 800a03a:	2b09      	cmp	r3, #9
 800a03c:	f200 8090 	bhi.w	800a160 <_dtoa_r+0x2d8>
 800a040:	2b05      	cmp	r3, #5
 800a042:	bfc4      	itt	gt
 800a044:	3b04      	subgt	r3, #4
 800a046:	9306      	strgt	r3, [sp, #24]
 800a048:	9b06      	ldr	r3, [sp, #24]
 800a04a:	f1a3 0302 	sub.w	r3, r3, #2
 800a04e:	bfcc      	ite	gt
 800a050:	2500      	movgt	r5, #0
 800a052:	2501      	movle	r5, #1
 800a054:	2b03      	cmp	r3, #3
 800a056:	f200 808f 	bhi.w	800a178 <_dtoa_r+0x2f0>
 800a05a:	e8df f003 	tbb	[pc, r3]
 800a05e:	7f7d      	.short	0x7f7d
 800a060:	7131      	.short	0x7131
 800a062:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a066:	441d      	add	r5, r3
 800a068:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a06c:	2820      	cmp	r0, #32
 800a06e:	dd13      	ble.n	800a098 <_dtoa_r+0x210>
 800a070:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a074:	9b00      	ldr	r3, [sp, #0]
 800a076:	fa08 f800 	lsl.w	r8, r8, r0
 800a07a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a07e:	fa23 f000 	lsr.w	r0, r3, r0
 800a082:	ea48 0000 	orr.w	r0, r8, r0
 800a086:	f7f6 fa65 	bl	8000554 <__aeabi_ui2d>
 800a08a:	2301      	movs	r3, #1
 800a08c:	4682      	mov	sl, r0
 800a08e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a092:	3d01      	subs	r5, #1
 800a094:	9313      	str	r3, [sp, #76]	; 0x4c
 800a096:	e772      	b.n	8009f7e <_dtoa_r+0xf6>
 800a098:	9b00      	ldr	r3, [sp, #0]
 800a09a:	f1c0 0020 	rsb	r0, r0, #32
 800a09e:	fa03 f000 	lsl.w	r0, r3, r0
 800a0a2:	e7f0      	b.n	800a086 <_dtoa_r+0x1fe>
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e7b1      	b.n	800a00c <_dtoa_r+0x184>
 800a0a8:	900f      	str	r0, [sp, #60]	; 0x3c
 800a0aa:	e7b0      	b.n	800a00e <_dtoa_r+0x186>
 800a0ac:	9b05      	ldr	r3, [sp, #20]
 800a0ae:	eba3 030a 	sub.w	r3, r3, sl
 800a0b2:	9305      	str	r3, [sp, #20]
 800a0b4:	f1ca 0300 	rsb	r3, sl, #0
 800a0b8:	9307      	str	r3, [sp, #28]
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	930e      	str	r3, [sp, #56]	; 0x38
 800a0be:	e7bb      	b.n	800a038 <_dtoa_r+0x1b0>
 800a0c0:	2301      	movs	r3, #1
 800a0c2:	930a      	str	r3, [sp, #40]	; 0x28
 800a0c4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	dd59      	ble.n	800a17e <_dtoa_r+0x2f6>
 800a0ca:	9302      	str	r3, [sp, #8]
 800a0cc:	4699      	mov	r9, r3
 800a0ce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	6072      	str	r2, [r6, #4]
 800a0d4:	2204      	movs	r2, #4
 800a0d6:	f102 0014 	add.w	r0, r2, #20
 800a0da:	4298      	cmp	r0, r3
 800a0dc:	6871      	ldr	r1, [r6, #4]
 800a0de:	d953      	bls.n	800a188 <_dtoa_r+0x300>
 800a0e0:	4620      	mov	r0, r4
 800a0e2:	f000 fc9f 	bl	800aa24 <_Balloc>
 800a0e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0e8:	6030      	str	r0, [r6, #0]
 800a0ea:	f1b9 0f0e 	cmp.w	r9, #14
 800a0ee:	f8d3 b000 	ldr.w	fp, [r3]
 800a0f2:	f200 80e6 	bhi.w	800a2c2 <_dtoa_r+0x43a>
 800a0f6:	2d00      	cmp	r5, #0
 800a0f8:	f000 80e3 	beq.w	800a2c2 <_dtoa_r+0x43a>
 800a0fc:	ed9d 7b00 	vldr	d7, [sp]
 800a100:	f1ba 0f00 	cmp.w	sl, #0
 800a104:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a108:	dd74      	ble.n	800a1f4 <_dtoa_r+0x36c>
 800a10a:	4a2a      	ldr	r2, [pc, #168]	; (800a1b4 <_dtoa_r+0x32c>)
 800a10c:	f00a 030f 	and.w	r3, sl, #15
 800a110:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a114:	ed93 7b00 	vldr	d7, [r3]
 800a118:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a11c:	06f0      	lsls	r0, r6, #27
 800a11e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a122:	d565      	bpl.n	800a1f0 <_dtoa_r+0x368>
 800a124:	4b24      	ldr	r3, [pc, #144]	; (800a1b8 <_dtoa_r+0x330>)
 800a126:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a12a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a12e:	f7f6 fbb5 	bl	800089c <__aeabi_ddiv>
 800a132:	e9cd 0100 	strd	r0, r1, [sp]
 800a136:	f006 060f 	and.w	r6, r6, #15
 800a13a:	2503      	movs	r5, #3
 800a13c:	4f1e      	ldr	r7, [pc, #120]	; (800a1b8 <_dtoa_r+0x330>)
 800a13e:	e04c      	b.n	800a1da <_dtoa_r+0x352>
 800a140:	2301      	movs	r3, #1
 800a142:	930a      	str	r3, [sp, #40]	; 0x28
 800a144:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a146:	4453      	add	r3, sl
 800a148:	f103 0901 	add.w	r9, r3, #1
 800a14c:	9302      	str	r3, [sp, #8]
 800a14e:	464b      	mov	r3, r9
 800a150:	2b01      	cmp	r3, #1
 800a152:	bfb8      	it	lt
 800a154:	2301      	movlt	r3, #1
 800a156:	e7ba      	b.n	800a0ce <_dtoa_r+0x246>
 800a158:	2300      	movs	r3, #0
 800a15a:	e7b2      	b.n	800a0c2 <_dtoa_r+0x23a>
 800a15c:	2300      	movs	r3, #0
 800a15e:	e7f0      	b.n	800a142 <_dtoa_r+0x2ba>
 800a160:	2501      	movs	r5, #1
 800a162:	2300      	movs	r3, #0
 800a164:	9306      	str	r3, [sp, #24]
 800a166:	950a      	str	r5, [sp, #40]	; 0x28
 800a168:	f04f 33ff 	mov.w	r3, #4294967295
 800a16c:	9302      	str	r3, [sp, #8]
 800a16e:	4699      	mov	r9, r3
 800a170:	2200      	movs	r2, #0
 800a172:	2312      	movs	r3, #18
 800a174:	920b      	str	r2, [sp, #44]	; 0x2c
 800a176:	e7aa      	b.n	800a0ce <_dtoa_r+0x246>
 800a178:	2301      	movs	r3, #1
 800a17a:	930a      	str	r3, [sp, #40]	; 0x28
 800a17c:	e7f4      	b.n	800a168 <_dtoa_r+0x2e0>
 800a17e:	2301      	movs	r3, #1
 800a180:	9302      	str	r3, [sp, #8]
 800a182:	4699      	mov	r9, r3
 800a184:	461a      	mov	r2, r3
 800a186:	e7f5      	b.n	800a174 <_dtoa_r+0x2ec>
 800a188:	3101      	adds	r1, #1
 800a18a:	6071      	str	r1, [r6, #4]
 800a18c:	0052      	lsls	r2, r2, #1
 800a18e:	e7a2      	b.n	800a0d6 <_dtoa_r+0x24e>
 800a190:	636f4361 	.word	0x636f4361
 800a194:	3fd287a7 	.word	0x3fd287a7
 800a198:	8b60c8b3 	.word	0x8b60c8b3
 800a19c:	3fc68a28 	.word	0x3fc68a28
 800a1a0:	509f79fb 	.word	0x509f79fb
 800a1a4:	3fd34413 	.word	0x3fd34413
 800a1a8:	7ff00000 	.word	0x7ff00000
 800a1ac:	0800bf4d 	.word	0x0800bf4d
 800a1b0:	3ff80000 	.word	0x3ff80000
 800a1b4:	0800bfa8 	.word	0x0800bfa8
 800a1b8:	0800bf80 	.word	0x0800bf80
 800a1bc:	0800bf79 	.word	0x0800bf79
 800a1c0:	07f1      	lsls	r1, r6, #31
 800a1c2:	d508      	bpl.n	800a1d6 <_dtoa_r+0x34e>
 800a1c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a1c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1cc:	f7f6 fa3c 	bl	8000648 <__aeabi_dmul>
 800a1d0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a1d4:	3501      	adds	r5, #1
 800a1d6:	1076      	asrs	r6, r6, #1
 800a1d8:	3708      	adds	r7, #8
 800a1da:	2e00      	cmp	r6, #0
 800a1dc:	d1f0      	bne.n	800a1c0 <_dtoa_r+0x338>
 800a1de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a1e2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a1e6:	f7f6 fb59 	bl	800089c <__aeabi_ddiv>
 800a1ea:	e9cd 0100 	strd	r0, r1, [sp]
 800a1ee:	e01a      	b.n	800a226 <_dtoa_r+0x39e>
 800a1f0:	2502      	movs	r5, #2
 800a1f2:	e7a3      	b.n	800a13c <_dtoa_r+0x2b4>
 800a1f4:	f000 80a0 	beq.w	800a338 <_dtoa_r+0x4b0>
 800a1f8:	f1ca 0600 	rsb	r6, sl, #0
 800a1fc:	4b9f      	ldr	r3, [pc, #636]	; (800a47c <_dtoa_r+0x5f4>)
 800a1fe:	4fa0      	ldr	r7, [pc, #640]	; (800a480 <_dtoa_r+0x5f8>)
 800a200:	f006 020f 	and.w	r2, r6, #15
 800a204:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a20c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a210:	f7f6 fa1a 	bl	8000648 <__aeabi_dmul>
 800a214:	e9cd 0100 	strd	r0, r1, [sp]
 800a218:	1136      	asrs	r6, r6, #4
 800a21a:	2300      	movs	r3, #0
 800a21c:	2502      	movs	r5, #2
 800a21e:	2e00      	cmp	r6, #0
 800a220:	d17f      	bne.n	800a322 <_dtoa_r+0x49a>
 800a222:	2b00      	cmp	r3, #0
 800a224:	d1e1      	bne.n	800a1ea <_dtoa_r+0x362>
 800a226:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a228:	2b00      	cmp	r3, #0
 800a22a:	f000 8087 	beq.w	800a33c <_dtoa_r+0x4b4>
 800a22e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a232:	2200      	movs	r2, #0
 800a234:	4b93      	ldr	r3, [pc, #588]	; (800a484 <_dtoa_r+0x5fc>)
 800a236:	4630      	mov	r0, r6
 800a238:	4639      	mov	r1, r7
 800a23a:	f7f6 fc77 	bl	8000b2c <__aeabi_dcmplt>
 800a23e:	2800      	cmp	r0, #0
 800a240:	d07c      	beq.n	800a33c <_dtoa_r+0x4b4>
 800a242:	f1b9 0f00 	cmp.w	r9, #0
 800a246:	d079      	beq.n	800a33c <_dtoa_r+0x4b4>
 800a248:	9b02      	ldr	r3, [sp, #8]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	dd35      	ble.n	800a2ba <_dtoa_r+0x432>
 800a24e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a252:	9308      	str	r3, [sp, #32]
 800a254:	4639      	mov	r1, r7
 800a256:	2200      	movs	r2, #0
 800a258:	4b8b      	ldr	r3, [pc, #556]	; (800a488 <_dtoa_r+0x600>)
 800a25a:	4630      	mov	r0, r6
 800a25c:	f7f6 f9f4 	bl	8000648 <__aeabi_dmul>
 800a260:	e9cd 0100 	strd	r0, r1, [sp]
 800a264:	9f02      	ldr	r7, [sp, #8]
 800a266:	3501      	adds	r5, #1
 800a268:	4628      	mov	r0, r5
 800a26a:	f7f6 f983 	bl	8000574 <__aeabi_i2d>
 800a26e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a272:	f7f6 f9e9 	bl	8000648 <__aeabi_dmul>
 800a276:	2200      	movs	r2, #0
 800a278:	4b84      	ldr	r3, [pc, #528]	; (800a48c <_dtoa_r+0x604>)
 800a27a:	f7f6 f82f 	bl	80002dc <__adddf3>
 800a27e:	4605      	mov	r5, r0
 800a280:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a284:	2f00      	cmp	r7, #0
 800a286:	d15d      	bne.n	800a344 <_dtoa_r+0x4bc>
 800a288:	2200      	movs	r2, #0
 800a28a:	4b81      	ldr	r3, [pc, #516]	; (800a490 <_dtoa_r+0x608>)
 800a28c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a290:	f7f6 f822 	bl	80002d8 <__aeabi_dsub>
 800a294:	462a      	mov	r2, r5
 800a296:	4633      	mov	r3, r6
 800a298:	e9cd 0100 	strd	r0, r1, [sp]
 800a29c:	f7f6 fc64 	bl	8000b68 <__aeabi_dcmpgt>
 800a2a0:	2800      	cmp	r0, #0
 800a2a2:	f040 8288 	bne.w	800a7b6 <_dtoa_r+0x92e>
 800a2a6:	462a      	mov	r2, r5
 800a2a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a2ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2b0:	f7f6 fc3c 	bl	8000b2c <__aeabi_dcmplt>
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	f040 827c 	bne.w	800a7b2 <_dtoa_r+0x92a>
 800a2ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a2be:	e9cd 2300 	strd	r2, r3, [sp]
 800a2c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	f2c0 8150 	blt.w	800a56a <_dtoa_r+0x6e2>
 800a2ca:	f1ba 0f0e 	cmp.w	sl, #14
 800a2ce:	f300 814c 	bgt.w	800a56a <_dtoa_r+0x6e2>
 800a2d2:	4b6a      	ldr	r3, [pc, #424]	; (800a47c <_dtoa_r+0x5f4>)
 800a2d4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a2d8:	ed93 7b00 	vldr	d7, [r3]
 800a2dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a2e4:	f280 80d8 	bge.w	800a498 <_dtoa_r+0x610>
 800a2e8:	f1b9 0f00 	cmp.w	r9, #0
 800a2ec:	f300 80d4 	bgt.w	800a498 <_dtoa_r+0x610>
 800a2f0:	f040 825e 	bne.w	800a7b0 <_dtoa_r+0x928>
 800a2f4:	2200      	movs	r2, #0
 800a2f6:	4b66      	ldr	r3, [pc, #408]	; (800a490 <_dtoa_r+0x608>)
 800a2f8:	ec51 0b17 	vmov	r0, r1, d7
 800a2fc:	f7f6 f9a4 	bl	8000648 <__aeabi_dmul>
 800a300:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a304:	f7f6 fc26 	bl	8000b54 <__aeabi_dcmpge>
 800a308:	464f      	mov	r7, r9
 800a30a:	464e      	mov	r6, r9
 800a30c:	2800      	cmp	r0, #0
 800a30e:	f040 8234 	bne.w	800a77a <_dtoa_r+0x8f2>
 800a312:	2331      	movs	r3, #49	; 0x31
 800a314:	f10b 0501 	add.w	r5, fp, #1
 800a318:	f88b 3000 	strb.w	r3, [fp]
 800a31c:	f10a 0a01 	add.w	sl, sl, #1
 800a320:	e22f      	b.n	800a782 <_dtoa_r+0x8fa>
 800a322:	07f2      	lsls	r2, r6, #31
 800a324:	d505      	bpl.n	800a332 <_dtoa_r+0x4aa>
 800a326:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a32a:	f7f6 f98d 	bl	8000648 <__aeabi_dmul>
 800a32e:	3501      	adds	r5, #1
 800a330:	2301      	movs	r3, #1
 800a332:	1076      	asrs	r6, r6, #1
 800a334:	3708      	adds	r7, #8
 800a336:	e772      	b.n	800a21e <_dtoa_r+0x396>
 800a338:	2502      	movs	r5, #2
 800a33a:	e774      	b.n	800a226 <_dtoa_r+0x39e>
 800a33c:	f8cd a020 	str.w	sl, [sp, #32]
 800a340:	464f      	mov	r7, r9
 800a342:	e791      	b.n	800a268 <_dtoa_r+0x3e0>
 800a344:	4b4d      	ldr	r3, [pc, #308]	; (800a47c <_dtoa_r+0x5f4>)
 800a346:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a34a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a34e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a350:	2b00      	cmp	r3, #0
 800a352:	d047      	beq.n	800a3e4 <_dtoa_r+0x55c>
 800a354:	4602      	mov	r2, r0
 800a356:	460b      	mov	r3, r1
 800a358:	2000      	movs	r0, #0
 800a35a:	494e      	ldr	r1, [pc, #312]	; (800a494 <_dtoa_r+0x60c>)
 800a35c:	f7f6 fa9e 	bl	800089c <__aeabi_ddiv>
 800a360:	462a      	mov	r2, r5
 800a362:	4633      	mov	r3, r6
 800a364:	f7f5 ffb8 	bl	80002d8 <__aeabi_dsub>
 800a368:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a36c:	465d      	mov	r5, fp
 800a36e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a372:	f7f6 fc19 	bl	8000ba8 <__aeabi_d2iz>
 800a376:	4606      	mov	r6, r0
 800a378:	f7f6 f8fc 	bl	8000574 <__aeabi_i2d>
 800a37c:	4602      	mov	r2, r0
 800a37e:	460b      	mov	r3, r1
 800a380:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a384:	f7f5 ffa8 	bl	80002d8 <__aeabi_dsub>
 800a388:	3630      	adds	r6, #48	; 0x30
 800a38a:	f805 6b01 	strb.w	r6, [r5], #1
 800a38e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a392:	e9cd 0100 	strd	r0, r1, [sp]
 800a396:	f7f6 fbc9 	bl	8000b2c <__aeabi_dcmplt>
 800a39a:	2800      	cmp	r0, #0
 800a39c:	d163      	bne.n	800a466 <_dtoa_r+0x5de>
 800a39e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a3a2:	2000      	movs	r0, #0
 800a3a4:	4937      	ldr	r1, [pc, #220]	; (800a484 <_dtoa_r+0x5fc>)
 800a3a6:	f7f5 ff97 	bl	80002d8 <__aeabi_dsub>
 800a3aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a3ae:	f7f6 fbbd 	bl	8000b2c <__aeabi_dcmplt>
 800a3b2:	2800      	cmp	r0, #0
 800a3b4:	f040 80b7 	bne.w	800a526 <_dtoa_r+0x69e>
 800a3b8:	eba5 030b 	sub.w	r3, r5, fp
 800a3bc:	429f      	cmp	r7, r3
 800a3be:	f77f af7c 	ble.w	800a2ba <_dtoa_r+0x432>
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	4b30      	ldr	r3, [pc, #192]	; (800a488 <_dtoa_r+0x600>)
 800a3c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a3ca:	f7f6 f93d 	bl	8000648 <__aeabi_dmul>
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a3d4:	4b2c      	ldr	r3, [pc, #176]	; (800a488 <_dtoa_r+0x600>)
 800a3d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3da:	f7f6 f935 	bl	8000648 <__aeabi_dmul>
 800a3de:	e9cd 0100 	strd	r0, r1, [sp]
 800a3e2:	e7c4      	b.n	800a36e <_dtoa_r+0x4e6>
 800a3e4:	462a      	mov	r2, r5
 800a3e6:	4633      	mov	r3, r6
 800a3e8:	f7f6 f92e 	bl	8000648 <__aeabi_dmul>
 800a3ec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a3f0:	eb0b 0507 	add.w	r5, fp, r7
 800a3f4:	465e      	mov	r6, fp
 800a3f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a3fa:	f7f6 fbd5 	bl	8000ba8 <__aeabi_d2iz>
 800a3fe:	4607      	mov	r7, r0
 800a400:	f7f6 f8b8 	bl	8000574 <__aeabi_i2d>
 800a404:	3730      	adds	r7, #48	; 0x30
 800a406:	4602      	mov	r2, r0
 800a408:	460b      	mov	r3, r1
 800a40a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a40e:	f7f5 ff63 	bl	80002d8 <__aeabi_dsub>
 800a412:	f806 7b01 	strb.w	r7, [r6], #1
 800a416:	42ae      	cmp	r6, r5
 800a418:	e9cd 0100 	strd	r0, r1, [sp]
 800a41c:	f04f 0200 	mov.w	r2, #0
 800a420:	d126      	bne.n	800a470 <_dtoa_r+0x5e8>
 800a422:	4b1c      	ldr	r3, [pc, #112]	; (800a494 <_dtoa_r+0x60c>)
 800a424:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a428:	f7f5 ff58 	bl	80002dc <__adddf3>
 800a42c:	4602      	mov	r2, r0
 800a42e:	460b      	mov	r3, r1
 800a430:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a434:	f7f6 fb98 	bl	8000b68 <__aeabi_dcmpgt>
 800a438:	2800      	cmp	r0, #0
 800a43a:	d174      	bne.n	800a526 <_dtoa_r+0x69e>
 800a43c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a440:	2000      	movs	r0, #0
 800a442:	4914      	ldr	r1, [pc, #80]	; (800a494 <_dtoa_r+0x60c>)
 800a444:	f7f5 ff48 	bl	80002d8 <__aeabi_dsub>
 800a448:	4602      	mov	r2, r0
 800a44a:	460b      	mov	r3, r1
 800a44c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a450:	f7f6 fb6c 	bl	8000b2c <__aeabi_dcmplt>
 800a454:	2800      	cmp	r0, #0
 800a456:	f43f af30 	beq.w	800a2ba <_dtoa_r+0x432>
 800a45a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a45e:	2b30      	cmp	r3, #48	; 0x30
 800a460:	f105 32ff 	add.w	r2, r5, #4294967295
 800a464:	d002      	beq.n	800a46c <_dtoa_r+0x5e4>
 800a466:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a46a:	e04a      	b.n	800a502 <_dtoa_r+0x67a>
 800a46c:	4615      	mov	r5, r2
 800a46e:	e7f4      	b.n	800a45a <_dtoa_r+0x5d2>
 800a470:	4b05      	ldr	r3, [pc, #20]	; (800a488 <_dtoa_r+0x600>)
 800a472:	f7f6 f8e9 	bl	8000648 <__aeabi_dmul>
 800a476:	e9cd 0100 	strd	r0, r1, [sp]
 800a47a:	e7bc      	b.n	800a3f6 <_dtoa_r+0x56e>
 800a47c:	0800bfa8 	.word	0x0800bfa8
 800a480:	0800bf80 	.word	0x0800bf80
 800a484:	3ff00000 	.word	0x3ff00000
 800a488:	40240000 	.word	0x40240000
 800a48c:	401c0000 	.word	0x401c0000
 800a490:	40140000 	.word	0x40140000
 800a494:	3fe00000 	.word	0x3fe00000
 800a498:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a49c:	465d      	mov	r5, fp
 800a49e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	4639      	mov	r1, r7
 800a4a6:	f7f6 f9f9 	bl	800089c <__aeabi_ddiv>
 800a4aa:	f7f6 fb7d 	bl	8000ba8 <__aeabi_d2iz>
 800a4ae:	4680      	mov	r8, r0
 800a4b0:	f7f6 f860 	bl	8000574 <__aeabi_i2d>
 800a4b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4b8:	f7f6 f8c6 	bl	8000648 <__aeabi_dmul>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	4639      	mov	r1, r7
 800a4c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a4c8:	f7f5 ff06 	bl	80002d8 <__aeabi_dsub>
 800a4cc:	f805 6b01 	strb.w	r6, [r5], #1
 800a4d0:	eba5 060b 	sub.w	r6, r5, fp
 800a4d4:	45b1      	cmp	r9, r6
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	460b      	mov	r3, r1
 800a4da:	d139      	bne.n	800a550 <_dtoa_r+0x6c8>
 800a4dc:	f7f5 fefe 	bl	80002dc <__adddf3>
 800a4e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4e4:	4606      	mov	r6, r0
 800a4e6:	460f      	mov	r7, r1
 800a4e8:	f7f6 fb3e 	bl	8000b68 <__aeabi_dcmpgt>
 800a4ec:	b9c8      	cbnz	r0, 800a522 <_dtoa_r+0x69a>
 800a4ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a4f2:	4630      	mov	r0, r6
 800a4f4:	4639      	mov	r1, r7
 800a4f6:	f7f6 fb0f 	bl	8000b18 <__aeabi_dcmpeq>
 800a4fa:	b110      	cbz	r0, 800a502 <_dtoa_r+0x67a>
 800a4fc:	f018 0f01 	tst.w	r8, #1
 800a500:	d10f      	bne.n	800a522 <_dtoa_r+0x69a>
 800a502:	9904      	ldr	r1, [sp, #16]
 800a504:	4620      	mov	r0, r4
 800a506:	f000 fac1 	bl	800aa8c <_Bfree>
 800a50a:	2300      	movs	r3, #0
 800a50c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a50e:	702b      	strb	r3, [r5, #0]
 800a510:	f10a 0301 	add.w	r3, sl, #1
 800a514:	6013      	str	r3, [r2, #0]
 800a516:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a518:	2b00      	cmp	r3, #0
 800a51a:	f000 8241 	beq.w	800a9a0 <_dtoa_r+0xb18>
 800a51e:	601d      	str	r5, [r3, #0]
 800a520:	e23e      	b.n	800a9a0 <_dtoa_r+0xb18>
 800a522:	f8cd a020 	str.w	sl, [sp, #32]
 800a526:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a52a:	2a39      	cmp	r2, #57	; 0x39
 800a52c:	f105 33ff 	add.w	r3, r5, #4294967295
 800a530:	d108      	bne.n	800a544 <_dtoa_r+0x6bc>
 800a532:	459b      	cmp	fp, r3
 800a534:	d10a      	bne.n	800a54c <_dtoa_r+0x6c4>
 800a536:	9b08      	ldr	r3, [sp, #32]
 800a538:	3301      	adds	r3, #1
 800a53a:	9308      	str	r3, [sp, #32]
 800a53c:	2330      	movs	r3, #48	; 0x30
 800a53e:	f88b 3000 	strb.w	r3, [fp]
 800a542:	465b      	mov	r3, fp
 800a544:	781a      	ldrb	r2, [r3, #0]
 800a546:	3201      	adds	r2, #1
 800a548:	701a      	strb	r2, [r3, #0]
 800a54a:	e78c      	b.n	800a466 <_dtoa_r+0x5de>
 800a54c:	461d      	mov	r5, r3
 800a54e:	e7ea      	b.n	800a526 <_dtoa_r+0x69e>
 800a550:	2200      	movs	r2, #0
 800a552:	4b9b      	ldr	r3, [pc, #620]	; (800a7c0 <_dtoa_r+0x938>)
 800a554:	f7f6 f878 	bl	8000648 <__aeabi_dmul>
 800a558:	2200      	movs	r2, #0
 800a55a:	2300      	movs	r3, #0
 800a55c:	4606      	mov	r6, r0
 800a55e:	460f      	mov	r7, r1
 800a560:	f7f6 fada 	bl	8000b18 <__aeabi_dcmpeq>
 800a564:	2800      	cmp	r0, #0
 800a566:	d09a      	beq.n	800a49e <_dtoa_r+0x616>
 800a568:	e7cb      	b.n	800a502 <_dtoa_r+0x67a>
 800a56a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a56c:	2a00      	cmp	r2, #0
 800a56e:	f000 808b 	beq.w	800a688 <_dtoa_r+0x800>
 800a572:	9a06      	ldr	r2, [sp, #24]
 800a574:	2a01      	cmp	r2, #1
 800a576:	dc6e      	bgt.n	800a656 <_dtoa_r+0x7ce>
 800a578:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a57a:	2a00      	cmp	r2, #0
 800a57c:	d067      	beq.n	800a64e <_dtoa_r+0x7c6>
 800a57e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a582:	9f07      	ldr	r7, [sp, #28]
 800a584:	9d05      	ldr	r5, [sp, #20]
 800a586:	9a05      	ldr	r2, [sp, #20]
 800a588:	2101      	movs	r1, #1
 800a58a:	441a      	add	r2, r3
 800a58c:	4620      	mov	r0, r4
 800a58e:	9205      	str	r2, [sp, #20]
 800a590:	4498      	add	r8, r3
 800a592:	f000 fb1b 	bl	800abcc <__i2b>
 800a596:	4606      	mov	r6, r0
 800a598:	2d00      	cmp	r5, #0
 800a59a:	dd0c      	ble.n	800a5b6 <_dtoa_r+0x72e>
 800a59c:	f1b8 0f00 	cmp.w	r8, #0
 800a5a0:	dd09      	ble.n	800a5b6 <_dtoa_r+0x72e>
 800a5a2:	4545      	cmp	r5, r8
 800a5a4:	9a05      	ldr	r2, [sp, #20]
 800a5a6:	462b      	mov	r3, r5
 800a5a8:	bfa8      	it	ge
 800a5aa:	4643      	movge	r3, r8
 800a5ac:	1ad2      	subs	r2, r2, r3
 800a5ae:	9205      	str	r2, [sp, #20]
 800a5b0:	1aed      	subs	r5, r5, r3
 800a5b2:	eba8 0803 	sub.w	r8, r8, r3
 800a5b6:	9b07      	ldr	r3, [sp, #28]
 800a5b8:	b1eb      	cbz	r3, 800a5f6 <_dtoa_r+0x76e>
 800a5ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d067      	beq.n	800a690 <_dtoa_r+0x808>
 800a5c0:	b18f      	cbz	r7, 800a5e6 <_dtoa_r+0x75e>
 800a5c2:	4631      	mov	r1, r6
 800a5c4:	463a      	mov	r2, r7
 800a5c6:	4620      	mov	r0, r4
 800a5c8:	f000 fba0 	bl	800ad0c <__pow5mult>
 800a5cc:	9a04      	ldr	r2, [sp, #16]
 800a5ce:	4601      	mov	r1, r0
 800a5d0:	4606      	mov	r6, r0
 800a5d2:	4620      	mov	r0, r4
 800a5d4:	f000 fb03 	bl	800abde <__multiply>
 800a5d8:	9904      	ldr	r1, [sp, #16]
 800a5da:	9008      	str	r0, [sp, #32]
 800a5dc:	4620      	mov	r0, r4
 800a5de:	f000 fa55 	bl	800aa8c <_Bfree>
 800a5e2:	9b08      	ldr	r3, [sp, #32]
 800a5e4:	9304      	str	r3, [sp, #16]
 800a5e6:	9b07      	ldr	r3, [sp, #28]
 800a5e8:	1bda      	subs	r2, r3, r7
 800a5ea:	d004      	beq.n	800a5f6 <_dtoa_r+0x76e>
 800a5ec:	9904      	ldr	r1, [sp, #16]
 800a5ee:	4620      	mov	r0, r4
 800a5f0:	f000 fb8c 	bl	800ad0c <__pow5mult>
 800a5f4:	9004      	str	r0, [sp, #16]
 800a5f6:	2101      	movs	r1, #1
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	f000 fae7 	bl	800abcc <__i2b>
 800a5fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a600:	4607      	mov	r7, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	f000 81d0 	beq.w	800a9a8 <_dtoa_r+0xb20>
 800a608:	461a      	mov	r2, r3
 800a60a:	4601      	mov	r1, r0
 800a60c:	4620      	mov	r0, r4
 800a60e:	f000 fb7d 	bl	800ad0c <__pow5mult>
 800a612:	9b06      	ldr	r3, [sp, #24]
 800a614:	2b01      	cmp	r3, #1
 800a616:	4607      	mov	r7, r0
 800a618:	dc40      	bgt.n	800a69c <_dtoa_r+0x814>
 800a61a:	9b00      	ldr	r3, [sp, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d139      	bne.n	800a694 <_dtoa_r+0x80c>
 800a620:	9b01      	ldr	r3, [sp, #4]
 800a622:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a626:	2b00      	cmp	r3, #0
 800a628:	d136      	bne.n	800a698 <_dtoa_r+0x810>
 800a62a:	9b01      	ldr	r3, [sp, #4]
 800a62c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a630:	0d1b      	lsrs	r3, r3, #20
 800a632:	051b      	lsls	r3, r3, #20
 800a634:	b12b      	cbz	r3, 800a642 <_dtoa_r+0x7ba>
 800a636:	9b05      	ldr	r3, [sp, #20]
 800a638:	3301      	adds	r3, #1
 800a63a:	9305      	str	r3, [sp, #20]
 800a63c:	f108 0801 	add.w	r8, r8, #1
 800a640:	2301      	movs	r3, #1
 800a642:	9307      	str	r3, [sp, #28]
 800a644:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a646:	2b00      	cmp	r3, #0
 800a648:	d12a      	bne.n	800a6a0 <_dtoa_r+0x818>
 800a64a:	2001      	movs	r0, #1
 800a64c:	e030      	b.n	800a6b0 <_dtoa_r+0x828>
 800a64e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a650:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a654:	e795      	b.n	800a582 <_dtoa_r+0x6fa>
 800a656:	9b07      	ldr	r3, [sp, #28]
 800a658:	f109 37ff 	add.w	r7, r9, #4294967295
 800a65c:	42bb      	cmp	r3, r7
 800a65e:	bfbf      	itttt	lt
 800a660:	9b07      	ldrlt	r3, [sp, #28]
 800a662:	9707      	strlt	r7, [sp, #28]
 800a664:	1afa      	sublt	r2, r7, r3
 800a666:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a668:	bfbb      	ittet	lt
 800a66a:	189b      	addlt	r3, r3, r2
 800a66c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a66e:	1bdf      	subge	r7, r3, r7
 800a670:	2700      	movlt	r7, #0
 800a672:	f1b9 0f00 	cmp.w	r9, #0
 800a676:	bfb5      	itete	lt
 800a678:	9b05      	ldrlt	r3, [sp, #20]
 800a67a:	9d05      	ldrge	r5, [sp, #20]
 800a67c:	eba3 0509 	sublt.w	r5, r3, r9
 800a680:	464b      	movge	r3, r9
 800a682:	bfb8      	it	lt
 800a684:	2300      	movlt	r3, #0
 800a686:	e77e      	b.n	800a586 <_dtoa_r+0x6fe>
 800a688:	9f07      	ldr	r7, [sp, #28]
 800a68a:	9d05      	ldr	r5, [sp, #20]
 800a68c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a68e:	e783      	b.n	800a598 <_dtoa_r+0x710>
 800a690:	9a07      	ldr	r2, [sp, #28]
 800a692:	e7ab      	b.n	800a5ec <_dtoa_r+0x764>
 800a694:	2300      	movs	r3, #0
 800a696:	e7d4      	b.n	800a642 <_dtoa_r+0x7ba>
 800a698:	9b00      	ldr	r3, [sp, #0]
 800a69a:	e7d2      	b.n	800a642 <_dtoa_r+0x7ba>
 800a69c:	2300      	movs	r3, #0
 800a69e:	9307      	str	r3, [sp, #28]
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a6a6:	6918      	ldr	r0, [r3, #16]
 800a6a8:	f000 fa42 	bl	800ab30 <__hi0bits>
 800a6ac:	f1c0 0020 	rsb	r0, r0, #32
 800a6b0:	4440      	add	r0, r8
 800a6b2:	f010 001f 	ands.w	r0, r0, #31
 800a6b6:	d047      	beq.n	800a748 <_dtoa_r+0x8c0>
 800a6b8:	f1c0 0320 	rsb	r3, r0, #32
 800a6bc:	2b04      	cmp	r3, #4
 800a6be:	dd3b      	ble.n	800a738 <_dtoa_r+0x8b0>
 800a6c0:	9b05      	ldr	r3, [sp, #20]
 800a6c2:	f1c0 001c 	rsb	r0, r0, #28
 800a6c6:	4403      	add	r3, r0
 800a6c8:	9305      	str	r3, [sp, #20]
 800a6ca:	4405      	add	r5, r0
 800a6cc:	4480      	add	r8, r0
 800a6ce:	9b05      	ldr	r3, [sp, #20]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	dd05      	ble.n	800a6e0 <_dtoa_r+0x858>
 800a6d4:	461a      	mov	r2, r3
 800a6d6:	9904      	ldr	r1, [sp, #16]
 800a6d8:	4620      	mov	r0, r4
 800a6da:	f000 fb65 	bl	800ada8 <__lshift>
 800a6de:	9004      	str	r0, [sp, #16]
 800a6e0:	f1b8 0f00 	cmp.w	r8, #0
 800a6e4:	dd05      	ble.n	800a6f2 <_dtoa_r+0x86a>
 800a6e6:	4639      	mov	r1, r7
 800a6e8:	4642      	mov	r2, r8
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	f000 fb5c 	bl	800ada8 <__lshift>
 800a6f0:	4607      	mov	r7, r0
 800a6f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6f4:	b353      	cbz	r3, 800a74c <_dtoa_r+0x8c4>
 800a6f6:	4639      	mov	r1, r7
 800a6f8:	9804      	ldr	r0, [sp, #16]
 800a6fa:	f000 fba9 	bl	800ae50 <__mcmp>
 800a6fe:	2800      	cmp	r0, #0
 800a700:	da24      	bge.n	800a74c <_dtoa_r+0x8c4>
 800a702:	2300      	movs	r3, #0
 800a704:	220a      	movs	r2, #10
 800a706:	9904      	ldr	r1, [sp, #16]
 800a708:	4620      	mov	r0, r4
 800a70a:	f000 f9d6 	bl	800aaba <__multadd>
 800a70e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a710:	9004      	str	r0, [sp, #16]
 800a712:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a716:	2b00      	cmp	r3, #0
 800a718:	f000 814d 	beq.w	800a9b6 <_dtoa_r+0xb2e>
 800a71c:	2300      	movs	r3, #0
 800a71e:	4631      	mov	r1, r6
 800a720:	220a      	movs	r2, #10
 800a722:	4620      	mov	r0, r4
 800a724:	f000 f9c9 	bl	800aaba <__multadd>
 800a728:	9b02      	ldr	r3, [sp, #8]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	4606      	mov	r6, r0
 800a72e:	dc4f      	bgt.n	800a7d0 <_dtoa_r+0x948>
 800a730:	9b06      	ldr	r3, [sp, #24]
 800a732:	2b02      	cmp	r3, #2
 800a734:	dd4c      	ble.n	800a7d0 <_dtoa_r+0x948>
 800a736:	e011      	b.n	800a75c <_dtoa_r+0x8d4>
 800a738:	d0c9      	beq.n	800a6ce <_dtoa_r+0x846>
 800a73a:	9a05      	ldr	r2, [sp, #20]
 800a73c:	331c      	adds	r3, #28
 800a73e:	441a      	add	r2, r3
 800a740:	9205      	str	r2, [sp, #20]
 800a742:	441d      	add	r5, r3
 800a744:	4498      	add	r8, r3
 800a746:	e7c2      	b.n	800a6ce <_dtoa_r+0x846>
 800a748:	4603      	mov	r3, r0
 800a74a:	e7f6      	b.n	800a73a <_dtoa_r+0x8b2>
 800a74c:	f1b9 0f00 	cmp.w	r9, #0
 800a750:	dc38      	bgt.n	800a7c4 <_dtoa_r+0x93c>
 800a752:	9b06      	ldr	r3, [sp, #24]
 800a754:	2b02      	cmp	r3, #2
 800a756:	dd35      	ble.n	800a7c4 <_dtoa_r+0x93c>
 800a758:	f8cd 9008 	str.w	r9, [sp, #8]
 800a75c:	9b02      	ldr	r3, [sp, #8]
 800a75e:	b963      	cbnz	r3, 800a77a <_dtoa_r+0x8f2>
 800a760:	4639      	mov	r1, r7
 800a762:	2205      	movs	r2, #5
 800a764:	4620      	mov	r0, r4
 800a766:	f000 f9a8 	bl	800aaba <__multadd>
 800a76a:	4601      	mov	r1, r0
 800a76c:	4607      	mov	r7, r0
 800a76e:	9804      	ldr	r0, [sp, #16]
 800a770:	f000 fb6e 	bl	800ae50 <__mcmp>
 800a774:	2800      	cmp	r0, #0
 800a776:	f73f adcc 	bgt.w	800a312 <_dtoa_r+0x48a>
 800a77a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a77c:	465d      	mov	r5, fp
 800a77e:	ea6f 0a03 	mvn.w	sl, r3
 800a782:	f04f 0900 	mov.w	r9, #0
 800a786:	4639      	mov	r1, r7
 800a788:	4620      	mov	r0, r4
 800a78a:	f000 f97f 	bl	800aa8c <_Bfree>
 800a78e:	2e00      	cmp	r6, #0
 800a790:	f43f aeb7 	beq.w	800a502 <_dtoa_r+0x67a>
 800a794:	f1b9 0f00 	cmp.w	r9, #0
 800a798:	d005      	beq.n	800a7a6 <_dtoa_r+0x91e>
 800a79a:	45b1      	cmp	r9, r6
 800a79c:	d003      	beq.n	800a7a6 <_dtoa_r+0x91e>
 800a79e:	4649      	mov	r1, r9
 800a7a0:	4620      	mov	r0, r4
 800a7a2:	f000 f973 	bl	800aa8c <_Bfree>
 800a7a6:	4631      	mov	r1, r6
 800a7a8:	4620      	mov	r0, r4
 800a7aa:	f000 f96f 	bl	800aa8c <_Bfree>
 800a7ae:	e6a8      	b.n	800a502 <_dtoa_r+0x67a>
 800a7b0:	2700      	movs	r7, #0
 800a7b2:	463e      	mov	r6, r7
 800a7b4:	e7e1      	b.n	800a77a <_dtoa_r+0x8f2>
 800a7b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a7ba:	463e      	mov	r6, r7
 800a7bc:	e5a9      	b.n	800a312 <_dtoa_r+0x48a>
 800a7be:	bf00      	nop
 800a7c0:	40240000 	.word	0x40240000
 800a7c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7c6:	f8cd 9008 	str.w	r9, [sp, #8]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	f000 80fa 	beq.w	800a9c4 <_dtoa_r+0xb3c>
 800a7d0:	2d00      	cmp	r5, #0
 800a7d2:	dd05      	ble.n	800a7e0 <_dtoa_r+0x958>
 800a7d4:	4631      	mov	r1, r6
 800a7d6:	462a      	mov	r2, r5
 800a7d8:	4620      	mov	r0, r4
 800a7da:	f000 fae5 	bl	800ada8 <__lshift>
 800a7de:	4606      	mov	r6, r0
 800a7e0:	9b07      	ldr	r3, [sp, #28]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d04c      	beq.n	800a880 <_dtoa_r+0x9f8>
 800a7e6:	6871      	ldr	r1, [r6, #4]
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	f000 f91b 	bl	800aa24 <_Balloc>
 800a7ee:	6932      	ldr	r2, [r6, #16]
 800a7f0:	3202      	adds	r2, #2
 800a7f2:	4605      	mov	r5, r0
 800a7f4:	0092      	lsls	r2, r2, #2
 800a7f6:	f106 010c 	add.w	r1, r6, #12
 800a7fa:	300c      	adds	r0, #12
 800a7fc:	f7fe fdc2 	bl	8009384 <memcpy>
 800a800:	2201      	movs	r2, #1
 800a802:	4629      	mov	r1, r5
 800a804:	4620      	mov	r0, r4
 800a806:	f000 facf 	bl	800ada8 <__lshift>
 800a80a:	9b00      	ldr	r3, [sp, #0]
 800a80c:	f8cd b014 	str.w	fp, [sp, #20]
 800a810:	f003 0301 	and.w	r3, r3, #1
 800a814:	46b1      	mov	r9, r6
 800a816:	9307      	str	r3, [sp, #28]
 800a818:	4606      	mov	r6, r0
 800a81a:	4639      	mov	r1, r7
 800a81c:	9804      	ldr	r0, [sp, #16]
 800a81e:	f7ff faa7 	bl	8009d70 <quorem>
 800a822:	4649      	mov	r1, r9
 800a824:	4605      	mov	r5, r0
 800a826:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a82a:	9804      	ldr	r0, [sp, #16]
 800a82c:	f000 fb10 	bl	800ae50 <__mcmp>
 800a830:	4632      	mov	r2, r6
 800a832:	9000      	str	r0, [sp, #0]
 800a834:	4639      	mov	r1, r7
 800a836:	4620      	mov	r0, r4
 800a838:	f000 fb24 	bl	800ae84 <__mdiff>
 800a83c:	68c3      	ldr	r3, [r0, #12]
 800a83e:	4602      	mov	r2, r0
 800a840:	bb03      	cbnz	r3, 800a884 <_dtoa_r+0x9fc>
 800a842:	4601      	mov	r1, r0
 800a844:	9008      	str	r0, [sp, #32]
 800a846:	9804      	ldr	r0, [sp, #16]
 800a848:	f000 fb02 	bl	800ae50 <__mcmp>
 800a84c:	9a08      	ldr	r2, [sp, #32]
 800a84e:	4603      	mov	r3, r0
 800a850:	4611      	mov	r1, r2
 800a852:	4620      	mov	r0, r4
 800a854:	9308      	str	r3, [sp, #32]
 800a856:	f000 f919 	bl	800aa8c <_Bfree>
 800a85a:	9b08      	ldr	r3, [sp, #32]
 800a85c:	b9a3      	cbnz	r3, 800a888 <_dtoa_r+0xa00>
 800a85e:	9a06      	ldr	r2, [sp, #24]
 800a860:	b992      	cbnz	r2, 800a888 <_dtoa_r+0xa00>
 800a862:	9a07      	ldr	r2, [sp, #28]
 800a864:	b982      	cbnz	r2, 800a888 <_dtoa_r+0xa00>
 800a866:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a86a:	d029      	beq.n	800a8c0 <_dtoa_r+0xa38>
 800a86c:	9b00      	ldr	r3, [sp, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	dd01      	ble.n	800a876 <_dtoa_r+0x9ee>
 800a872:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a876:	9b05      	ldr	r3, [sp, #20]
 800a878:	1c5d      	adds	r5, r3, #1
 800a87a:	f883 8000 	strb.w	r8, [r3]
 800a87e:	e782      	b.n	800a786 <_dtoa_r+0x8fe>
 800a880:	4630      	mov	r0, r6
 800a882:	e7c2      	b.n	800a80a <_dtoa_r+0x982>
 800a884:	2301      	movs	r3, #1
 800a886:	e7e3      	b.n	800a850 <_dtoa_r+0x9c8>
 800a888:	9a00      	ldr	r2, [sp, #0]
 800a88a:	2a00      	cmp	r2, #0
 800a88c:	db04      	blt.n	800a898 <_dtoa_r+0xa10>
 800a88e:	d125      	bne.n	800a8dc <_dtoa_r+0xa54>
 800a890:	9a06      	ldr	r2, [sp, #24]
 800a892:	bb1a      	cbnz	r2, 800a8dc <_dtoa_r+0xa54>
 800a894:	9a07      	ldr	r2, [sp, #28]
 800a896:	bb0a      	cbnz	r2, 800a8dc <_dtoa_r+0xa54>
 800a898:	2b00      	cmp	r3, #0
 800a89a:	ddec      	ble.n	800a876 <_dtoa_r+0x9ee>
 800a89c:	2201      	movs	r2, #1
 800a89e:	9904      	ldr	r1, [sp, #16]
 800a8a0:	4620      	mov	r0, r4
 800a8a2:	f000 fa81 	bl	800ada8 <__lshift>
 800a8a6:	4639      	mov	r1, r7
 800a8a8:	9004      	str	r0, [sp, #16]
 800a8aa:	f000 fad1 	bl	800ae50 <__mcmp>
 800a8ae:	2800      	cmp	r0, #0
 800a8b0:	dc03      	bgt.n	800a8ba <_dtoa_r+0xa32>
 800a8b2:	d1e0      	bne.n	800a876 <_dtoa_r+0x9ee>
 800a8b4:	f018 0f01 	tst.w	r8, #1
 800a8b8:	d0dd      	beq.n	800a876 <_dtoa_r+0x9ee>
 800a8ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a8be:	d1d8      	bne.n	800a872 <_dtoa_r+0x9ea>
 800a8c0:	9b05      	ldr	r3, [sp, #20]
 800a8c2:	9a05      	ldr	r2, [sp, #20]
 800a8c4:	1c5d      	adds	r5, r3, #1
 800a8c6:	2339      	movs	r3, #57	; 0x39
 800a8c8:	7013      	strb	r3, [r2, #0]
 800a8ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a8ce:	2b39      	cmp	r3, #57	; 0x39
 800a8d0:	f105 32ff 	add.w	r2, r5, #4294967295
 800a8d4:	d04f      	beq.n	800a976 <_dtoa_r+0xaee>
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	7013      	strb	r3, [r2, #0]
 800a8da:	e754      	b.n	800a786 <_dtoa_r+0x8fe>
 800a8dc:	9a05      	ldr	r2, [sp, #20]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	f102 0501 	add.w	r5, r2, #1
 800a8e4:	dd06      	ble.n	800a8f4 <_dtoa_r+0xa6c>
 800a8e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a8ea:	d0e9      	beq.n	800a8c0 <_dtoa_r+0xa38>
 800a8ec:	f108 0801 	add.w	r8, r8, #1
 800a8f0:	9b05      	ldr	r3, [sp, #20]
 800a8f2:	e7c2      	b.n	800a87a <_dtoa_r+0x9f2>
 800a8f4:	9a02      	ldr	r2, [sp, #8]
 800a8f6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a8fa:	eba5 030b 	sub.w	r3, r5, fp
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d021      	beq.n	800a946 <_dtoa_r+0xabe>
 800a902:	2300      	movs	r3, #0
 800a904:	220a      	movs	r2, #10
 800a906:	9904      	ldr	r1, [sp, #16]
 800a908:	4620      	mov	r0, r4
 800a90a:	f000 f8d6 	bl	800aaba <__multadd>
 800a90e:	45b1      	cmp	r9, r6
 800a910:	9004      	str	r0, [sp, #16]
 800a912:	f04f 0300 	mov.w	r3, #0
 800a916:	f04f 020a 	mov.w	r2, #10
 800a91a:	4649      	mov	r1, r9
 800a91c:	4620      	mov	r0, r4
 800a91e:	d105      	bne.n	800a92c <_dtoa_r+0xaa4>
 800a920:	f000 f8cb 	bl	800aaba <__multadd>
 800a924:	4681      	mov	r9, r0
 800a926:	4606      	mov	r6, r0
 800a928:	9505      	str	r5, [sp, #20]
 800a92a:	e776      	b.n	800a81a <_dtoa_r+0x992>
 800a92c:	f000 f8c5 	bl	800aaba <__multadd>
 800a930:	4631      	mov	r1, r6
 800a932:	4681      	mov	r9, r0
 800a934:	2300      	movs	r3, #0
 800a936:	220a      	movs	r2, #10
 800a938:	4620      	mov	r0, r4
 800a93a:	f000 f8be 	bl	800aaba <__multadd>
 800a93e:	4606      	mov	r6, r0
 800a940:	e7f2      	b.n	800a928 <_dtoa_r+0xaa0>
 800a942:	f04f 0900 	mov.w	r9, #0
 800a946:	2201      	movs	r2, #1
 800a948:	9904      	ldr	r1, [sp, #16]
 800a94a:	4620      	mov	r0, r4
 800a94c:	f000 fa2c 	bl	800ada8 <__lshift>
 800a950:	4639      	mov	r1, r7
 800a952:	9004      	str	r0, [sp, #16]
 800a954:	f000 fa7c 	bl	800ae50 <__mcmp>
 800a958:	2800      	cmp	r0, #0
 800a95a:	dcb6      	bgt.n	800a8ca <_dtoa_r+0xa42>
 800a95c:	d102      	bne.n	800a964 <_dtoa_r+0xadc>
 800a95e:	f018 0f01 	tst.w	r8, #1
 800a962:	d1b2      	bne.n	800a8ca <_dtoa_r+0xa42>
 800a964:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a968:	2b30      	cmp	r3, #48	; 0x30
 800a96a:	f105 32ff 	add.w	r2, r5, #4294967295
 800a96e:	f47f af0a 	bne.w	800a786 <_dtoa_r+0x8fe>
 800a972:	4615      	mov	r5, r2
 800a974:	e7f6      	b.n	800a964 <_dtoa_r+0xadc>
 800a976:	4593      	cmp	fp, r2
 800a978:	d105      	bne.n	800a986 <_dtoa_r+0xafe>
 800a97a:	2331      	movs	r3, #49	; 0x31
 800a97c:	f10a 0a01 	add.w	sl, sl, #1
 800a980:	f88b 3000 	strb.w	r3, [fp]
 800a984:	e6ff      	b.n	800a786 <_dtoa_r+0x8fe>
 800a986:	4615      	mov	r5, r2
 800a988:	e79f      	b.n	800a8ca <_dtoa_r+0xa42>
 800a98a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a9f0 <_dtoa_r+0xb68>
 800a98e:	e007      	b.n	800a9a0 <_dtoa_r+0xb18>
 800a990:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a992:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a9f4 <_dtoa_r+0xb6c>
 800a996:	b11b      	cbz	r3, 800a9a0 <_dtoa_r+0xb18>
 800a998:	f10b 0308 	add.w	r3, fp, #8
 800a99c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a99e:	6013      	str	r3, [r2, #0]
 800a9a0:	4658      	mov	r0, fp
 800a9a2:	b017      	add	sp, #92	; 0x5c
 800a9a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a8:	9b06      	ldr	r3, [sp, #24]
 800a9aa:	2b01      	cmp	r3, #1
 800a9ac:	f77f ae35 	ble.w	800a61a <_dtoa_r+0x792>
 800a9b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9b2:	9307      	str	r3, [sp, #28]
 800a9b4:	e649      	b.n	800a64a <_dtoa_r+0x7c2>
 800a9b6:	9b02      	ldr	r3, [sp, #8]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	dc03      	bgt.n	800a9c4 <_dtoa_r+0xb3c>
 800a9bc:	9b06      	ldr	r3, [sp, #24]
 800a9be:	2b02      	cmp	r3, #2
 800a9c0:	f73f aecc 	bgt.w	800a75c <_dtoa_r+0x8d4>
 800a9c4:	465d      	mov	r5, fp
 800a9c6:	4639      	mov	r1, r7
 800a9c8:	9804      	ldr	r0, [sp, #16]
 800a9ca:	f7ff f9d1 	bl	8009d70 <quorem>
 800a9ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a9d2:	f805 8b01 	strb.w	r8, [r5], #1
 800a9d6:	9a02      	ldr	r2, [sp, #8]
 800a9d8:	eba5 030b 	sub.w	r3, r5, fp
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	ddb0      	ble.n	800a942 <_dtoa_r+0xaba>
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	220a      	movs	r2, #10
 800a9e4:	9904      	ldr	r1, [sp, #16]
 800a9e6:	4620      	mov	r0, r4
 800a9e8:	f000 f867 	bl	800aaba <__multadd>
 800a9ec:	9004      	str	r0, [sp, #16]
 800a9ee:	e7ea      	b.n	800a9c6 <_dtoa_r+0xb3e>
 800a9f0:	0800bf4c 	.word	0x0800bf4c
 800a9f4:	0800bf70 	.word	0x0800bf70

0800a9f8 <_localeconv_r>:
 800a9f8:	4b04      	ldr	r3, [pc, #16]	; (800aa0c <_localeconv_r+0x14>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	6a18      	ldr	r0, [r3, #32]
 800a9fe:	4b04      	ldr	r3, [pc, #16]	; (800aa10 <_localeconv_r+0x18>)
 800aa00:	2800      	cmp	r0, #0
 800aa02:	bf08      	it	eq
 800aa04:	4618      	moveq	r0, r3
 800aa06:	30f0      	adds	r0, #240	; 0xf0
 800aa08:	4770      	bx	lr
 800aa0a:	bf00      	nop
 800aa0c:	2000002c 	.word	0x2000002c
 800aa10:	20000090 	.word	0x20000090

0800aa14 <malloc>:
 800aa14:	4b02      	ldr	r3, [pc, #8]	; (800aa20 <malloc+0xc>)
 800aa16:	4601      	mov	r1, r0
 800aa18:	6818      	ldr	r0, [r3, #0]
 800aa1a:	f000 bb3b 	b.w	800b094 <_malloc_r>
 800aa1e:	bf00      	nop
 800aa20:	2000002c 	.word	0x2000002c

0800aa24 <_Balloc>:
 800aa24:	b570      	push	{r4, r5, r6, lr}
 800aa26:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa28:	4604      	mov	r4, r0
 800aa2a:	460e      	mov	r6, r1
 800aa2c:	b93d      	cbnz	r5, 800aa3e <_Balloc+0x1a>
 800aa2e:	2010      	movs	r0, #16
 800aa30:	f7ff fff0 	bl	800aa14 <malloc>
 800aa34:	6260      	str	r0, [r4, #36]	; 0x24
 800aa36:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aa3a:	6005      	str	r5, [r0, #0]
 800aa3c:	60c5      	str	r5, [r0, #12]
 800aa3e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa40:	68eb      	ldr	r3, [r5, #12]
 800aa42:	b183      	cbz	r3, 800aa66 <_Balloc+0x42>
 800aa44:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800aa4c:	b9b8      	cbnz	r0, 800aa7e <_Balloc+0x5a>
 800aa4e:	2101      	movs	r1, #1
 800aa50:	fa01 f506 	lsl.w	r5, r1, r6
 800aa54:	1d6a      	adds	r2, r5, #5
 800aa56:	0092      	lsls	r2, r2, #2
 800aa58:	4620      	mov	r0, r4
 800aa5a:	f000 fabf 	bl	800afdc <_calloc_r>
 800aa5e:	b160      	cbz	r0, 800aa7a <_Balloc+0x56>
 800aa60:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800aa64:	e00e      	b.n	800aa84 <_Balloc+0x60>
 800aa66:	2221      	movs	r2, #33	; 0x21
 800aa68:	2104      	movs	r1, #4
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	f000 fab6 	bl	800afdc <_calloc_r>
 800aa70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa72:	60e8      	str	r0, [r5, #12]
 800aa74:	68db      	ldr	r3, [r3, #12]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d1e4      	bne.n	800aa44 <_Balloc+0x20>
 800aa7a:	2000      	movs	r0, #0
 800aa7c:	bd70      	pop	{r4, r5, r6, pc}
 800aa7e:	6802      	ldr	r2, [r0, #0]
 800aa80:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aa84:	2300      	movs	r3, #0
 800aa86:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa8a:	e7f7      	b.n	800aa7c <_Balloc+0x58>

0800aa8c <_Bfree>:
 800aa8c:	b570      	push	{r4, r5, r6, lr}
 800aa8e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aa90:	4606      	mov	r6, r0
 800aa92:	460d      	mov	r5, r1
 800aa94:	b93c      	cbnz	r4, 800aaa6 <_Bfree+0x1a>
 800aa96:	2010      	movs	r0, #16
 800aa98:	f7ff ffbc 	bl	800aa14 <malloc>
 800aa9c:	6270      	str	r0, [r6, #36]	; 0x24
 800aa9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aaa2:	6004      	str	r4, [r0, #0]
 800aaa4:	60c4      	str	r4, [r0, #12]
 800aaa6:	b13d      	cbz	r5, 800aab8 <_Bfree+0x2c>
 800aaa8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aaaa:	686a      	ldr	r2, [r5, #4]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aab2:	6029      	str	r1, [r5, #0]
 800aab4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800aab8:	bd70      	pop	{r4, r5, r6, pc}

0800aaba <__multadd>:
 800aaba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aabe:	690d      	ldr	r5, [r1, #16]
 800aac0:	461f      	mov	r7, r3
 800aac2:	4606      	mov	r6, r0
 800aac4:	460c      	mov	r4, r1
 800aac6:	f101 0c14 	add.w	ip, r1, #20
 800aaca:	2300      	movs	r3, #0
 800aacc:	f8dc 0000 	ldr.w	r0, [ip]
 800aad0:	b281      	uxth	r1, r0
 800aad2:	fb02 7101 	mla	r1, r2, r1, r7
 800aad6:	0c0f      	lsrs	r7, r1, #16
 800aad8:	0c00      	lsrs	r0, r0, #16
 800aada:	fb02 7000 	mla	r0, r2, r0, r7
 800aade:	b289      	uxth	r1, r1
 800aae0:	3301      	adds	r3, #1
 800aae2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800aae6:	429d      	cmp	r5, r3
 800aae8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800aaec:	f84c 1b04 	str.w	r1, [ip], #4
 800aaf0:	dcec      	bgt.n	800aacc <__multadd+0x12>
 800aaf2:	b1d7      	cbz	r7, 800ab2a <__multadd+0x70>
 800aaf4:	68a3      	ldr	r3, [r4, #8]
 800aaf6:	42ab      	cmp	r3, r5
 800aaf8:	dc12      	bgt.n	800ab20 <__multadd+0x66>
 800aafa:	6861      	ldr	r1, [r4, #4]
 800aafc:	4630      	mov	r0, r6
 800aafe:	3101      	adds	r1, #1
 800ab00:	f7ff ff90 	bl	800aa24 <_Balloc>
 800ab04:	6922      	ldr	r2, [r4, #16]
 800ab06:	3202      	adds	r2, #2
 800ab08:	f104 010c 	add.w	r1, r4, #12
 800ab0c:	4680      	mov	r8, r0
 800ab0e:	0092      	lsls	r2, r2, #2
 800ab10:	300c      	adds	r0, #12
 800ab12:	f7fe fc37 	bl	8009384 <memcpy>
 800ab16:	4621      	mov	r1, r4
 800ab18:	4630      	mov	r0, r6
 800ab1a:	f7ff ffb7 	bl	800aa8c <_Bfree>
 800ab1e:	4644      	mov	r4, r8
 800ab20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab24:	3501      	adds	r5, #1
 800ab26:	615f      	str	r7, [r3, #20]
 800ab28:	6125      	str	r5, [r4, #16]
 800ab2a:	4620      	mov	r0, r4
 800ab2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ab30 <__hi0bits>:
 800ab30:	0c02      	lsrs	r2, r0, #16
 800ab32:	0412      	lsls	r2, r2, #16
 800ab34:	4603      	mov	r3, r0
 800ab36:	b9b2      	cbnz	r2, 800ab66 <__hi0bits+0x36>
 800ab38:	0403      	lsls	r3, r0, #16
 800ab3a:	2010      	movs	r0, #16
 800ab3c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ab40:	bf04      	itt	eq
 800ab42:	021b      	lsleq	r3, r3, #8
 800ab44:	3008      	addeq	r0, #8
 800ab46:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ab4a:	bf04      	itt	eq
 800ab4c:	011b      	lsleq	r3, r3, #4
 800ab4e:	3004      	addeq	r0, #4
 800ab50:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ab54:	bf04      	itt	eq
 800ab56:	009b      	lsleq	r3, r3, #2
 800ab58:	3002      	addeq	r0, #2
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	db06      	blt.n	800ab6c <__hi0bits+0x3c>
 800ab5e:	005b      	lsls	r3, r3, #1
 800ab60:	d503      	bpl.n	800ab6a <__hi0bits+0x3a>
 800ab62:	3001      	adds	r0, #1
 800ab64:	4770      	bx	lr
 800ab66:	2000      	movs	r0, #0
 800ab68:	e7e8      	b.n	800ab3c <__hi0bits+0xc>
 800ab6a:	2020      	movs	r0, #32
 800ab6c:	4770      	bx	lr

0800ab6e <__lo0bits>:
 800ab6e:	6803      	ldr	r3, [r0, #0]
 800ab70:	f013 0207 	ands.w	r2, r3, #7
 800ab74:	4601      	mov	r1, r0
 800ab76:	d00b      	beq.n	800ab90 <__lo0bits+0x22>
 800ab78:	07da      	lsls	r2, r3, #31
 800ab7a:	d423      	bmi.n	800abc4 <__lo0bits+0x56>
 800ab7c:	0798      	lsls	r0, r3, #30
 800ab7e:	bf49      	itett	mi
 800ab80:	085b      	lsrmi	r3, r3, #1
 800ab82:	089b      	lsrpl	r3, r3, #2
 800ab84:	2001      	movmi	r0, #1
 800ab86:	600b      	strmi	r3, [r1, #0]
 800ab88:	bf5c      	itt	pl
 800ab8a:	600b      	strpl	r3, [r1, #0]
 800ab8c:	2002      	movpl	r0, #2
 800ab8e:	4770      	bx	lr
 800ab90:	b298      	uxth	r0, r3
 800ab92:	b9a8      	cbnz	r0, 800abc0 <__lo0bits+0x52>
 800ab94:	0c1b      	lsrs	r3, r3, #16
 800ab96:	2010      	movs	r0, #16
 800ab98:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ab9c:	bf04      	itt	eq
 800ab9e:	0a1b      	lsreq	r3, r3, #8
 800aba0:	3008      	addeq	r0, #8
 800aba2:	071a      	lsls	r2, r3, #28
 800aba4:	bf04      	itt	eq
 800aba6:	091b      	lsreq	r3, r3, #4
 800aba8:	3004      	addeq	r0, #4
 800abaa:	079a      	lsls	r2, r3, #30
 800abac:	bf04      	itt	eq
 800abae:	089b      	lsreq	r3, r3, #2
 800abb0:	3002      	addeq	r0, #2
 800abb2:	07da      	lsls	r2, r3, #31
 800abb4:	d402      	bmi.n	800abbc <__lo0bits+0x4e>
 800abb6:	085b      	lsrs	r3, r3, #1
 800abb8:	d006      	beq.n	800abc8 <__lo0bits+0x5a>
 800abba:	3001      	adds	r0, #1
 800abbc:	600b      	str	r3, [r1, #0]
 800abbe:	4770      	bx	lr
 800abc0:	4610      	mov	r0, r2
 800abc2:	e7e9      	b.n	800ab98 <__lo0bits+0x2a>
 800abc4:	2000      	movs	r0, #0
 800abc6:	4770      	bx	lr
 800abc8:	2020      	movs	r0, #32
 800abca:	4770      	bx	lr

0800abcc <__i2b>:
 800abcc:	b510      	push	{r4, lr}
 800abce:	460c      	mov	r4, r1
 800abd0:	2101      	movs	r1, #1
 800abd2:	f7ff ff27 	bl	800aa24 <_Balloc>
 800abd6:	2201      	movs	r2, #1
 800abd8:	6144      	str	r4, [r0, #20]
 800abda:	6102      	str	r2, [r0, #16]
 800abdc:	bd10      	pop	{r4, pc}

0800abde <__multiply>:
 800abde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abe2:	4614      	mov	r4, r2
 800abe4:	690a      	ldr	r2, [r1, #16]
 800abe6:	6923      	ldr	r3, [r4, #16]
 800abe8:	429a      	cmp	r2, r3
 800abea:	bfb8      	it	lt
 800abec:	460b      	movlt	r3, r1
 800abee:	4688      	mov	r8, r1
 800abf0:	bfbc      	itt	lt
 800abf2:	46a0      	movlt	r8, r4
 800abf4:	461c      	movlt	r4, r3
 800abf6:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800abfa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800abfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac02:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ac06:	eb07 0609 	add.w	r6, r7, r9
 800ac0a:	42b3      	cmp	r3, r6
 800ac0c:	bfb8      	it	lt
 800ac0e:	3101      	addlt	r1, #1
 800ac10:	f7ff ff08 	bl	800aa24 <_Balloc>
 800ac14:	f100 0514 	add.w	r5, r0, #20
 800ac18:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ac1c:	462b      	mov	r3, r5
 800ac1e:	2200      	movs	r2, #0
 800ac20:	4573      	cmp	r3, lr
 800ac22:	d316      	bcc.n	800ac52 <__multiply+0x74>
 800ac24:	f104 0214 	add.w	r2, r4, #20
 800ac28:	f108 0114 	add.w	r1, r8, #20
 800ac2c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ac30:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ac34:	9300      	str	r3, [sp, #0]
 800ac36:	9b00      	ldr	r3, [sp, #0]
 800ac38:	9201      	str	r2, [sp, #4]
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d80c      	bhi.n	800ac58 <__multiply+0x7a>
 800ac3e:	2e00      	cmp	r6, #0
 800ac40:	dd03      	ble.n	800ac4a <__multiply+0x6c>
 800ac42:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d05d      	beq.n	800ad06 <__multiply+0x128>
 800ac4a:	6106      	str	r6, [r0, #16]
 800ac4c:	b003      	add	sp, #12
 800ac4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac52:	f843 2b04 	str.w	r2, [r3], #4
 800ac56:	e7e3      	b.n	800ac20 <__multiply+0x42>
 800ac58:	f8b2 b000 	ldrh.w	fp, [r2]
 800ac5c:	f1bb 0f00 	cmp.w	fp, #0
 800ac60:	d023      	beq.n	800acaa <__multiply+0xcc>
 800ac62:	4689      	mov	r9, r1
 800ac64:	46ac      	mov	ip, r5
 800ac66:	f04f 0800 	mov.w	r8, #0
 800ac6a:	f859 4b04 	ldr.w	r4, [r9], #4
 800ac6e:	f8dc a000 	ldr.w	sl, [ip]
 800ac72:	b2a3      	uxth	r3, r4
 800ac74:	fa1f fa8a 	uxth.w	sl, sl
 800ac78:	fb0b a303 	mla	r3, fp, r3, sl
 800ac7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ac80:	f8dc 4000 	ldr.w	r4, [ip]
 800ac84:	4443      	add	r3, r8
 800ac86:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ac8a:	fb0b 840a 	mla	r4, fp, sl, r8
 800ac8e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ac92:	46e2      	mov	sl, ip
 800ac94:	b29b      	uxth	r3, r3
 800ac96:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ac9a:	454f      	cmp	r7, r9
 800ac9c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800aca0:	f84a 3b04 	str.w	r3, [sl], #4
 800aca4:	d82b      	bhi.n	800acfe <__multiply+0x120>
 800aca6:	f8cc 8004 	str.w	r8, [ip, #4]
 800acaa:	9b01      	ldr	r3, [sp, #4]
 800acac:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800acb0:	3204      	adds	r2, #4
 800acb2:	f1ba 0f00 	cmp.w	sl, #0
 800acb6:	d020      	beq.n	800acfa <__multiply+0x11c>
 800acb8:	682b      	ldr	r3, [r5, #0]
 800acba:	4689      	mov	r9, r1
 800acbc:	46a8      	mov	r8, r5
 800acbe:	f04f 0b00 	mov.w	fp, #0
 800acc2:	f8b9 c000 	ldrh.w	ip, [r9]
 800acc6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800acca:	fb0a 440c 	mla	r4, sl, ip, r4
 800acce:	445c      	add	r4, fp
 800acd0:	46c4      	mov	ip, r8
 800acd2:	b29b      	uxth	r3, r3
 800acd4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800acd8:	f84c 3b04 	str.w	r3, [ip], #4
 800acdc:	f859 3b04 	ldr.w	r3, [r9], #4
 800ace0:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ace4:	0c1b      	lsrs	r3, r3, #16
 800ace6:	fb0a b303 	mla	r3, sl, r3, fp
 800acea:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800acee:	454f      	cmp	r7, r9
 800acf0:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800acf4:	d805      	bhi.n	800ad02 <__multiply+0x124>
 800acf6:	f8c8 3004 	str.w	r3, [r8, #4]
 800acfa:	3504      	adds	r5, #4
 800acfc:	e79b      	b.n	800ac36 <__multiply+0x58>
 800acfe:	46d4      	mov	ip, sl
 800ad00:	e7b3      	b.n	800ac6a <__multiply+0x8c>
 800ad02:	46e0      	mov	r8, ip
 800ad04:	e7dd      	b.n	800acc2 <__multiply+0xe4>
 800ad06:	3e01      	subs	r6, #1
 800ad08:	e799      	b.n	800ac3e <__multiply+0x60>
	...

0800ad0c <__pow5mult>:
 800ad0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad10:	4615      	mov	r5, r2
 800ad12:	f012 0203 	ands.w	r2, r2, #3
 800ad16:	4606      	mov	r6, r0
 800ad18:	460f      	mov	r7, r1
 800ad1a:	d007      	beq.n	800ad2c <__pow5mult+0x20>
 800ad1c:	3a01      	subs	r2, #1
 800ad1e:	4c21      	ldr	r4, [pc, #132]	; (800ada4 <__pow5mult+0x98>)
 800ad20:	2300      	movs	r3, #0
 800ad22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad26:	f7ff fec8 	bl	800aaba <__multadd>
 800ad2a:	4607      	mov	r7, r0
 800ad2c:	10ad      	asrs	r5, r5, #2
 800ad2e:	d035      	beq.n	800ad9c <__pow5mult+0x90>
 800ad30:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ad32:	b93c      	cbnz	r4, 800ad44 <__pow5mult+0x38>
 800ad34:	2010      	movs	r0, #16
 800ad36:	f7ff fe6d 	bl	800aa14 <malloc>
 800ad3a:	6270      	str	r0, [r6, #36]	; 0x24
 800ad3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad40:	6004      	str	r4, [r0, #0]
 800ad42:	60c4      	str	r4, [r0, #12]
 800ad44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ad48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad4c:	b94c      	cbnz	r4, 800ad62 <__pow5mult+0x56>
 800ad4e:	f240 2171 	movw	r1, #625	; 0x271
 800ad52:	4630      	mov	r0, r6
 800ad54:	f7ff ff3a 	bl	800abcc <__i2b>
 800ad58:	2300      	movs	r3, #0
 800ad5a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad5e:	4604      	mov	r4, r0
 800ad60:	6003      	str	r3, [r0, #0]
 800ad62:	f04f 0800 	mov.w	r8, #0
 800ad66:	07eb      	lsls	r3, r5, #31
 800ad68:	d50a      	bpl.n	800ad80 <__pow5mult+0x74>
 800ad6a:	4639      	mov	r1, r7
 800ad6c:	4622      	mov	r2, r4
 800ad6e:	4630      	mov	r0, r6
 800ad70:	f7ff ff35 	bl	800abde <__multiply>
 800ad74:	4639      	mov	r1, r7
 800ad76:	4681      	mov	r9, r0
 800ad78:	4630      	mov	r0, r6
 800ad7a:	f7ff fe87 	bl	800aa8c <_Bfree>
 800ad7e:	464f      	mov	r7, r9
 800ad80:	106d      	asrs	r5, r5, #1
 800ad82:	d00b      	beq.n	800ad9c <__pow5mult+0x90>
 800ad84:	6820      	ldr	r0, [r4, #0]
 800ad86:	b938      	cbnz	r0, 800ad98 <__pow5mult+0x8c>
 800ad88:	4622      	mov	r2, r4
 800ad8a:	4621      	mov	r1, r4
 800ad8c:	4630      	mov	r0, r6
 800ad8e:	f7ff ff26 	bl	800abde <__multiply>
 800ad92:	6020      	str	r0, [r4, #0]
 800ad94:	f8c0 8000 	str.w	r8, [r0]
 800ad98:	4604      	mov	r4, r0
 800ad9a:	e7e4      	b.n	800ad66 <__pow5mult+0x5a>
 800ad9c:	4638      	mov	r0, r7
 800ad9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ada2:	bf00      	nop
 800ada4:	0800c070 	.word	0x0800c070

0800ada8 <__lshift>:
 800ada8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adac:	460c      	mov	r4, r1
 800adae:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800adb2:	6923      	ldr	r3, [r4, #16]
 800adb4:	6849      	ldr	r1, [r1, #4]
 800adb6:	eb0a 0903 	add.w	r9, sl, r3
 800adba:	68a3      	ldr	r3, [r4, #8]
 800adbc:	4607      	mov	r7, r0
 800adbe:	4616      	mov	r6, r2
 800adc0:	f109 0501 	add.w	r5, r9, #1
 800adc4:	42ab      	cmp	r3, r5
 800adc6:	db32      	blt.n	800ae2e <__lshift+0x86>
 800adc8:	4638      	mov	r0, r7
 800adca:	f7ff fe2b 	bl	800aa24 <_Balloc>
 800adce:	2300      	movs	r3, #0
 800add0:	4680      	mov	r8, r0
 800add2:	f100 0114 	add.w	r1, r0, #20
 800add6:	461a      	mov	r2, r3
 800add8:	4553      	cmp	r3, sl
 800adda:	db2b      	blt.n	800ae34 <__lshift+0x8c>
 800addc:	6920      	ldr	r0, [r4, #16]
 800adde:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ade2:	f104 0314 	add.w	r3, r4, #20
 800ade6:	f016 021f 	ands.w	r2, r6, #31
 800adea:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800adee:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800adf2:	d025      	beq.n	800ae40 <__lshift+0x98>
 800adf4:	f1c2 0e20 	rsb	lr, r2, #32
 800adf8:	2000      	movs	r0, #0
 800adfa:	681e      	ldr	r6, [r3, #0]
 800adfc:	468a      	mov	sl, r1
 800adfe:	4096      	lsls	r6, r2
 800ae00:	4330      	orrs	r0, r6
 800ae02:	f84a 0b04 	str.w	r0, [sl], #4
 800ae06:	f853 0b04 	ldr.w	r0, [r3], #4
 800ae0a:	459c      	cmp	ip, r3
 800ae0c:	fa20 f00e 	lsr.w	r0, r0, lr
 800ae10:	d814      	bhi.n	800ae3c <__lshift+0x94>
 800ae12:	6048      	str	r0, [r1, #4]
 800ae14:	b108      	cbz	r0, 800ae1a <__lshift+0x72>
 800ae16:	f109 0502 	add.w	r5, r9, #2
 800ae1a:	3d01      	subs	r5, #1
 800ae1c:	4638      	mov	r0, r7
 800ae1e:	f8c8 5010 	str.w	r5, [r8, #16]
 800ae22:	4621      	mov	r1, r4
 800ae24:	f7ff fe32 	bl	800aa8c <_Bfree>
 800ae28:	4640      	mov	r0, r8
 800ae2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae2e:	3101      	adds	r1, #1
 800ae30:	005b      	lsls	r3, r3, #1
 800ae32:	e7c7      	b.n	800adc4 <__lshift+0x1c>
 800ae34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ae38:	3301      	adds	r3, #1
 800ae3a:	e7cd      	b.n	800add8 <__lshift+0x30>
 800ae3c:	4651      	mov	r1, sl
 800ae3e:	e7dc      	b.n	800adfa <__lshift+0x52>
 800ae40:	3904      	subs	r1, #4
 800ae42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae46:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae4a:	459c      	cmp	ip, r3
 800ae4c:	d8f9      	bhi.n	800ae42 <__lshift+0x9a>
 800ae4e:	e7e4      	b.n	800ae1a <__lshift+0x72>

0800ae50 <__mcmp>:
 800ae50:	6903      	ldr	r3, [r0, #16]
 800ae52:	690a      	ldr	r2, [r1, #16]
 800ae54:	1a9b      	subs	r3, r3, r2
 800ae56:	b530      	push	{r4, r5, lr}
 800ae58:	d10c      	bne.n	800ae74 <__mcmp+0x24>
 800ae5a:	0092      	lsls	r2, r2, #2
 800ae5c:	3014      	adds	r0, #20
 800ae5e:	3114      	adds	r1, #20
 800ae60:	1884      	adds	r4, r0, r2
 800ae62:	4411      	add	r1, r2
 800ae64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ae6c:	4295      	cmp	r5, r2
 800ae6e:	d003      	beq.n	800ae78 <__mcmp+0x28>
 800ae70:	d305      	bcc.n	800ae7e <__mcmp+0x2e>
 800ae72:	2301      	movs	r3, #1
 800ae74:	4618      	mov	r0, r3
 800ae76:	bd30      	pop	{r4, r5, pc}
 800ae78:	42a0      	cmp	r0, r4
 800ae7a:	d3f3      	bcc.n	800ae64 <__mcmp+0x14>
 800ae7c:	e7fa      	b.n	800ae74 <__mcmp+0x24>
 800ae7e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae82:	e7f7      	b.n	800ae74 <__mcmp+0x24>

0800ae84 <__mdiff>:
 800ae84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae88:	460d      	mov	r5, r1
 800ae8a:	4607      	mov	r7, r0
 800ae8c:	4611      	mov	r1, r2
 800ae8e:	4628      	mov	r0, r5
 800ae90:	4614      	mov	r4, r2
 800ae92:	f7ff ffdd 	bl	800ae50 <__mcmp>
 800ae96:	1e06      	subs	r6, r0, #0
 800ae98:	d108      	bne.n	800aeac <__mdiff+0x28>
 800ae9a:	4631      	mov	r1, r6
 800ae9c:	4638      	mov	r0, r7
 800ae9e:	f7ff fdc1 	bl	800aa24 <_Balloc>
 800aea2:	2301      	movs	r3, #1
 800aea4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800aea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeac:	bfa4      	itt	ge
 800aeae:	4623      	movge	r3, r4
 800aeb0:	462c      	movge	r4, r5
 800aeb2:	4638      	mov	r0, r7
 800aeb4:	6861      	ldr	r1, [r4, #4]
 800aeb6:	bfa6      	itte	ge
 800aeb8:	461d      	movge	r5, r3
 800aeba:	2600      	movge	r6, #0
 800aebc:	2601      	movlt	r6, #1
 800aebe:	f7ff fdb1 	bl	800aa24 <_Balloc>
 800aec2:	692b      	ldr	r3, [r5, #16]
 800aec4:	60c6      	str	r6, [r0, #12]
 800aec6:	6926      	ldr	r6, [r4, #16]
 800aec8:	f105 0914 	add.w	r9, r5, #20
 800aecc:	f104 0214 	add.w	r2, r4, #20
 800aed0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800aed4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800aed8:	f100 0514 	add.w	r5, r0, #20
 800aedc:	f04f 0e00 	mov.w	lr, #0
 800aee0:	f852 ab04 	ldr.w	sl, [r2], #4
 800aee4:	f859 4b04 	ldr.w	r4, [r9], #4
 800aee8:	fa1e f18a 	uxtah	r1, lr, sl
 800aeec:	b2a3      	uxth	r3, r4
 800aeee:	1ac9      	subs	r1, r1, r3
 800aef0:	0c23      	lsrs	r3, r4, #16
 800aef2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800aef6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800aefa:	b289      	uxth	r1, r1
 800aefc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800af00:	45c8      	cmp	r8, r9
 800af02:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800af06:	4694      	mov	ip, r2
 800af08:	f845 3b04 	str.w	r3, [r5], #4
 800af0c:	d8e8      	bhi.n	800aee0 <__mdiff+0x5c>
 800af0e:	45bc      	cmp	ip, r7
 800af10:	d304      	bcc.n	800af1c <__mdiff+0x98>
 800af12:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800af16:	b183      	cbz	r3, 800af3a <__mdiff+0xb6>
 800af18:	6106      	str	r6, [r0, #16]
 800af1a:	e7c5      	b.n	800aea8 <__mdiff+0x24>
 800af1c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800af20:	fa1e f381 	uxtah	r3, lr, r1
 800af24:	141a      	asrs	r2, r3, #16
 800af26:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800af2a:	b29b      	uxth	r3, r3
 800af2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af30:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800af34:	f845 3b04 	str.w	r3, [r5], #4
 800af38:	e7e9      	b.n	800af0e <__mdiff+0x8a>
 800af3a:	3e01      	subs	r6, #1
 800af3c:	e7e9      	b.n	800af12 <__mdiff+0x8e>

0800af3e <__d2b>:
 800af3e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af42:	460e      	mov	r6, r1
 800af44:	2101      	movs	r1, #1
 800af46:	ec59 8b10 	vmov	r8, r9, d0
 800af4a:	4615      	mov	r5, r2
 800af4c:	f7ff fd6a 	bl	800aa24 <_Balloc>
 800af50:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800af54:	4607      	mov	r7, r0
 800af56:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af5a:	bb34      	cbnz	r4, 800afaa <__d2b+0x6c>
 800af5c:	9301      	str	r3, [sp, #4]
 800af5e:	f1b8 0300 	subs.w	r3, r8, #0
 800af62:	d027      	beq.n	800afb4 <__d2b+0x76>
 800af64:	a802      	add	r0, sp, #8
 800af66:	f840 3d08 	str.w	r3, [r0, #-8]!
 800af6a:	f7ff fe00 	bl	800ab6e <__lo0bits>
 800af6e:	9900      	ldr	r1, [sp, #0]
 800af70:	b1f0      	cbz	r0, 800afb0 <__d2b+0x72>
 800af72:	9a01      	ldr	r2, [sp, #4]
 800af74:	f1c0 0320 	rsb	r3, r0, #32
 800af78:	fa02 f303 	lsl.w	r3, r2, r3
 800af7c:	430b      	orrs	r3, r1
 800af7e:	40c2      	lsrs	r2, r0
 800af80:	617b      	str	r3, [r7, #20]
 800af82:	9201      	str	r2, [sp, #4]
 800af84:	9b01      	ldr	r3, [sp, #4]
 800af86:	61bb      	str	r3, [r7, #24]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	bf14      	ite	ne
 800af8c:	2102      	movne	r1, #2
 800af8e:	2101      	moveq	r1, #1
 800af90:	6139      	str	r1, [r7, #16]
 800af92:	b1c4      	cbz	r4, 800afc6 <__d2b+0x88>
 800af94:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800af98:	4404      	add	r4, r0
 800af9a:	6034      	str	r4, [r6, #0]
 800af9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800afa0:	6028      	str	r0, [r5, #0]
 800afa2:	4638      	mov	r0, r7
 800afa4:	b003      	add	sp, #12
 800afa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800afaa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afae:	e7d5      	b.n	800af5c <__d2b+0x1e>
 800afb0:	6179      	str	r1, [r7, #20]
 800afb2:	e7e7      	b.n	800af84 <__d2b+0x46>
 800afb4:	a801      	add	r0, sp, #4
 800afb6:	f7ff fdda 	bl	800ab6e <__lo0bits>
 800afba:	9b01      	ldr	r3, [sp, #4]
 800afbc:	617b      	str	r3, [r7, #20]
 800afbe:	2101      	movs	r1, #1
 800afc0:	6139      	str	r1, [r7, #16]
 800afc2:	3020      	adds	r0, #32
 800afc4:	e7e5      	b.n	800af92 <__d2b+0x54>
 800afc6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800afca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800afce:	6030      	str	r0, [r6, #0]
 800afd0:	6918      	ldr	r0, [r3, #16]
 800afd2:	f7ff fdad 	bl	800ab30 <__hi0bits>
 800afd6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800afda:	e7e1      	b.n	800afa0 <__d2b+0x62>

0800afdc <_calloc_r>:
 800afdc:	b538      	push	{r3, r4, r5, lr}
 800afde:	fb02 f401 	mul.w	r4, r2, r1
 800afe2:	4621      	mov	r1, r4
 800afe4:	f000 f856 	bl	800b094 <_malloc_r>
 800afe8:	4605      	mov	r5, r0
 800afea:	b118      	cbz	r0, 800aff4 <_calloc_r+0x18>
 800afec:	4622      	mov	r2, r4
 800afee:	2100      	movs	r1, #0
 800aff0:	f7fe f9d3 	bl	800939a <memset>
 800aff4:	4628      	mov	r0, r5
 800aff6:	bd38      	pop	{r3, r4, r5, pc}

0800aff8 <_free_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4605      	mov	r5, r0
 800affc:	2900      	cmp	r1, #0
 800affe:	d045      	beq.n	800b08c <_free_r+0x94>
 800b000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b004:	1f0c      	subs	r4, r1, #4
 800b006:	2b00      	cmp	r3, #0
 800b008:	bfb8      	it	lt
 800b00a:	18e4      	addlt	r4, r4, r3
 800b00c:	f000 fa29 	bl	800b462 <__malloc_lock>
 800b010:	4a1f      	ldr	r2, [pc, #124]	; (800b090 <_free_r+0x98>)
 800b012:	6813      	ldr	r3, [r2, #0]
 800b014:	4610      	mov	r0, r2
 800b016:	b933      	cbnz	r3, 800b026 <_free_r+0x2e>
 800b018:	6063      	str	r3, [r4, #4]
 800b01a:	6014      	str	r4, [r2, #0]
 800b01c:	4628      	mov	r0, r5
 800b01e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b022:	f000 ba1f 	b.w	800b464 <__malloc_unlock>
 800b026:	42a3      	cmp	r3, r4
 800b028:	d90c      	bls.n	800b044 <_free_r+0x4c>
 800b02a:	6821      	ldr	r1, [r4, #0]
 800b02c:	1862      	adds	r2, r4, r1
 800b02e:	4293      	cmp	r3, r2
 800b030:	bf04      	itt	eq
 800b032:	681a      	ldreq	r2, [r3, #0]
 800b034:	685b      	ldreq	r3, [r3, #4]
 800b036:	6063      	str	r3, [r4, #4]
 800b038:	bf04      	itt	eq
 800b03a:	1852      	addeq	r2, r2, r1
 800b03c:	6022      	streq	r2, [r4, #0]
 800b03e:	6004      	str	r4, [r0, #0]
 800b040:	e7ec      	b.n	800b01c <_free_r+0x24>
 800b042:	4613      	mov	r3, r2
 800b044:	685a      	ldr	r2, [r3, #4]
 800b046:	b10a      	cbz	r2, 800b04c <_free_r+0x54>
 800b048:	42a2      	cmp	r2, r4
 800b04a:	d9fa      	bls.n	800b042 <_free_r+0x4a>
 800b04c:	6819      	ldr	r1, [r3, #0]
 800b04e:	1858      	adds	r0, r3, r1
 800b050:	42a0      	cmp	r0, r4
 800b052:	d10b      	bne.n	800b06c <_free_r+0x74>
 800b054:	6820      	ldr	r0, [r4, #0]
 800b056:	4401      	add	r1, r0
 800b058:	1858      	adds	r0, r3, r1
 800b05a:	4282      	cmp	r2, r0
 800b05c:	6019      	str	r1, [r3, #0]
 800b05e:	d1dd      	bne.n	800b01c <_free_r+0x24>
 800b060:	6810      	ldr	r0, [r2, #0]
 800b062:	6852      	ldr	r2, [r2, #4]
 800b064:	605a      	str	r2, [r3, #4]
 800b066:	4401      	add	r1, r0
 800b068:	6019      	str	r1, [r3, #0]
 800b06a:	e7d7      	b.n	800b01c <_free_r+0x24>
 800b06c:	d902      	bls.n	800b074 <_free_r+0x7c>
 800b06e:	230c      	movs	r3, #12
 800b070:	602b      	str	r3, [r5, #0]
 800b072:	e7d3      	b.n	800b01c <_free_r+0x24>
 800b074:	6820      	ldr	r0, [r4, #0]
 800b076:	1821      	adds	r1, r4, r0
 800b078:	428a      	cmp	r2, r1
 800b07a:	bf04      	itt	eq
 800b07c:	6811      	ldreq	r1, [r2, #0]
 800b07e:	6852      	ldreq	r2, [r2, #4]
 800b080:	6062      	str	r2, [r4, #4]
 800b082:	bf04      	itt	eq
 800b084:	1809      	addeq	r1, r1, r0
 800b086:	6021      	streq	r1, [r4, #0]
 800b088:	605c      	str	r4, [r3, #4]
 800b08a:	e7c7      	b.n	800b01c <_free_r+0x24>
 800b08c:	bd38      	pop	{r3, r4, r5, pc}
 800b08e:	bf00      	nop
 800b090:	20000260 	.word	0x20000260

0800b094 <_malloc_r>:
 800b094:	b570      	push	{r4, r5, r6, lr}
 800b096:	1ccd      	adds	r5, r1, #3
 800b098:	f025 0503 	bic.w	r5, r5, #3
 800b09c:	3508      	adds	r5, #8
 800b09e:	2d0c      	cmp	r5, #12
 800b0a0:	bf38      	it	cc
 800b0a2:	250c      	movcc	r5, #12
 800b0a4:	2d00      	cmp	r5, #0
 800b0a6:	4606      	mov	r6, r0
 800b0a8:	db01      	blt.n	800b0ae <_malloc_r+0x1a>
 800b0aa:	42a9      	cmp	r1, r5
 800b0ac:	d903      	bls.n	800b0b6 <_malloc_r+0x22>
 800b0ae:	230c      	movs	r3, #12
 800b0b0:	6033      	str	r3, [r6, #0]
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	bd70      	pop	{r4, r5, r6, pc}
 800b0b6:	f000 f9d4 	bl	800b462 <__malloc_lock>
 800b0ba:	4a21      	ldr	r2, [pc, #132]	; (800b140 <_malloc_r+0xac>)
 800b0bc:	6814      	ldr	r4, [r2, #0]
 800b0be:	4621      	mov	r1, r4
 800b0c0:	b991      	cbnz	r1, 800b0e8 <_malloc_r+0x54>
 800b0c2:	4c20      	ldr	r4, [pc, #128]	; (800b144 <_malloc_r+0xb0>)
 800b0c4:	6823      	ldr	r3, [r4, #0]
 800b0c6:	b91b      	cbnz	r3, 800b0d0 <_malloc_r+0x3c>
 800b0c8:	4630      	mov	r0, r6
 800b0ca:	f000 f98f 	bl	800b3ec <_sbrk_r>
 800b0ce:	6020      	str	r0, [r4, #0]
 800b0d0:	4629      	mov	r1, r5
 800b0d2:	4630      	mov	r0, r6
 800b0d4:	f000 f98a 	bl	800b3ec <_sbrk_r>
 800b0d8:	1c43      	adds	r3, r0, #1
 800b0da:	d124      	bne.n	800b126 <_malloc_r+0x92>
 800b0dc:	230c      	movs	r3, #12
 800b0de:	6033      	str	r3, [r6, #0]
 800b0e0:	4630      	mov	r0, r6
 800b0e2:	f000 f9bf 	bl	800b464 <__malloc_unlock>
 800b0e6:	e7e4      	b.n	800b0b2 <_malloc_r+0x1e>
 800b0e8:	680b      	ldr	r3, [r1, #0]
 800b0ea:	1b5b      	subs	r3, r3, r5
 800b0ec:	d418      	bmi.n	800b120 <_malloc_r+0x8c>
 800b0ee:	2b0b      	cmp	r3, #11
 800b0f0:	d90f      	bls.n	800b112 <_malloc_r+0x7e>
 800b0f2:	600b      	str	r3, [r1, #0]
 800b0f4:	50cd      	str	r5, [r1, r3]
 800b0f6:	18cc      	adds	r4, r1, r3
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	f000 f9b3 	bl	800b464 <__malloc_unlock>
 800b0fe:	f104 000b 	add.w	r0, r4, #11
 800b102:	1d23      	adds	r3, r4, #4
 800b104:	f020 0007 	bic.w	r0, r0, #7
 800b108:	1ac3      	subs	r3, r0, r3
 800b10a:	d0d3      	beq.n	800b0b4 <_malloc_r+0x20>
 800b10c:	425a      	negs	r2, r3
 800b10e:	50e2      	str	r2, [r4, r3]
 800b110:	e7d0      	b.n	800b0b4 <_malloc_r+0x20>
 800b112:	428c      	cmp	r4, r1
 800b114:	684b      	ldr	r3, [r1, #4]
 800b116:	bf16      	itet	ne
 800b118:	6063      	strne	r3, [r4, #4]
 800b11a:	6013      	streq	r3, [r2, #0]
 800b11c:	460c      	movne	r4, r1
 800b11e:	e7eb      	b.n	800b0f8 <_malloc_r+0x64>
 800b120:	460c      	mov	r4, r1
 800b122:	6849      	ldr	r1, [r1, #4]
 800b124:	e7cc      	b.n	800b0c0 <_malloc_r+0x2c>
 800b126:	1cc4      	adds	r4, r0, #3
 800b128:	f024 0403 	bic.w	r4, r4, #3
 800b12c:	42a0      	cmp	r0, r4
 800b12e:	d005      	beq.n	800b13c <_malloc_r+0xa8>
 800b130:	1a21      	subs	r1, r4, r0
 800b132:	4630      	mov	r0, r6
 800b134:	f000 f95a 	bl	800b3ec <_sbrk_r>
 800b138:	3001      	adds	r0, #1
 800b13a:	d0cf      	beq.n	800b0dc <_malloc_r+0x48>
 800b13c:	6025      	str	r5, [r4, #0]
 800b13e:	e7db      	b.n	800b0f8 <_malloc_r+0x64>
 800b140:	20000260 	.word	0x20000260
 800b144:	20000264 	.word	0x20000264

0800b148 <__ssputs_r>:
 800b148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b14c:	688e      	ldr	r6, [r1, #8]
 800b14e:	429e      	cmp	r6, r3
 800b150:	4682      	mov	sl, r0
 800b152:	460c      	mov	r4, r1
 800b154:	4690      	mov	r8, r2
 800b156:	4699      	mov	r9, r3
 800b158:	d837      	bhi.n	800b1ca <__ssputs_r+0x82>
 800b15a:	898a      	ldrh	r2, [r1, #12]
 800b15c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b160:	d031      	beq.n	800b1c6 <__ssputs_r+0x7e>
 800b162:	6825      	ldr	r5, [r4, #0]
 800b164:	6909      	ldr	r1, [r1, #16]
 800b166:	1a6f      	subs	r7, r5, r1
 800b168:	6965      	ldr	r5, [r4, #20]
 800b16a:	2302      	movs	r3, #2
 800b16c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b170:	fb95 f5f3 	sdiv	r5, r5, r3
 800b174:	f109 0301 	add.w	r3, r9, #1
 800b178:	443b      	add	r3, r7
 800b17a:	429d      	cmp	r5, r3
 800b17c:	bf38      	it	cc
 800b17e:	461d      	movcc	r5, r3
 800b180:	0553      	lsls	r3, r2, #21
 800b182:	d530      	bpl.n	800b1e6 <__ssputs_r+0x9e>
 800b184:	4629      	mov	r1, r5
 800b186:	f7ff ff85 	bl	800b094 <_malloc_r>
 800b18a:	4606      	mov	r6, r0
 800b18c:	b950      	cbnz	r0, 800b1a4 <__ssputs_r+0x5c>
 800b18e:	230c      	movs	r3, #12
 800b190:	f8ca 3000 	str.w	r3, [sl]
 800b194:	89a3      	ldrh	r3, [r4, #12]
 800b196:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b19a:	81a3      	strh	r3, [r4, #12]
 800b19c:	f04f 30ff 	mov.w	r0, #4294967295
 800b1a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1a4:	463a      	mov	r2, r7
 800b1a6:	6921      	ldr	r1, [r4, #16]
 800b1a8:	f7fe f8ec 	bl	8009384 <memcpy>
 800b1ac:	89a3      	ldrh	r3, [r4, #12]
 800b1ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b1b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1b6:	81a3      	strh	r3, [r4, #12]
 800b1b8:	6126      	str	r6, [r4, #16]
 800b1ba:	6165      	str	r5, [r4, #20]
 800b1bc:	443e      	add	r6, r7
 800b1be:	1bed      	subs	r5, r5, r7
 800b1c0:	6026      	str	r6, [r4, #0]
 800b1c2:	60a5      	str	r5, [r4, #8]
 800b1c4:	464e      	mov	r6, r9
 800b1c6:	454e      	cmp	r6, r9
 800b1c8:	d900      	bls.n	800b1cc <__ssputs_r+0x84>
 800b1ca:	464e      	mov	r6, r9
 800b1cc:	4632      	mov	r2, r6
 800b1ce:	4641      	mov	r1, r8
 800b1d0:	6820      	ldr	r0, [r4, #0]
 800b1d2:	f000 f92d 	bl	800b430 <memmove>
 800b1d6:	68a3      	ldr	r3, [r4, #8]
 800b1d8:	1b9b      	subs	r3, r3, r6
 800b1da:	60a3      	str	r3, [r4, #8]
 800b1dc:	6823      	ldr	r3, [r4, #0]
 800b1de:	441e      	add	r6, r3
 800b1e0:	6026      	str	r6, [r4, #0]
 800b1e2:	2000      	movs	r0, #0
 800b1e4:	e7dc      	b.n	800b1a0 <__ssputs_r+0x58>
 800b1e6:	462a      	mov	r2, r5
 800b1e8:	f000 f93d 	bl	800b466 <_realloc_r>
 800b1ec:	4606      	mov	r6, r0
 800b1ee:	2800      	cmp	r0, #0
 800b1f0:	d1e2      	bne.n	800b1b8 <__ssputs_r+0x70>
 800b1f2:	6921      	ldr	r1, [r4, #16]
 800b1f4:	4650      	mov	r0, sl
 800b1f6:	f7ff feff 	bl	800aff8 <_free_r>
 800b1fa:	e7c8      	b.n	800b18e <__ssputs_r+0x46>

0800b1fc <_svfiprintf_r>:
 800b1fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b200:	461d      	mov	r5, r3
 800b202:	898b      	ldrh	r3, [r1, #12]
 800b204:	061f      	lsls	r7, r3, #24
 800b206:	b09d      	sub	sp, #116	; 0x74
 800b208:	4680      	mov	r8, r0
 800b20a:	460c      	mov	r4, r1
 800b20c:	4616      	mov	r6, r2
 800b20e:	d50f      	bpl.n	800b230 <_svfiprintf_r+0x34>
 800b210:	690b      	ldr	r3, [r1, #16]
 800b212:	b96b      	cbnz	r3, 800b230 <_svfiprintf_r+0x34>
 800b214:	2140      	movs	r1, #64	; 0x40
 800b216:	f7ff ff3d 	bl	800b094 <_malloc_r>
 800b21a:	6020      	str	r0, [r4, #0]
 800b21c:	6120      	str	r0, [r4, #16]
 800b21e:	b928      	cbnz	r0, 800b22c <_svfiprintf_r+0x30>
 800b220:	230c      	movs	r3, #12
 800b222:	f8c8 3000 	str.w	r3, [r8]
 800b226:	f04f 30ff 	mov.w	r0, #4294967295
 800b22a:	e0c8      	b.n	800b3be <_svfiprintf_r+0x1c2>
 800b22c:	2340      	movs	r3, #64	; 0x40
 800b22e:	6163      	str	r3, [r4, #20]
 800b230:	2300      	movs	r3, #0
 800b232:	9309      	str	r3, [sp, #36]	; 0x24
 800b234:	2320      	movs	r3, #32
 800b236:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b23a:	2330      	movs	r3, #48	; 0x30
 800b23c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b240:	9503      	str	r5, [sp, #12]
 800b242:	f04f 0b01 	mov.w	fp, #1
 800b246:	4637      	mov	r7, r6
 800b248:	463d      	mov	r5, r7
 800b24a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b24e:	b10b      	cbz	r3, 800b254 <_svfiprintf_r+0x58>
 800b250:	2b25      	cmp	r3, #37	; 0x25
 800b252:	d13e      	bne.n	800b2d2 <_svfiprintf_r+0xd6>
 800b254:	ebb7 0a06 	subs.w	sl, r7, r6
 800b258:	d00b      	beq.n	800b272 <_svfiprintf_r+0x76>
 800b25a:	4653      	mov	r3, sl
 800b25c:	4632      	mov	r2, r6
 800b25e:	4621      	mov	r1, r4
 800b260:	4640      	mov	r0, r8
 800b262:	f7ff ff71 	bl	800b148 <__ssputs_r>
 800b266:	3001      	adds	r0, #1
 800b268:	f000 80a4 	beq.w	800b3b4 <_svfiprintf_r+0x1b8>
 800b26c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b26e:	4453      	add	r3, sl
 800b270:	9309      	str	r3, [sp, #36]	; 0x24
 800b272:	783b      	ldrb	r3, [r7, #0]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f000 809d 	beq.w	800b3b4 <_svfiprintf_r+0x1b8>
 800b27a:	2300      	movs	r3, #0
 800b27c:	f04f 32ff 	mov.w	r2, #4294967295
 800b280:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b284:	9304      	str	r3, [sp, #16]
 800b286:	9307      	str	r3, [sp, #28]
 800b288:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b28c:	931a      	str	r3, [sp, #104]	; 0x68
 800b28e:	462f      	mov	r7, r5
 800b290:	2205      	movs	r2, #5
 800b292:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b296:	4850      	ldr	r0, [pc, #320]	; (800b3d8 <_svfiprintf_r+0x1dc>)
 800b298:	f7f4 ffca 	bl	8000230 <memchr>
 800b29c:	9b04      	ldr	r3, [sp, #16]
 800b29e:	b9d0      	cbnz	r0, 800b2d6 <_svfiprintf_r+0xda>
 800b2a0:	06d9      	lsls	r1, r3, #27
 800b2a2:	bf44      	itt	mi
 800b2a4:	2220      	movmi	r2, #32
 800b2a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b2aa:	071a      	lsls	r2, r3, #28
 800b2ac:	bf44      	itt	mi
 800b2ae:	222b      	movmi	r2, #43	; 0x2b
 800b2b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b2b4:	782a      	ldrb	r2, [r5, #0]
 800b2b6:	2a2a      	cmp	r2, #42	; 0x2a
 800b2b8:	d015      	beq.n	800b2e6 <_svfiprintf_r+0xea>
 800b2ba:	9a07      	ldr	r2, [sp, #28]
 800b2bc:	462f      	mov	r7, r5
 800b2be:	2000      	movs	r0, #0
 800b2c0:	250a      	movs	r5, #10
 800b2c2:	4639      	mov	r1, r7
 800b2c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2c8:	3b30      	subs	r3, #48	; 0x30
 800b2ca:	2b09      	cmp	r3, #9
 800b2cc:	d94d      	bls.n	800b36a <_svfiprintf_r+0x16e>
 800b2ce:	b1b8      	cbz	r0, 800b300 <_svfiprintf_r+0x104>
 800b2d0:	e00f      	b.n	800b2f2 <_svfiprintf_r+0xf6>
 800b2d2:	462f      	mov	r7, r5
 800b2d4:	e7b8      	b.n	800b248 <_svfiprintf_r+0x4c>
 800b2d6:	4a40      	ldr	r2, [pc, #256]	; (800b3d8 <_svfiprintf_r+0x1dc>)
 800b2d8:	1a80      	subs	r0, r0, r2
 800b2da:	fa0b f000 	lsl.w	r0, fp, r0
 800b2de:	4318      	orrs	r0, r3
 800b2e0:	9004      	str	r0, [sp, #16]
 800b2e2:	463d      	mov	r5, r7
 800b2e4:	e7d3      	b.n	800b28e <_svfiprintf_r+0x92>
 800b2e6:	9a03      	ldr	r2, [sp, #12]
 800b2e8:	1d11      	adds	r1, r2, #4
 800b2ea:	6812      	ldr	r2, [r2, #0]
 800b2ec:	9103      	str	r1, [sp, #12]
 800b2ee:	2a00      	cmp	r2, #0
 800b2f0:	db01      	blt.n	800b2f6 <_svfiprintf_r+0xfa>
 800b2f2:	9207      	str	r2, [sp, #28]
 800b2f4:	e004      	b.n	800b300 <_svfiprintf_r+0x104>
 800b2f6:	4252      	negs	r2, r2
 800b2f8:	f043 0302 	orr.w	r3, r3, #2
 800b2fc:	9207      	str	r2, [sp, #28]
 800b2fe:	9304      	str	r3, [sp, #16]
 800b300:	783b      	ldrb	r3, [r7, #0]
 800b302:	2b2e      	cmp	r3, #46	; 0x2e
 800b304:	d10c      	bne.n	800b320 <_svfiprintf_r+0x124>
 800b306:	787b      	ldrb	r3, [r7, #1]
 800b308:	2b2a      	cmp	r3, #42	; 0x2a
 800b30a:	d133      	bne.n	800b374 <_svfiprintf_r+0x178>
 800b30c:	9b03      	ldr	r3, [sp, #12]
 800b30e:	1d1a      	adds	r2, r3, #4
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	9203      	str	r2, [sp, #12]
 800b314:	2b00      	cmp	r3, #0
 800b316:	bfb8      	it	lt
 800b318:	f04f 33ff 	movlt.w	r3, #4294967295
 800b31c:	3702      	adds	r7, #2
 800b31e:	9305      	str	r3, [sp, #20]
 800b320:	4d2e      	ldr	r5, [pc, #184]	; (800b3dc <_svfiprintf_r+0x1e0>)
 800b322:	7839      	ldrb	r1, [r7, #0]
 800b324:	2203      	movs	r2, #3
 800b326:	4628      	mov	r0, r5
 800b328:	f7f4 ff82 	bl	8000230 <memchr>
 800b32c:	b138      	cbz	r0, 800b33e <_svfiprintf_r+0x142>
 800b32e:	2340      	movs	r3, #64	; 0x40
 800b330:	1b40      	subs	r0, r0, r5
 800b332:	fa03 f000 	lsl.w	r0, r3, r0
 800b336:	9b04      	ldr	r3, [sp, #16]
 800b338:	4303      	orrs	r3, r0
 800b33a:	3701      	adds	r7, #1
 800b33c:	9304      	str	r3, [sp, #16]
 800b33e:	7839      	ldrb	r1, [r7, #0]
 800b340:	4827      	ldr	r0, [pc, #156]	; (800b3e0 <_svfiprintf_r+0x1e4>)
 800b342:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b346:	2206      	movs	r2, #6
 800b348:	1c7e      	adds	r6, r7, #1
 800b34a:	f7f4 ff71 	bl	8000230 <memchr>
 800b34e:	2800      	cmp	r0, #0
 800b350:	d038      	beq.n	800b3c4 <_svfiprintf_r+0x1c8>
 800b352:	4b24      	ldr	r3, [pc, #144]	; (800b3e4 <_svfiprintf_r+0x1e8>)
 800b354:	bb13      	cbnz	r3, 800b39c <_svfiprintf_r+0x1a0>
 800b356:	9b03      	ldr	r3, [sp, #12]
 800b358:	3307      	adds	r3, #7
 800b35a:	f023 0307 	bic.w	r3, r3, #7
 800b35e:	3308      	adds	r3, #8
 800b360:	9303      	str	r3, [sp, #12]
 800b362:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b364:	444b      	add	r3, r9
 800b366:	9309      	str	r3, [sp, #36]	; 0x24
 800b368:	e76d      	b.n	800b246 <_svfiprintf_r+0x4a>
 800b36a:	fb05 3202 	mla	r2, r5, r2, r3
 800b36e:	2001      	movs	r0, #1
 800b370:	460f      	mov	r7, r1
 800b372:	e7a6      	b.n	800b2c2 <_svfiprintf_r+0xc6>
 800b374:	2300      	movs	r3, #0
 800b376:	3701      	adds	r7, #1
 800b378:	9305      	str	r3, [sp, #20]
 800b37a:	4619      	mov	r1, r3
 800b37c:	250a      	movs	r5, #10
 800b37e:	4638      	mov	r0, r7
 800b380:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b384:	3a30      	subs	r2, #48	; 0x30
 800b386:	2a09      	cmp	r2, #9
 800b388:	d903      	bls.n	800b392 <_svfiprintf_r+0x196>
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d0c8      	beq.n	800b320 <_svfiprintf_r+0x124>
 800b38e:	9105      	str	r1, [sp, #20]
 800b390:	e7c6      	b.n	800b320 <_svfiprintf_r+0x124>
 800b392:	fb05 2101 	mla	r1, r5, r1, r2
 800b396:	2301      	movs	r3, #1
 800b398:	4607      	mov	r7, r0
 800b39a:	e7f0      	b.n	800b37e <_svfiprintf_r+0x182>
 800b39c:	ab03      	add	r3, sp, #12
 800b39e:	9300      	str	r3, [sp, #0]
 800b3a0:	4622      	mov	r2, r4
 800b3a2:	4b11      	ldr	r3, [pc, #68]	; (800b3e8 <_svfiprintf_r+0x1ec>)
 800b3a4:	a904      	add	r1, sp, #16
 800b3a6:	4640      	mov	r0, r8
 800b3a8:	f7fe f894 	bl	80094d4 <_printf_float>
 800b3ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b3b0:	4681      	mov	r9, r0
 800b3b2:	d1d6      	bne.n	800b362 <_svfiprintf_r+0x166>
 800b3b4:	89a3      	ldrh	r3, [r4, #12]
 800b3b6:	065b      	lsls	r3, r3, #25
 800b3b8:	f53f af35 	bmi.w	800b226 <_svfiprintf_r+0x2a>
 800b3bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3be:	b01d      	add	sp, #116	; 0x74
 800b3c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3c4:	ab03      	add	r3, sp, #12
 800b3c6:	9300      	str	r3, [sp, #0]
 800b3c8:	4622      	mov	r2, r4
 800b3ca:	4b07      	ldr	r3, [pc, #28]	; (800b3e8 <_svfiprintf_r+0x1ec>)
 800b3cc:	a904      	add	r1, sp, #16
 800b3ce:	4640      	mov	r0, r8
 800b3d0:	f7fe fb36 	bl	8009a40 <_printf_i>
 800b3d4:	e7ea      	b.n	800b3ac <_svfiprintf_r+0x1b0>
 800b3d6:	bf00      	nop
 800b3d8:	0800c07c 	.word	0x0800c07c
 800b3dc:	0800c082 	.word	0x0800c082
 800b3e0:	0800c086 	.word	0x0800c086
 800b3e4:	080094d5 	.word	0x080094d5
 800b3e8:	0800b149 	.word	0x0800b149

0800b3ec <_sbrk_r>:
 800b3ec:	b538      	push	{r3, r4, r5, lr}
 800b3ee:	4c06      	ldr	r4, [pc, #24]	; (800b408 <_sbrk_r+0x1c>)
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	4605      	mov	r5, r0
 800b3f4:	4608      	mov	r0, r1
 800b3f6:	6023      	str	r3, [r4, #0]
 800b3f8:	f7f7 fd86 	bl	8002f08 <_sbrk>
 800b3fc:	1c43      	adds	r3, r0, #1
 800b3fe:	d102      	bne.n	800b406 <_sbrk_r+0x1a>
 800b400:	6823      	ldr	r3, [r4, #0]
 800b402:	b103      	cbz	r3, 800b406 <_sbrk_r+0x1a>
 800b404:	602b      	str	r3, [r5, #0]
 800b406:	bd38      	pop	{r3, r4, r5, pc}
 800b408:	2000067c 	.word	0x2000067c

0800b40c <__ascii_mbtowc>:
 800b40c:	b082      	sub	sp, #8
 800b40e:	b901      	cbnz	r1, 800b412 <__ascii_mbtowc+0x6>
 800b410:	a901      	add	r1, sp, #4
 800b412:	b142      	cbz	r2, 800b426 <__ascii_mbtowc+0x1a>
 800b414:	b14b      	cbz	r3, 800b42a <__ascii_mbtowc+0x1e>
 800b416:	7813      	ldrb	r3, [r2, #0]
 800b418:	600b      	str	r3, [r1, #0]
 800b41a:	7812      	ldrb	r2, [r2, #0]
 800b41c:	1c10      	adds	r0, r2, #0
 800b41e:	bf18      	it	ne
 800b420:	2001      	movne	r0, #1
 800b422:	b002      	add	sp, #8
 800b424:	4770      	bx	lr
 800b426:	4610      	mov	r0, r2
 800b428:	e7fb      	b.n	800b422 <__ascii_mbtowc+0x16>
 800b42a:	f06f 0001 	mvn.w	r0, #1
 800b42e:	e7f8      	b.n	800b422 <__ascii_mbtowc+0x16>

0800b430 <memmove>:
 800b430:	4288      	cmp	r0, r1
 800b432:	b510      	push	{r4, lr}
 800b434:	eb01 0302 	add.w	r3, r1, r2
 800b438:	d807      	bhi.n	800b44a <memmove+0x1a>
 800b43a:	1e42      	subs	r2, r0, #1
 800b43c:	4299      	cmp	r1, r3
 800b43e:	d00a      	beq.n	800b456 <memmove+0x26>
 800b440:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b444:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b448:	e7f8      	b.n	800b43c <memmove+0xc>
 800b44a:	4283      	cmp	r3, r0
 800b44c:	d9f5      	bls.n	800b43a <memmove+0xa>
 800b44e:	1881      	adds	r1, r0, r2
 800b450:	1ad2      	subs	r2, r2, r3
 800b452:	42d3      	cmn	r3, r2
 800b454:	d100      	bne.n	800b458 <memmove+0x28>
 800b456:	bd10      	pop	{r4, pc}
 800b458:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b45c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b460:	e7f7      	b.n	800b452 <memmove+0x22>

0800b462 <__malloc_lock>:
 800b462:	4770      	bx	lr

0800b464 <__malloc_unlock>:
 800b464:	4770      	bx	lr

0800b466 <_realloc_r>:
 800b466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b468:	4607      	mov	r7, r0
 800b46a:	4614      	mov	r4, r2
 800b46c:	460e      	mov	r6, r1
 800b46e:	b921      	cbnz	r1, 800b47a <_realloc_r+0x14>
 800b470:	4611      	mov	r1, r2
 800b472:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b476:	f7ff be0d 	b.w	800b094 <_malloc_r>
 800b47a:	b922      	cbnz	r2, 800b486 <_realloc_r+0x20>
 800b47c:	f7ff fdbc 	bl	800aff8 <_free_r>
 800b480:	4625      	mov	r5, r4
 800b482:	4628      	mov	r0, r5
 800b484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b486:	f000 f821 	bl	800b4cc <_malloc_usable_size_r>
 800b48a:	42a0      	cmp	r0, r4
 800b48c:	d20f      	bcs.n	800b4ae <_realloc_r+0x48>
 800b48e:	4621      	mov	r1, r4
 800b490:	4638      	mov	r0, r7
 800b492:	f7ff fdff 	bl	800b094 <_malloc_r>
 800b496:	4605      	mov	r5, r0
 800b498:	2800      	cmp	r0, #0
 800b49a:	d0f2      	beq.n	800b482 <_realloc_r+0x1c>
 800b49c:	4631      	mov	r1, r6
 800b49e:	4622      	mov	r2, r4
 800b4a0:	f7fd ff70 	bl	8009384 <memcpy>
 800b4a4:	4631      	mov	r1, r6
 800b4a6:	4638      	mov	r0, r7
 800b4a8:	f7ff fda6 	bl	800aff8 <_free_r>
 800b4ac:	e7e9      	b.n	800b482 <_realloc_r+0x1c>
 800b4ae:	4635      	mov	r5, r6
 800b4b0:	e7e7      	b.n	800b482 <_realloc_r+0x1c>

0800b4b2 <__ascii_wctomb>:
 800b4b2:	b149      	cbz	r1, 800b4c8 <__ascii_wctomb+0x16>
 800b4b4:	2aff      	cmp	r2, #255	; 0xff
 800b4b6:	bf85      	ittet	hi
 800b4b8:	238a      	movhi	r3, #138	; 0x8a
 800b4ba:	6003      	strhi	r3, [r0, #0]
 800b4bc:	700a      	strbls	r2, [r1, #0]
 800b4be:	f04f 30ff 	movhi.w	r0, #4294967295
 800b4c2:	bf98      	it	ls
 800b4c4:	2001      	movls	r0, #1
 800b4c6:	4770      	bx	lr
 800b4c8:	4608      	mov	r0, r1
 800b4ca:	4770      	bx	lr

0800b4cc <_malloc_usable_size_r>:
 800b4cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4d0:	1f18      	subs	r0, r3, #4
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	bfbc      	itt	lt
 800b4d6:	580b      	ldrlt	r3, [r1, r0]
 800b4d8:	18c0      	addlt	r0, r0, r3
 800b4da:	4770      	bx	lr

0800b4dc <log>:
 800b4dc:	b570      	push	{r4, r5, r6, lr}
 800b4de:	ed2d 8b02 	vpush	{d8}
 800b4e2:	b08a      	sub	sp, #40	; 0x28
 800b4e4:	ec55 4b10 	vmov	r4, r5, d0
 800b4e8:	f000 f87a 	bl	800b5e0 <__ieee754_log>
 800b4ec:	4b36      	ldr	r3, [pc, #216]	; (800b5c8 <log+0xec>)
 800b4ee:	eeb0 8a40 	vmov.f32	s16, s0
 800b4f2:	eef0 8a60 	vmov.f32	s17, s1
 800b4f6:	f993 6000 	ldrsb.w	r6, [r3]
 800b4fa:	1c73      	adds	r3, r6, #1
 800b4fc:	d05b      	beq.n	800b5b6 <log+0xda>
 800b4fe:	4622      	mov	r2, r4
 800b500:	462b      	mov	r3, r5
 800b502:	4620      	mov	r0, r4
 800b504:	4629      	mov	r1, r5
 800b506:	f7f5 fb39 	bl	8000b7c <__aeabi_dcmpun>
 800b50a:	2800      	cmp	r0, #0
 800b50c:	d153      	bne.n	800b5b6 <log+0xda>
 800b50e:	2200      	movs	r2, #0
 800b510:	2300      	movs	r3, #0
 800b512:	4620      	mov	r0, r4
 800b514:	4629      	mov	r1, r5
 800b516:	f7f5 fb27 	bl	8000b68 <__aeabi_dcmpgt>
 800b51a:	2800      	cmp	r0, #0
 800b51c:	d14b      	bne.n	800b5b6 <log+0xda>
 800b51e:	4b2b      	ldr	r3, [pc, #172]	; (800b5cc <log+0xf0>)
 800b520:	9301      	str	r3, [sp, #4]
 800b522:	9008      	str	r0, [sp, #32]
 800b524:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b528:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800b52c:	b9a6      	cbnz	r6, 800b558 <log+0x7c>
 800b52e:	4b28      	ldr	r3, [pc, #160]	; (800b5d0 <log+0xf4>)
 800b530:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800b534:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b538:	4620      	mov	r0, r4
 800b53a:	2200      	movs	r2, #0
 800b53c:	2300      	movs	r3, #0
 800b53e:	4629      	mov	r1, r5
 800b540:	f7f5 faea 	bl	8000b18 <__aeabi_dcmpeq>
 800b544:	bb40      	cbnz	r0, 800b598 <log+0xbc>
 800b546:	2301      	movs	r3, #1
 800b548:	2e02      	cmp	r6, #2
 800b54a:	9300      	str	r3, [sp, #0]
 800b54c:	d119      	bne.n	800b582 <log+0xa6>
 800b54e:	f7fd feef 	bl	8009330 <__errno>
 800b552:	2321      	movs	r3, #33	; 0x21
 800b554:	6003      	str	r3, [r0, #0]
 800b556:	e019      	b.n	800b58c <log+0xb0>
 800b558:	4b1e      	ldr	r3, [pc, #120]	; (800b5d4 <log+0xf8>)
 800b55a:	2200      	movs	r2, #0
 800b55c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b560:	4620      	mov	r0, r4
 800b562:	2200      	movs	r2, #0
 800b564:	2300      	movs	r3, #0
 800b566:	4629      	mov	r1, r5
 800b568:	f7f5 fad6 	bl	8000b18 <__aeabi_dcmpeq>
 800b56c:	2800      	cmp	r0, #0
 800b56e:	d0ea      	beq.n	800b546 <log+0x6a>
 800b570:	2302      	movs	r3, #2
 800b572:	429e      	cmp	r6, r3
 800b574:	9300      	str	r3, [sp, #0]
 800b576:	d111      	bne.n	800b59c <log+0xc0>
 800b578:	f7fd feda 	bl	8009330 <__errno>
 800b57c:	2322      	movs	r3, #34	; 0x22
 800b57e:	6003      	str	r3, [r0, #0]
 800b580:	e011      	b.n	800b5a6 <log+0xca>
 800b582:	4668      	mov	r0, sp
 800b584:	f000 f9de 	bl	800b944 <matherr>
 800b588:	2800      	cmp	r0, #0
 800b58a:	d0e0      	beq.n	800b54e <log+0x72>
 800b58c:	4812      	ldr	r0, [pc, #72]	; (800b5d8 <log+0xfc>)
 800b58e:	f000 f9db 	bl	800b948 <nan>
 800b592:	ed8d 0b06 	vstr	d0, [sp, #24]
 800b596:	e006      	b.n	800b5a6 <log+0xca>
 800b598:	2302      	movs	r3, #2
 800b59a:	9300      	str	r3, [sp, #0]
 800b59c:	4668      	mov	r0, sp
 800b59e:	f000 f9d1 	bl	800b944 <matherr>
 800b5a2:	2800      	cmp	r0, #0
 800b5a4:	d0e8      	beq.n	800b578 <log+0x9c>
 800b5a6:	9b08      	ldr	r3, [sp, #32]
 800b5a8:	b11b      	cbz	r3, 800b5b2 <log+0xd6>
 800b5aa:	f7fd fec1 	bl	8009330 <__errno>
 800b5ae:	9b08      	ldr	r3, [sp, #32]
 800b5b0:	6003      	str	r3, [r0, #0]
 800b5b2:	ed9d 8b06 	vldr	d8, [sp, #24]
 800b5b6:	eeb0 0a48 	vmov.f32	s0, s16
 800b5ba:	eef0 0a68 	vmov.f32	s1, s17
 800b5be:	b00a      	add	sp, #40	; 0x28
 800b5c0:	ecbd 8b02 	vpop	{d8}
 800b5c4:	bd70      	pop	{r4, r5, r6, pc}
 800b5c6:	bf00      	nop
 800b5c8:	200001fc 	.word	0x200001fc
 800b5cc:	0800c198 	.word	0x0800c198
 800b5d0:	c7efffff 	.word	0xc7efffff
 800b5d4:	fff00000 	.word	0xfff00000
 800b5d8:	0800c081 	.word	0x0800c081
 800b5dc:	00000000 	.word	0x00000000

0800b5e0 <__ieee754_log>:
 800b5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5e4:	ec51 0b10 	vmov	r0, r1, d0
 800b5e8:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b5ec:	b087      	sub	sp, #28
 800b5ee:	460d      	mov	r5, r1
 800b5f0:	da27      	bge.n	800b642 <__ieee754_log+0x62>
 800b5f2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b5f6:	4303      	orrs	r3, r0
 800b5f8:	ee10 2a10 	vmov	r2, s0
 800b5fc:	d10a      	bne.n	800b614 <__ieee754_log+0x34>
 800b5fe:	49cc      	ldr	r1, [pc, #816]	; (800b930 <__ieee754_log+0x350>)
 800b600:	2200      	movs	r2, #0
 800b602:	2300      	movs	r3, #0
 800b604:	2000      	movs	r0, #0
 800b606:	f7f5 f949 	bl	800089c <__aeabi_ddiv>
 800b60a:	ec41 0b10 	vmov	d0, r0, r1
 800b60e:	b007      	add	sp, #28
 800b610:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b614:	2900      	cmp	r1, #0
 800b616:	da05      	bge.n	800b624 <__ieee754_log+0x44>
 800b618:	460b      	mov	r3, r1
 800b61a:	f7f4 fe5d 	bl	80002d8 <__aeabi_dsub>
 800b61e:	2200      	movs	r2, #0
 800b620:	2300      	movs	r3, #0
 800b622:	e7f0      	b.n	800b606 <__ieee754_log+0x26>
 800b624:	4bc3      	ldr	r3, [pc, #780]	; (800b934 <__ieee754_log+0x354>)
 800b626:	2200      	movs	r2, #0
 800b628:	f7f5 f80e 	bl	8000648 <__aeabi_dmul>
 800b62c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800b630:	460d      	mov	r5, r1
 800b632:	4ac1      	ldr	r2, [pc, #772]	; (800b938 <__ieee754_log+0x358>)
 800b634:	4295      	cmp	r5, r2
 800b636:	dd06      	ble.n	800b646 <__ieee754_log+0x66>
 800b638:	4602      	mov	r2, r0
 800b63a:	460b      	mov	r3, r1
 800b63c:	f7f4 fe4e 	bl	80002dc <__adddf3>
 800b640:	e7e3      	b.n	800b60a <__ieee754_log+0x2a>
 800b642:	2300      	movs	r3, #0
 800b644:	e7f5      	b.n	800b632 <__ieee754_log+0x52>
 800b646:	152c      	asrs	r4, r5, #20
 800b648:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800b64c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b650:	441c      	add	r4, r3
 800b652:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800b656:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800b65a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b65e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800b662:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800b666:	ea42 0105 	orr.w	r1, r2, r5
 800b66a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800b66e:	2200      	movs	r2, #0
 800b670:	4bb2      	ldr	r3, [pc, #712]	; (800b93c <__ieee754_log+0x35c>)
 800b672:	f7f4 fe31 	bl	80002d8 <__aeabi_dsub>
 800b676:	1cab      	adds	r3, r5, #2
 800b678:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b67c:	2b02      	cmp	r3, #2
 800b67e:	4682      	mov	sl, r0
 800b680:	468b      	mov	fp, r1
 800b682:	f04f 0200 	mov.w	r2, #0
 800b686:	dc53      	bgt.n	800b730 <__ieee754_log+0x150>
 800b688:	2300      	movs	r3, #0
 800b68a:	f7f5 fa45 	bl	8000b18 <__aeabi_dcmpeq>
 800b68e:	b1d0      	cbz	r0, 800b6c6 <__ieee754_log+0xe6>
 800b690:	2c00      	cmp	r4, #0
 800b692:	f000 8120 	beq.w	800b8d6 <__ieee754_log+0x2f6>
 800b696:	4620      	mov	r0, r4
 800b698:	f7f4 ff6c 	bl	8000574 <__aeabi_i2d>
 800b69c:	a390      	add	r3, pc, #576	; (adr r3, 800b8e0 <__ieee754_log+0x300>)
 800b69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6a2:	4606      	mov	r6, r0
 800b6a4:	460f      	mov	r7, r1
 800b6a6:	f7f4 ffcf 	bl	8000648 <__aeabi_dmul>
 800b6aa:	a38f      	add	r3, pc, #572	; (adr r3, 800b8e8 <__ieee754_log+0x308>)
 800b6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b0:	4604      	mov	r4, r0
 800b6b2:	460d      	mov	r5, r1
 800b6b4:	4630      	mov	r0, r6
 800b6b6:	4639      	mov	r1, r7
 800b6b8:	f7f4 ffc6 	bl	8000648 <__aeabi_dmul>
 800b6bc:	4602      	mov	r2, r0
 800b6be:	460b      	mov	r3, r1
 800b6c0:	4620      	mov	r0, r4
 800b6c2:	4629      	mov	r1, r5
 800b6c4:	e7ba      	b.n	800b63c <__ieee754_log+0x5c>
 800b6c6:	a38a      	add	r3, pc, #552	; (adr r3, 800b8f0 <__ieee754_log+0x310>)
 800b6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6cc:	4650      	mov	r0, sl
 800b6ce:	4659      	mov	r1, fp
 800b6d0:	f7f4 ffba 	bl	8000648 <__aeabi_dmul>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	460b      	mov	r3, r1
 800b6d8:	2000      	movs	r0, #0
 800b6da:	4999      	ldr	r1, [pc, #612]	; (800b940 <__ieee754_log+0x360>)
 800b6dc:	f7f4 fdfc 	bl	80002d8 <__aeabi_dsub>
 800b6e0:	4652      	mov	r2, sl
 800b6e2:	4606      	mov	r6, r0
 800b6e4:	460f      	mov	r7, r1
 800b6e6:	465b      	mov	r3, fp
 800b6e8:	4650      	mov	r0, sl
 800b6ea:	4659      	mov	r1, fp
 800b6ec:	f7f4 ffac 	bl	8000648 <__aeabi_dmul>
 800b6f0:	4602      	mov	r2, r0
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4630      	mov	r0, r6
 800b6f6:	4639      	mov	r1, r7
 800b6f8:	f7f4 ffa6 	bl	8000648 <__aeabi_dmul>
 800b6fc:	4606      	mov	r6, r0
 800b6fe:	460f      	mov	r7, r1
 800b700:	b914      	cbnz	r4, 800b708 <__ieee754_log+0x128>
 800b702:	4632      	mov	r2, r6
 800b704:	463b      	mov	r3, r7
 800b706:	e0a0      	b.n	800b84a <__ieee754_log+0x26a>
 800b708:	4620      	mov	r0, r4
 800b70a:	f7f4 ff33 	bl	8000574 <__aeabi_i2d>
 800b70e:	a374      	add	r3, pc, #464	; (adr r3, 800b8e0 <__ieee754_log+0x300>)
 800b710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b714:	4680      	mov	r8, r0
 800b716:	4689      	mov	r9, r1
 800b718:	f7f4 ff96 	bl	8000648 <__aeabi_dmul>
 800b71c:	a372      	add	r3, pc, #456	; (adr r3, 800b8e8 <__ieee754_log+0x308>)
 800b71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b722:	4604      	mov	r4, r0
 800b724:	460d      	mov	r5, r1
 800b726:	4640      	mov	r0, r8
 800b728:	4649      	mov	r1, r9
 800b72a:	f7f4 ff8d 	bl	8000648 <__aeabi_dmul>
 800b72e:	e0a5      	b.n	800b87c <__ieee754_log+0x29c>
 800b730:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b734:	f7f4 fdd2 	bl	80002dc <__adddf3>
 800b738:	4602      	mov	r2, r0
 800b73a:	460b      	mov	r3, r1
 800b73c:	4650      	mov	r0, sl
 800b73e:	4659      	mov	r1, fp
 800b740:	f7f5 f8ac 	bl	800089c <__aeabi_ddiv>
 800b744:	e9cd 0100 	strd	r0, r1, [sp]
 800b748:	4620      	mov	r0, r4
 800b74a:	f7f4 ff13 	bl	8000574 <__aeabi_i2d>
 800b74e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b752:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b756:	4610      	mov	r0, r2
 800b758:	4619      	mov	r1, r3
 800b75a:	f7f4 ff75 	bl	8000648 <__aeabi_dmul>
 800b75e:	4602      	mov	r2, r0
 800b760:	460b      	mov	r3, r1
 800b762:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b766:	f7f4 ff6f 	bl	8000648 <__aeabi_dmul>
 800b76a:	a363      	add	r3, pc, #396	; (adr r3, 800b8f8 <__ieee754_log+0x318>)
 800b76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b770:	4680      	mov	r8, r0
 800b772:	4689      	mov	r9, r1
 800b774:	f7f4 ff68 	bl	8000648 <__aeabi_dmul>
 800b778:	a361      	add	r3, pc, #388	; (adr r3, 800b900 <__ieee754_log+0x320>)
 800b77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b77e:	f7f4 fdad 	bl	80002dc <__adddf3>
 800b782:	4642      	mov	r2, r8
 800b784:	464b      	mov	r3, r9
 800b786:	f7f4 ff5f 	bl	8000648 <__aeabi_dmul>
 800b78a:	a35f      	add	r3, pc, #380	; (adr r3, 800b908 <__ieee754_log+0x328>)
 800b78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b790:	f7f4 fda4 	bl	80002dc <__adddf3>
 800b794:	4642      	mov	r2, r8
 800b796:	464b      	mov	r3, r9
 800b798:	f7f4 ff56 	bl	8000648 <__aeabi_dmul>
 800b79c:	a35c      	add	r3, pc, #368	; (adr r3, 800b910 <__ieee754_log+0x330>)
 800b79e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a2:	f7f4 fd9b 	bl	80002dc <__adddf3>
 800b7a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7aa:	f7f4 ff4d 	bl	8000648 <__aeabi_dmul>
 800b7ae:	a35a      	add	r3, pc, #360	; (adr r3, 800b918 <__ieee754_log+0x338>)
 800b7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7b8:	4640      	mov	r0, r8
 800b7ba:	4649      	mov	r1, r9
 800b7bc:	f7f4 ff44 	bl	8000648 <__aeabi_dmul>
 800b7c0:	a357      	add	r3, pc, #348	; (adr r3, 800b920 <__ieee754_log+0x340>)
 800b7c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7c6:	f7f4 fd89 	bl	80002dc <__adddf3>
 800b7ca:	4642      	mov	r2, r8
 800b7cc:	464b      	mov	r3, r9
 800b7ce:	f7f4 ff3b 	bl	8000648 <__aeabi_dmul>
 800b7d2:	a355      	add	r3, pc, #340	; (adr r3, 800b928 <__ieee754_log+0x348>)
 800b7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d8:	f7f4 fd80 	bl	80002dc <__adddf3>
 800b7dc:	4642      	mov	r2, r8
 800b7de:	464b      	mov	r3, r9
 800b7e0:	f7f4 ff32 	bl	8000648 <__aeabi_dmul>
 800b7e4:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800b7e8:	4602      	mov	r2, r0
 800b7ea:	460b      	mov	r3, r1
 800b7ec:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800b7f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7f4:	f7f4 fd72 	bl	80002dc <__adddf3>
 800b7f8:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800b7fc:	3551      	adds	r5, #81	; 0x51
 800b7fe:	4335      	orrs	r5, r6
 800b800:	2d00      	cmp	r5, #0
 800b802:	4680      	mov	r8, r0
 800b804:	4689      	mov	r9, r1
 800b806:	dd48      	ble.n	800b89a <__ieee754_log+0x2ba>
 800b808:	2200      	movs	r2, #0
 800b80a:	4b4d      	ldr	r3, [pc, #308]	; (800b940 <__ieee754_log+0x360>)
 800b80c:	4650      	mov	r0, sl
 800b80e:	4659      	mov	r1, fp
 800b810:	f7f4 ff1a 	bl	8000648 <__aeabi_dmul>
 800b814:	4652      	mov	r2, sl
 800b816:	465b      	mov	r3, fp
 800b818:	f7f4 ff16 	bl	8000648 <__aeabi_dmul>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4606      	mov	r6, r0
 800b822:	460f      	mov	r7, r1
 800b824:	4640      	mov	r0, r8
 800b826:	4649      	mov	r1, r9
 800b828:	f7f4 fd58 	bl	80002dc <__adddf3>
 800b82c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b830:	f7f4 ff0a 	bl	8000648 <__aeabi_dmul>
 800b834:	4680      	mov	r8, r0
 800b836:	4689      	mov	r9, r1
 800b838:	b964      	cbnz	r4, 800b854 <__ieee754_log+0x274>
 800b83a:	4602      	mov	r2, r0
 800b83c:	460b      	mov	r3, r1
 800b83e:	4630      	mov	r0, r6
 800b840:	4639      	mov	r1, r7
 800b842:	f7f4 fd49 	bl	80002d8 <__aeabi_dsub>
 800b846:	4602      	mov	r2, r0
 800b848:	460b      	mov	r3, r1
 800b84a:	4650      	mov	r0, sl
 800b84c:	4659      	mov	r1, fp
 800b84e:	f7f4 fd43 	bl	80002d8 <__aeabi_dsub>
 800b852:	e6da      	b.n	800b60a <__ieee754_log+0x2a>
 800b854:	a322      	add	r3, pc, #136	; (adr r3, 800b8e0 <__ieee754_log+0x300>)
 800b856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b85a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b85e:	f7f4 fef3 	bl	8000648 <__aeabi_dmul>
 800b862:	a321      	add	r3, pc, #132	; (adr r3, 800b8e8 <__ieee754_log+0x308>)
 800b864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b868:	4604      	mov	r4, r0
 800b86a:	460d      	mov	r5, r1
 800b86c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b870:	f7f4 feea 	bl	8000648 <__aeabi_dmul>
 800b874:	4642      	mov	r2, r8
 800b876:	464b      	mov	r3, r9
 800b878:	f7f4 fd30 	bl	80002dc <__adddf3>
 800b87c:	4602      	mov	r2, r0
 800b87e:	460b      	mov	r3, r1
 800b880:	4630      	mov	r0, r6
 800b882:	4639      	mov	r1, r7
 800b884:	f7f4 fd28 	bl	80002d8 <__aeabi_dsub>
 800b888:	4652      	mov	r2, sl
 800b88a:	465b      	mov	r3, fp
 800b88c:	f7f4 fd24 	bl	80002d8 <__aeabi_dsub>
 800b890:	4602      	mov	r2, r0
 800b892:	460b      	mov	r3, r1
 800b894:	4620      	mov	r0, r4
 800b896:	4629      	mov	r1, r5
 800b898:	e7d9      	b.n	800b84e <__ieee754_log+0x26e>
 800b89a:	4602      	mov	r2, r0
 800b89c:	460b      	mov	r3, r1
 800b89e:	4650      	mov	r0, sl
 800b8a0:	4659      	mov	r1, fp
 800b8a2:	f7f4 fd19 	bl	80002d8 <__aeabi_dsub>
 800b8a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8aa:	f7f4 fecd 	bl	8000648 <__aeabi_dmul>
 800b8ae:	4606      	mov	r6, r0
 800b8b0:	460f      	mov	r7, r1
 800b8b2:	2c00      	cmp	r4, #0
 800b8b4:	f43f af25 	beq.w	800b702 <__ieee754_log+0x122>
 800b8b8:	a309      	add	r3, pc, #36	; (adr r3, 800b8e0 <__ieee754_log+0x300>)
 800b8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8c2:	f7f4 fec1 	bl	8000648 <__aeabi_dmul>
 800b8c6:	a308      	add	r3, pc, #32	; (adr r3, 800b8e8 <__ieee754_log+0x308>)
 800b8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8cc:	4604      	mov	r4, r0
 800b8ce:	460d      	mov	r5, r1
 800b8d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8d4:	e729      	b.n	800b72a <__ieee754_log+0x14a>
 800b8d6:	2000      	movs	r0, #0
 800b8d8:	2100      	movs	r1, #0
 800b8da:	e696      	b.n	800b60a <__ieee754_log+0x2a>
 800b8dc:	f3af 8000 	nop.w
 800b8e0:	fee00000 	.word	0xfee00000
 800b8e4:	3fe62e42 	.word	0x3fe62e42
 800b8e8:	35793c76 	.word	0x35793c76
 800b8ec:	3dea39ef 	.word	0x3dea39ef
 800b8f0:	55555555 	.word	0x55555555
 800b8f4:	3fd55555 	.word	0x3fd55555
 800b8f8:	df3e5244 	.word	0xdf3e5244
 800b8fc:	3fc2f112 	.word	0x3fc2f112
 800b900:	96cb03de 	.word	0x96cb03de
 800b904:	3fc74664 	.word	0x3fc74664
 800b908:	94229359 	.word	0x94229359
 800b90c:	3fd24924 	.word	0x3fd24924
 800b910:	55555593 	.word	0x55555593
 800b914:	3fe55555 	.word	0x3fe55555
 800b918:	d078c69f 	.word	0xd078c69f
 800b91c:	3fc39a09 	.word	0x3fc39a09
 800b920:	1d8e78af 	.word	0x1d8e78af
 800b924:	3fcc71c5 	.word	0x3fcc71c5
 800b928:	9997fa04 	.word	0x9997fa04
 800b92c:	3fd99999 	.word	0x3fd99999
 800b930:	c3500000 	.word	0xc3500000
 800b934:	43500000 	.word	0x43500000
 800b938:	7fefffff 	.word	0x7fefffff
 800b93c:	3ff00000 	.word	0x3ff00000
 800b940:	3fe00000 	.word	0x3fe00000

0800b944 <matherr>:
 800b944:	2000      	movs	r0, #0
 800b946:	4770      	bx	lr

0800b948 <nan>:
 800b948:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b950 <nan+0x8>
 800b94c:	4770      	bx	lr
 800b94e:	bf00      	nop
 800b950:	00000000 	.word	0x00000000
 800b954:	7ff80000 	.word	0x7ff80000

0800b958 <_init>:
 800b958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b95a:	bf00      	nop
 800b95c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b95e:	bc08      	pop	{r3}
 800b960:	469e      	mov	lr, r3
 800b962:	4770      	bx	lr

0800b964 <_fini>:
 800b964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b966:	bf00      	nop
 800b968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b96a:	bc08      	pop	{r3}
 800b96c:	469e      	mov	lr, r3
 800b96e:	4770      	bx	lr
