[INF:CM0023] Creating log file ../../build/regression/PPMacro/slpp_all/surelog.log.

[ERR:PP0107] dut.sv:8: Too many arguments (1) for macro "FOO2",
             dut.sv:6:9: macro definition takes 0.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<55> s<54> l<2:1> el<1:2>
n<> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<top1> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:12>
n<> u<4> t<Port> p<5> l<2:13> el<2:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:12> el<2:14>
n<> u<6> t<Module_nonansi_header> p<29> c<2> s<28> l<2:1> el<2:15>
n<a> u<7> t<StringConst> p<8> l<3:10> el<3:11>
n<> u<8> t<Ps_or_hierarchical_identifier> p<11> c<7> s<10> l<3:10> el<3:11>
n<> u<9> t<Constant_bit_select> p<10> l<3:12> el<3:12>
n<> u<10> t<Constant_select> p<11> c<9> l<3:12> el<3:12>
n<> u<11> t<Net_lvalue> p<22> c<8> s<21> l<3:10> el<3:11>
n<> u<12> t<Dollar_keyword> p<19> s<13> l<3:14> el<3:15>
n<clog2> u<13> t<StringConst> p<19> s<18> l<3:15> el<3:20>
n<123> u<14> t<IntConst> p<15> l<3:21> el<3:24>
n<> u<15> t<Primary_literal> p<16> c<14> l<3:21> el<3:24>
n<> u<16> t<Primary> p<17> c<15> l<3:21> el<3:24>
n<> u<17> t<Expression> p<18> c<16> l<3:21> el<3:24>
n<> u<18> t<List_of_arguments> p<19> c<17> l<3:21> el<3:24>
n<> u<19> t<Complex_func_call> p<20> c<12> l<3:14> el<3:25>
n<> u<20> t<Primary> p<21> c<19> l<3:14> el<3:25>
n<> u<21> t<Expression> p<22> c<20> l<3:14> el<3:25>
n<> u<22> t<Net_assignment> p<23> c<11> l<3:10> el<3:25>
n<> u<23> t<List_of_net_assignments> p<24> c<22> l<3:10> el<3:25>
n<> u<24> t<Continuous_assign> p<25> c<23> l<3:3> el<3:26>
n<> u<25> t<Module_common_item> p<26> c<24> l<3:3> el<3:26>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<3:3> el<3:26>
n<> u<27> t<Non_port_module_item> p<28> c<26> l<3:3> el<3:26>
n<> u<28> t<Module_item> p<29> c<27> l<3:3> el<3:26>
n<> u<29> t<Module_declaration> p<30> c<6> l<2:1> el<4:10>
n<> u<30> t<Description> p<54> c<29> s<53> l<2:1> el<4:10>
n<> u<31> t<Module_keyword> p<35> s<32> l<7:1> el<7:7>
n<top2> u<32> t<StringConst> p<35> s<34> l<7:8> el<7:12>
n<> u<33> t<Port> p<34> l<7:13> el<7:13>
n<> u<34> t<List_of_ports> p<35> c<33> l<7:12> el<7:14>
n<> u<35> t<Module_nonansi_header> p<52> c<31> s<51> l<7:1> el<7:15>
n<a> u<36> t<StringConst> p<37> l<8:10> el<8:11>
n<> u<37> t<Ps_or_hierarchical_identifier> p<40> c<36> s<39> l<8:10> el<8:11>
n<> u<38> t<Constant_bit_select> p<39> l<8:12> el<8:12>
n<> u<39> t<Constant_select> p<40> c<38> l<8:12> el<8:12>
n<> u<40> t<Net_lvalue> p<45> c<37> s<44> l<8:10> el<8:11>
n<42> u<41> t<IntConst> p<42> l<8:14> el<8:16>
n<> u<42> t<Primary_literal> p<43> c<41> l<8:14> el<8:16>
n<> u<43> t<Primary> p<44> c<42> l<8:14> el<8:16>
n<> u<44> t<Expression> p<45> c<43> l<8:14> el<8:16>
n<> u<45> t<Net_assignment> p<46> c<40> l<8:10> el<8:16>
n<> u<46> t<List_of_net_assignments> p<47> c<45> l<8:10> el<8:16>
n<> u<47> t<Continuous_assign> p<48> c<46> l<8:3> el<8:17>
n<> u<48> t<Module_common_item> p<49> c<47> l<8:3> el<8:17>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<8:3> el<8:17>
n<> u<50> t<Non_port_module_item> p<51> c<49> l<8:3> el<8:17>
n<> u<51> t<Module_item> p<52> c<50> l<8:3> el<8:17>
n<> u<52> t<Module_declaration> p<53> c<35> l<7:1> el<9:10>
n<> u<53> t<Description> p<54> c<52> l<7:1> el<9:10>
n<> u<54> t<Source_text> p<55> c<30> l<2:1> el<9:10>
n<> u<55> t<Top_level_rule> c<1> l<2:1> el<12:1>
[WRN:PA0205] dut.sv:2:1: No timescale set for "top1".

[WRN:PA0205] dut.sv:7:1: No timescale set for "top2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2:1: Compile module "work@top1".

[INF:CP0303] dut.sv:7:1: Compile module "work@top2".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:2:1: Top level module "work@top1".

[NTE:EL0503] dut.sv:7:1: Top level module "work@top2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PPMacro/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PPMacro/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PPMacro/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top1)
|vpiElaborated:1
|vpiName:work@top1
|uhdmallModules:
\_module: work@top1 (work@top1), file:dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_design: (work@top1)
  |vpiFullName:work@top1
  |vpiDefName:work@top1
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:25
    |vpiParent:
    \_module: work@top1 (work@top1), file:dut.sv, line:2:1, endln:4:10
    |vpiRhs:
    \_sys_func_call: ($clog2), line:3:14, endln:3:25
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:25
      |vpiArgument:
      \_constant: , line:3:21, endln:3:24
        |vpiParent:
        \_sys_func_call: ($clog2), line:3:14, endln:3:25
        |vpiDecompile:123
        |vpiSize:64
        |UINT:123
        |vpiConstType:9
      |vpiName:$clog2
    |vpiLhs:
    \_ref_obj: (work@top1.a), line:3:10, endln:3:11
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:25
      |vpiName:a
      |vpiFullName:work@top1.a
      |vpiActual:
      \_logic_net: (a)
|uhdmallModules:
\_module: work@top2 (work@top2), file:dut.sv, line:7:1, endln:9:10
  |vpiParent:
  \_design: (work@top1)
  |vpiFullName:work@top2
  |vpiDefName:work@top2
  |vpiContAssign:
  \_cont_assign: , line:8:10, endln:8:16
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:7:1, endln:9:10
    |vpiRhs:
    \_constant: , line:8:14, endln:8:16
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:16
      |vpiDecompile:42
      |vpiSize:64
      |UINT:42
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top2.a), line:8:10, endln:8:11
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:16
      |vpiName:a
      |vpiFullName:work@top2.a
      |vpiActual:
      \_logic_net: (a)
|uhdmtopModules:
\_module: work@top1 (work@top1), file:dut.sv, line:2:1, endln:4:10
  |vpiName:work@top1
  |vpiDefName:work@top1
  |vpiTop:1
  |vpiNet:
  \_logic_net: (a)
    |vpiName:a
    |vpiNetType:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:3:10, endln:3:25
    |vpiParent:
    \_module: work@top1 (work@top1), file:dut.sv, line:2:1, endln:4:10
    |vpiRhs:
    \_sys_func_call: ($clog2), line:3:14, endln:3:25
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:25
      |vpiArgument:
      \_constant: , line:3:21, endln:3:24
      |vpiName:$clog2
    |vpiLhs:
    \_ref_obj: (work@top1.a), line:3:10, endln:3:11
      |vpiParent:
      \_cont_assign: , line:3:10, endln:3:25
      |vpiName:a
      |vpiFullName:work@top1.a
      |vpiActual:
      \_logic_net: (a)
|uhdmtopModules:
\_module: work@top2 (work@top2), file:dut.sv, line:7:1, endln:9:10
  |vpiName:work@top2
  |vpiDefName:work@top2
  |vpiTop:1
  |vpiNet:
  \_logic_net: (a)
    |vpiName:a
    |vpiNetType:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:8:10, endln:8:16
    |vpiParent:
    \_module: work@top2 (work@top2), file:dut.sv, line:7:1, endln:9:10
    |vpiRhs:
    \_constant: , line:8:14, endln:8:16
    |vpiLhs:
    \_ref_obj: (work@top2.a), line:8:10, endln:8:11
      |vpiParent:
      \_cont_assign: , line:8:10, endln:8:16
      |vpiName:a
      |vpiFullName:work@top2.a
      |vpiActual:
      \_logic_net: (a)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/PPMacro/dut.sv | ${SURELOG_DIR}/build/regression/PPMacro/roundtrip/dut_000.sv | 4 | 9 | 

