{
    "nl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.nl.v",
    "pnl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.odb",
    "sdc": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/nom/tt_um_openram_top.nom.spef",
        "min_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/min/tt_um_openram_top.min.spef",
        "max_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/max/tt_um_openram_top.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/workspaces/tt25a_openram_testchip/runs/wokwi/05-yosys-jsonheader/tt_um_openram_top.h.json",
    "vh": "/workspaces/tt25a_openram_testchip/runs/wokwi/28-odb-writeverilogheader/tt_um_openram_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 850,
        "design__instance__area": 61056.8,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.5959035408741329e-06,
        "power__switching__total": 6.87391661813308e-07,
        "power__leakage__total": 1.0549654483327231e-08,
        "power__total": 2.2938447727938183e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2886697629307402,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2960163309370649,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32488296306099157,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9997.190600984835,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.324883,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9998.360352,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.31553624495250965,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3227750103000944,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8884282450071326,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 9994.756793094057,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.888428,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9996.774414,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2775802166689112,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2846943317228808,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11351669925356374,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 9998.054620975954,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.113517,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9998.883789,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 5,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.27210887091536445,
        "clock__skew__worst_setup": 0.2779593578425435,
        "timing__hold__ws": 0.10780615594259658,
        "timing__setup__ws": 9994.655839179306,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.107806,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 9996.756836,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 334.88 225.76",
        "design__core__bbox": "2.76 2.72 332.12 223.04",
        "design__io": 45,
        "design__die__area": 75602.5,
        "design__core__area": 72564.6,
        "design__instance__count__stdcell": 849,
        "design__instance__area__stdcell": 8996.13,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 52060.6,
        "design__instance__utilization": 0.841413,
        "design__instance__utilization__stdcell": 0.438751,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:sequential_cell": 144,
        "design__instance__count__class:multi_input_combinational_cell": 272,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 929,
        "design__instance__count__class:tap_cell": 200,
        "design__power_grid_violation__count__net:VPWR": 71251,
        "design__power_grid_violation__count__net:VGND": 68539,
        "design__power_grid_violation__count": 139790,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 27605.7,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 170,
        "design__instance__count__class:clock_buffer": 20,
        "design__instance__count__class:clock_inverter": 12,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 113,
        "antenna__violating__nets": 3,
        "antenna__violating__pins": 3,
        "route__antenna_violation__count": 3,
        "antenna_diodes_count": 29,
        "design__instance__count__class:antenna_cell": 29,
        "route__net": 658,
        "route__net__special": 4,
        "route__drc_errors__iter:1": 376,
        "route__wirelength__iter:1": 31124,
        "route__drc_errors__iter:2": 44,
        "route__wirelength__iter:2": 30691,
        "route__drc_errors__iter:3": 31,
        "route__wirelength__iter:3": 30738,
        "route__drc_errors__iter:4": 2,
        "route__wirelength__iter:4": 30722,
        "route__drc_errors__iter:5": 1,
        "route__wirelength__iter:5": 30727,
        "route__drc_errors__iter:6": 0,
        "route__wirelength__iter:6": 30727,
        "route__drc_errors": 0,
        "route__wirelength": 30727,
        "route__vias": 4686,
        "route__vias__singlecut": 4686,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 6,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 587.02,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 4,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 4,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.28134476100727873,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.28749398120325753,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.31623538016646463,
        "timing__setup__ws__corner:min_tt_025C_1v80": 9997.271546015581,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.316235,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9998.37207,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.3046085969678254,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.30968165020002336,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8717989910070822,
        "timing__setup__ws__corner:min_ss_100C_1v60": 9994.911407197731,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.871799,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9996.797852,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.27210887091536445,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2779593578425435,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10780615594259658,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 9998.109190659605,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.107806,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9998.892578,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2906072964525376,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.30008815726176363,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3339038029469539,
        "timing__setup__ws__corner:max_tt_025C_1v80": 9997.13057433282,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.333904,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9998.351562,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.31629530445591353,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3266600138400406,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9091627708014445,
        "timing__setup__ws__corner:max_ss_100C_1v60": 9994.655839179306,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.909163,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9996.756836,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.27997183142062254,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.28915559654005646,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11952572603314304,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 9998.016422197401,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119526,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9998.878906,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 4,
        "timing__unannotated_net__count": 84,
        "timing__unannotated_net_filtered__count": 4
    }
}