<request verb="ListRecords" metadataPrefix="oai_dc">http://localhost:8080/oai/request</request><ListRecords><record><header><identifier>oai:http://localhost:123456789/19</identifier><datestamp>2017-06-20T07:41:14Z</datestamp><setSpec>com_123456789_2</setSpec><setSpec>com_123456789_1</setSpec><setSpec>col_123456789_3</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computer Architecture</dc:title>
<dc:creator>TSOLAKIDIS, ANASTASIOS</dc:creator>
<dc:description>Computer structure. Data representation methods (unsigned and signed integers, floating point numbers, characters), signed number and floating point arithmetic, instruction set architecture(instruction format, instruction set, addressing modes with particular emphasis on indexed method, as implemented in lists and tables), pseudo-instructions. Machine language, programming at symbolic language level. Assembler, Linker, Debugger. Stack organization and subroutines. Fetch – execution of instructions. Understanding computer performance. Data input – output. Bus structure. Direct memory access. The laboratory part of the course includes programming in assembly language (MIPS) using simulators.</dc:description>
<dc:date>2017-09-01</dc:date>
<dc:date>2017-01-26T09:57:59Z</dc:date>
<dc:date>2017-01-26T09:57:59Z</dc:date>
<dc:identifier>Ν2-3050</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/19</dc:identifier>
<dc:relation>no</dc:relation>
<dc:rights>Enrolled student</dc:rights>
<dc:rights>Erasmus student with learning aggrements</dc:rights>
<dc:publisher>Dept of Informatics - Tei of Athens</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/18</identifier><datestamp>2017-06-15T06:30:06Z</datestamp><setSpec>com_123456789_2</setSpec><setSpec>com_123456789_1</setSpec><setSpec>col_123456789_4</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computer Architecture</dc:title>
<dc:creator>Kehagias, Dimitris</dc:creator>
<dc:subject>ACM Computing Classification System::General and reference</dc:subject>
<dc:description>Computer structure. Data representation methods (unsigned and signed integers, floating point numbers, characters), signed number and floating point arithmetic, instruction set architecture(instruction format, instruction set, addressing modes with particular emphasis on indexed method, as implemented in lists and tables), pseudo-instructions. Machine language, programming at symbolic language level. Assembler, Linker, Debugger. Stack organization and subroutines. Fetch – execution of instructions. Understanding computer performance. Data input – output. Bus structure. Direct memory access. The laboratory part of the course includes programming in assembly language (MIPS) using simulators.</dc:description>
<dc:date>2013-09-01</dc:date>
<dc:date>2017-01-26T08:53:56Z</dc:date>
<dc:date>2017-01-26T08:53:56Z</dc:date>
<dc:type>DCMI::Event</dc:type>
<dc:identifier>Ν2-3050</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/18</dc:identifier>
<dc:language>gr</dc:language>
<dc:relation>no</dc:relation>
<dc:rights>Enrolled student</dc:rights>
<dc:rights>Erasmus student with learning aggrements</dc:rights>
<dc:publisher>Dept of Informatics - Tei of Athens</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/49</identifier><datestamp>2017-06-19T21:20:53Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Technologies and disability</dc:title>
<dc:creator>Airofarulla, Giuseppe</dc:creator>
<dc:subject>Introductive course to Assistive Technology</dc:subject>
<dc:description>Starting from the fundamental right of inclusion, namely the equal participation of each individual in every aspect of society, who should be guaranteed to all human beings, the course aims to highlight the design approach based concepts to achieve such inclusion, with the aim of conceiving environments, systems, products and services which are usable independently from people with different needs and abilities. It is of importance to involve human diversity in the design process. &#xd;
&#xd;
In addition, the course lets students to meet with various stakeholders, including end users, voluntary associations, specialists, operators, service providers, technicians and researchers. &#xd;
&#xd;
Some students, chosen on voluntary basis, are offered with the opportunity to realize concrete activities of analysis, design and implementation of tools and solutions thought for subjects with various disabilities.</dc:description>
<dc:date>2017-03-15</dc:date>
<dc:date>2017-01-30T16:34:06Z</dc:date>
<dc:date>2017-01-30T16:34:06Z</dc:date>
<dc:type>Multidisciplinary Bachelor Course</dc:type>
<dc:identifier>TxD</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/49</dc:identifier>
<dc:language>it</dc:language>
<dc:relation>Highlight the role that engineers have to play in this field</dc:relation>
<dc:rights>The course aims to: &#xd;
•	Sensitize the students about: &#xd;
o	    the living conditions of people with disabilities &#xd;
o	    communication, mobility, socialization, and working issues they daily met &#xd;
•	Frame the specific problem of disability in the broader context of education in diversity &#xd;
•	Highlight the role that engineers have to play in this field &#xd;
•	Spread among students the concept of motor disabilities and the tools commonly used by people suffering from them &#xd;
•	Present the basic concepts of Design for All, highlighting its importance and necessity &#xd;
•	Learn to apply the Design for All concepts in different contexts and application domains, crossing various fields of Engineering and Architecture &#xd;
•	Introduce the concepts of OpenSource and OpenHardware &#xd;
•	Present practical and direct testimonies from the world of disability, by letting students to meet several stakeholders, including end-user, voluntary associations, specialists, operators, service providers, caregivers, technicians, and researchers.</dc:rights>
<dc:publisher>Politecnico Di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/50</identifier><datestamp>2017-06-19T18:06:17Z</datestamp><setSpec>com_123456789_2</setSpec><setSpec>com_123456789_1</setSpec><setSpec>col_123456789_3</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computer Architecture #1</dc:title>
<dc:creator>TSOLAKIDIS, ANASTASIOS</dc:creator>
<dc:subject>ACM Computing Classification System::General and reference</dc:subject>
<dc:description>Computer structure. Data representation methods (unsigned and signed integers, floating point numbers, characters), signed number and floating point arithmetic, instruction set architecture(instruction format, instruction set, addressing modes with particular emphasis on indexed method, as implemented in lists and tables), pseudo-instructions. Machine language, programming at symbolic language level. Assembler, Linker, Debugger. Stack organization and subroutines. Fetch – execution of instructions. Understanding computer performance. Data input – output. Bus structure. Direct memory access. The laboratory part of the course includes programming in assembly language (MIPS) using simulators.</dc:description>
<dc:date>2017-09-01</dc:date>
<dc:date>2017-02-02T11:03:54Z</dc:date>
<dc:date>2017-02-02T11:03:54Z</dc:date>
<dc:type>DCMI::Event</dc:type>
<dc:identifier>Ν2-3050</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/50</dc:identifier>
<dc:language>gr</dc:language>
<dc:relation>no</dc:relation>
<dc:rights>Enrolled student</dc:rights>
<dc:rights>Erasmus student with learning aggrements</dc:rights>
<dc:publisher>Dept of Informatics - Tei of Athens</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/51</identifier><datestamp>2017-04-20T14:59:19Z</datestamp><setSpec>com_123456789_13</setSpec><setSpec>com_123456789_10</setSpec><setSpec>col_123456789_15</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>kk</dc:title>
<dc:creator>Peyman Pouyan</dc:creator>
<dc:date>2017-02-05</dc:date>
<dc:date>2017-02-05T16:32:07Z</dc:date>
<dc:date>2017-02-05T16:32:07Z</dc:date>
<dc:type>DCMI::Dataset</dc:type>
<dc:identifier>kk</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/51</dc:identifier>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/52</identifier><datestamp>2017-02-11T15:35:10Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>System design project</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:subject>Group project management</dc:subject>
<dc:description>The course is a group project involving construction of an item/product of significant complexity under conditions designed to give insights into industrial teamwork. &#xd;
It includes design, construction and assessment through the course, ending with written and oral presentations. &#xd;
In addition, the course aims at: &#xd;
•	presenting the basic concepts of &#xd;
o	Project managements &#xd;
o	Team building and Team managements &#xd;
o	Effective written and oral communications and presentations; &#xd;
•	presenting practical and direct testimonies from both industry and design centers, including mangers and researchers from domestic and international SMEs, biggest industrial players, and Research Institutions; &#xd;
•	improving students’ capabilities in communicating well and effectively, both in print and in person. &#xd;
&#xd;
Students are clustered into groups of 3 or 4, supervised by a mentor. &#xd;
&#xd;
The final assessment involves: &#xd;
•	group marks for the final item/product, along with the technical presentation and the documentation of the work; &#xd;
•	individual marks for process, that is, how well each team member participated and contributed.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T15:35:10Z</dc:date>
<dc:date>2017-02-11T15:35:10Z</dc:date>
<dc:type>DCMI::Event</dc:type>
<dc:identifier>01RLAOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/52</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/53</identifier><datestamp>2017-06-17T20:28:09Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computer architectures</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:subject>The course offers an overview of microprocessor based systems with special attention to low level assembly programming in parallel and non-parallel architectures.</dc:subject>
<dc:description>•	Review of basic computer systems and architectures; &#xd;
•	Characteristics of assembly languages and differences vs. high level languages; &#xd;
•	Programming techniques: theory and practice; &#xd;
•	Introduction to modern microprocessor architectures; &#xd;
•	RISC and superscalar processor architectures and their behavior; &#xd;
•	A typical microprocessor-based system architecture. &#xd;
&#xd;
Real problems and their solutions.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T15:50:01Z</dc:date>
<dc:date>2017-02-11T15:50:01Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>02LSEOV</dc:identifier>
<dc:identifier>02LSEOQ</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/53</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/54</identifier><datestamp>2017-06-17T20:36:43Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Database management systems</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:subject>ACM Computing Classification System::General and reference</dc:subject>
<dc:description>The course, compulsory for the Master degree in Computer Engineering, is offered on the 1st semester of the 1st year. The course addresses the fundamental issues in the technology of database management systems and introduces database management techniques for data warehouses (database systems specialized in strategic decision support), typically characterized by the need of managing very large databases. Both traditional OLAP (On Line Analytical Processing) analysis techniques and complex data mining techniques will be addressed. Laboratory sessions allow experimental activities, both on technological characteristics and data analysis, on the most widespread commercial and open-source products.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T16:06:11Z</dc:date>
<dc:date>2017-02-11T16:06:11Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>01NVVOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/54</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/55</identifier><datestamp>2017-02-11T16:15:17Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computer network technologies and services</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:subject>ACM Computing Classification System::General and reference</dc:subject>
<dc:description>The course aims at providing students with knowledge and in depth understanding of advanced computer network technologies widely deployed in modern networks or that are expected to become mainstream in the near future.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T16:15:17Z</dc:date>
<dc:date>2017-02-11T16:15:17Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>01OTWOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/55</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/56</identifier><datestamp>2017-06-17T20:29:23Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Specification and simulation of digital systems</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>Course appearing in the tracks Embedded Systems and Software and Digital Systems). Students acquire the skills to describe digital systems at various levels of abstraction with the VHDL language. The course completes the design methodologies acquired in previous basic digital design courses and extends them to the register-transfer level focusing on automated synthesis. The course uses simulation-based verification techniques to develop in a lab a complex design and deals with verification techniques based on formal methods, in particular combinational and sequential equivalence check and model checking. The course introduces the basic knowledge on testing digital circuits.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T16:31:19Z</dc:date>
<dc:date>2017-02-11T16:31:19Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>02LQDOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/56</dc:identifier>
<dc:language>en_US</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/57</identifier><datestamp>2017-06-18T16:05:44Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Software engineering</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:description>Goal of the course is to expose the students to the problems involved in programming in the large (programs of medium large size, involving teams of programmers) and to the tools offered by the software engineering discipline to tackle these problems.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T16:35:11Z</dc:date>
<dc:date>2017-02-11T16:35:11Z</dc:date>
<dc:identifier>04GSPOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/57</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/58</identifier><datestamp>2017-02-11T16:45:16Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Distributed programming I</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:description>Course for the Laurea Magistrale degree in Computer Engineering, taught in English during the 2nd semester of the 1st year. &#xd;
The objective of this course is to provide the student with the knowledge and abilities required for developing distributed applications, starting with the so called 'network programming', up to the programming of a web application, including the access to a distributed relational data base. In particular, the course aims at providing the basic knowledge and abilities necessary for evaluating the main design choices for the above applications.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T16:45:16Z</dc:date>
<dc:date>2017-02-11T16:45:16Z</dc:date>
<dc:identifier>03MQPOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/58</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/59</identifier><datestamp>2017-06-17T20:30:22Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Synthesis and optimization of digital systems</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>This course introduces the basic concepts of synthesis and optimization of CMOS digital circuits.</dc:description>
<dc:date>2017-03-06</dc:date>
<dc:date>2017-02-11T18:36:05Z</dc:date>
<dc:date>2017-02-11T18:36:05Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>02LVNOV</dc:identifier>
<dc:identifier>02LVNOQ</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/59</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/60</identifier><datestamp>2017-06-17T21:53:21Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Distributed programming II</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:description>Optional course for the Laurea Magistrale degree in Computer Engineering, which is taught in English during the 1st semester of the 2nd year. &#xd;
This course completes the basic knowledge and abilities that are taught in the previous course on Distributed Programming I and that are required for developing distributed applications. It focuses on the techniques for interactions among distributed applications, and in particular web services and related portable data formats (XML and JSON).</dc:description>
<dc:date>2017-10-01</dc:date>
<dc:date>2017-02-11T18:38:19Z</dc:date>
<dc:date>2017-02-11T18:38:19Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>01PDVOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/60</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/61</identifier><datestamp>2017-02-11T18:41:19Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_27</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computer system security</dc:title>
<dc:creator>Airò Farulla, Giuseppe</dc:creator>
<dc:description>This is a compulsory course for the Laurea Magistrale in Computer Engineering, given at the I semester of the II year. This course deals with security issues in modern networked computer systems, paying special attention to data security and protection of computer networks and networked computer applications, in a closed (Intranet) or open (Internet) environment. The course aims to teach the skills needed to perform both the analysis and design of the security features of a networked computer system.</dc:description>
<dc:date>2017-10-01</dc:date>
<dc:date>2017-02-11T18:41:19Z</dc:date>
<dc:date>2017-02-11T18:41:19Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>02KRQOV</dc:identifier>
<dc:identifier>02KRQBG</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/61</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/67</identifier><datestamp>2017-06-19T21:33:30Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Digital Systems</dc:title>
<dc:creator>Ellervee, Peeter</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>Digital system, control- and data-part (-automaton). The main design phases of digital systems design. Exact and heuristic minimization of multi-output logic functions. Multivalued logic functions. Multilevel implementation and optimization of logic functions. Sequential machines (finite state machine / finite abstract automaton). Automata representation, classification and usage. State machine minimization, encoding and implementation. Technology dependent optimization. Introduction to hardware description language VHDL. Modeling of logic functions and state machines. Physical implementation of digital systems. Printed circuit boards, their design and implementation.</dc:description>
<dc:date>2017-02-21</dc:date>
<dc:date>2017-02-20T17:38:51Z</dc:date>
<dc:date>2017-02-20T17:38:51Z</dc:date>
<dc:identifier>TUT_IAS0150</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/67</dc:identifier>
<dc:language>other</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/68</identifier><datestamp>2017-06-19T21:32:24Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Digital Systems Modeling and Synthesis</dc:title>
<dc:creator>Ellervee, Peeter</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>Modeling concepts for digital and analog hardware. Hardware description languages - VHDL, Verilog, SystemC. Description levels in VHDL - behavioral/functional, structural and data-flow levels. Simulation engines of hardware description languages. Verilog, and SystemC - description levels and simulation engines. Synthesizable VHDL and Verilog. Phases and methods of digital systems synthesis. Description languages for analog hardware - Spice, VHDL-AMS. Simulation and synthesis using modern design tools.</dc:description>
<dc:date>2017-04-20</dc:date>
<dc:date>2017-04-20</dc:date>
<dc:date>2017-02-20T17:40:56Z</dc:date>
<dc:date>2017-02-20T17:40:56Z</dc:date>
<dc:identifier>TUT_IAY0340</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/68</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/69</identifier><datestamp>2017-06-19T21:31:29Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Digital Systems Design</dc:title>
<dc:creator>Sudnitson, Aleksander</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>Overview of the main topics of digital design. Digital systems design methodology using VHDL and FPGA/PSoC. Programmable logic (FPGAs) and programmable system-on-chip (PSoCs) as means for building reconfigurable systems. Rapid prototyping of digital systems.&#xd;
The most important feature of the course is continuous evaluation based on simple but complete mini-projects. Such projects have to be implemented starting from the initial specification (given by instructors and discussed with students) to the final implementation in FPGA/PSoC.</dc:description>
<dc:date>2017-02-20</dc:date>
<dc:date>2017-02-20T17:44:03Z</dc:date>
<dc:date>2017-02-20T17:44:03Z</dc:date>
<dc:identifier>TUT_IAX0600</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/69</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/70</identifier><datestamp>2017-06-19T21:30:21Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computers</dc:title>
<dc:creator>Evartson, Teet</dc:creator>
<dc:subject>ACM Computing Classification System::General and reference</dc:subject>
<dc:description>Processor: fetch-decode-execute cycle, processor structure, different achitectures. Processor components: Combinational circuits and sequential circuits;&#xd;
Computer memory: classification, hierarhy, memory technologies, memory organization;&#xd;
Instruction set and addressing: instructon formats, instruction set, addressing modes, virtual memory;&#xd;
Microcomputer hardware: architecture, buses, data transfer, microprocessor supporting components, computer performance increasing;&#xd;
Input/output devices: keyboard, printers, monitors, touch screens, mouse, AD and DA converters.&#xd;
Special hardware: realization, application area;&#xd;
Computers and reliaility: failures of system, hardware testing, error-detecting codes.</dc:description>
<dc:date>2017-02-20</dc:date>
<dc:date>2017-02-20T17:46:30Z</dc:date>
<dc:date>2017-02-20T17:46:30Z</dc:date>
<dc:identifier>TUT_IAX0043</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/70</dc:identifier>
<dc:language>other</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/71</identifier><datestamp>2017-06-19T21:29:44Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_35</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Digital Systems Modeling and Synthesis</dc:title>
<dc:creator>Ellervee, Peeter</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>Modeling concepts for digital and analog hardware. Hardware description languages - VHDL, Verilog, SystemC. Description levels in VHDL - behavioral/functional, structural and data-flow levels. Simulation engines of hardware description languages. Verilog, and SystemC - description levels and simulation engines. Synthesizable VHDL and Verilog. Phases and methods of digital systems synthesis. Description languages for analog hardware - Spice, VHDL-AMS. Simulation and synthesis using modern design tools.</dc:description>
<dc:date>2017-01-31</dc:date>
<dc:date>2017-02-20T17:52:14Z</dc:date>
<dc:date>2017-02-20T17:52:14Z</dc:date>
<dc:identifier>TUT-IAY0340</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/71</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/72</identifier><datestamp>2017-06-19T21:24:40Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Discrete Mathematics</dc:title>
<dc:creator>Kruus, Margus</dc:creator>
<dc:subject>ACM Computing Classification System::General and reference</dc:subject>
<dc:description>Boolean algebra and logic functions. Fundamentals of logic. Truth table. Laws of logic. Canonical standard forms. Disjunctive and conjunctive normal forms. Logic functions minimization. Shannon's expansions of logic function. The derivative of logic function. Complete system of logic functions. Fundamentals of set theory: sets, subsets, set operations, laws of set theory, Venn diagrams, simplification of expressions. Cartesian products, relations, functions. Onto and one-to-one functions. Equivalence relation. Partially ordered sets. Introduction to graph theory. Classical problems of set theory.</dc:description>
<dc:date>2017-02-20</dc:date>
<dc:date>2017-02-20T17:56:27Z</dc:date>
<dc:date>2017-02-20T17:56:27Z</dc:date>
<dc:identifier>TUT_IAX0010</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/72</dc:identifier>
<dc:language>other</dc:language>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/73</identifier><datestamp>2017-02-20T18:00:02Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_35</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Discrete Mathematics</dc:title>
<dc:creator>Kruus, Margus</dc:creator>
<dc:subject>ACM Computing Classification System::General and reference</dc:subject>
<dc:description>Boolean algebra and logic functions. Fundamentals of logic. Truth table. Laws of logic. Canonical standard forms. Disjunctive and conjunctive normal forms. Logic functions minimization. Shannon's expansions of logic function. The derivative of logic function. Complete system of logic functions. Fundamentals of set theory: sets, subsets, set operations, laws of set theory, Venn diagrams, simplification of expressions. Cartesian products, relations, functions. Onto and one-to-one functions. Equivalence relation. Partially ordered sets. Introduction to graph theory. Classical problems of set theory.</dc:description>
<dc:date>2017-09-01</dc:date>
<dc:date>2017-02-20T18:00:02Z</dc:date>
<dc:date>2017-02-20T18:00:02Z</dc:date>
<dc:identifier>TUT_IAX0010</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/73</dc:identifier>
<dc:language>other</dc:language>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/74</identifier><datestamp>2017-06-19T21:28:45Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Optimization Algorithms for Hardware Synthesis</dc:title>
<dc:creator>Ellervee, Peeter</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>Design methodology of modern chips – VLSI, ASIC and SoC - design phases and teamwork. Computer Aided Design (CAD) systems. Hardware description levels - system, high, register transfer, logic and physical levels. Synthesis tasks at different description levels. Optimization algorithms for digital system synthesis at various abstraction levels. Universal and specialized algorithms. Software implementation of algorithms, data structures. VLSI, ASIC and SoC synthesis with modern design tools. Using field programmable logic for prototyping.</dc:description>
<dc:date>2017-02-20</dc:date>
<dc:date>2017-02-20T18:02:02Z</dc:date>
<dc:date>2017-02-20T18:02:02Z</dc:date>
<dc:identifier>TUT_IAY9610</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/74</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/75</identifier><datestamp>2017-06-19T21:35:05Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Software Project</dc:title>
<dc:creator>Ellervee, Peeter</dc:creator>
<dc:subject>Group project management</dc:subject>
<dc:description>Software project includes a teamwork for solving an IT-project (eg, mini-information system, modelling of the experiences, data processing, etc.). Students will collectively work through the stages of software development: analysis of the task; choice the software; refining of tasks; using teamwork, pair-work and individual work; preparing project documentation and project defending. Project team members can be use either classical waterfall method, iterative method, or an agile method for software development.</dc:description>
<dc:date>2017-02-10</dc:date>
<dc:date>2017-02-20T18:06:50Z</dc:date>
<dc:date>2017-02-20T18:06:50Z</dc:date>
<dc:identifier>TUT_IAS1410</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/75</dc:identifier>
<dc:language>ee</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/76</identifier><datestamp>2017-06-19T21:34:26Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Programming I</dc:title>
<dc:creator>Ellervee, Peeter</dc:creator>
<dc:subject>Software Engineering</dc:subject>
<dc:description>Positional and non-positional numeral systems. Converting numbers from one numeral system to another. Fixed point and floating point numbers. Computer architecture (software layer). OS and PS. Types of compilers. Program life-cycle. Languages. Language classification. Algorithmic languages. Presenting algorithmic languages using syntax diagrams.&#xd;
Definition of an algorithm, ways to present and construct algorithms. Separating a task into subtasks. Various data types and their representation in a computer. Scalar and structural data types. Static variables. Declaring variables. Converting data from one type to another. Mixed data types. Operator priority. Formatting results. Organizing branches (including several conditions). Iterative statements with condition checking before and after the statement, examples. Global and local variables. Data exchange between various program modules. Declaring and indexing of arrays. Strings as arrays. Multidimensional arrays. Converting a two-dimensional array into a one-dimensional array. Sorting arrays. Calendar.</dc:description>
<dc:date>2017-02-20</dc:date>
<dc:date>2017-02-20T18:13:13Z</dc:date>
<dc:date>2017-02-20T18:13:13Z</dc:date>
<dc:identifier>TUT_IAX0583</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/76</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/77</identifier><datestamp>2017-06-06T13:20:37Z</datestamp><setSpec>com_123456789_13</setSpec><setSpec>com_123456789_10</setSpec><setSpec>col_123456789_14</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>VLSI Test Technology &amp; Reliability</dc:title>
<dc:creator>Peyman Pouyan</dc:creator>
<dc:subject>Electronic Design</dc:subject>
<dc:description>With the continuous scaling of transistor feature sizes, the VLSI chip density is exponentially increasing. This results in a significant complexity of today's and future VLSI technology; such a complexity has reached the point where billions of transistors are integrated on a single chip (as it is the case for System on Chip). To guarantee customer's satisfaction, produced VLSI chips have to be reliable and fully tested. Verification and production testing represent 50 to 60% of the chips production total cost, and are now the biggest cost of the technology. It has been known for a while that tackling problems associated with testing VLSI chips at earlier design stage levels significantly reduces the testing cost. Thus it is important for hardware designers to be exposed to concepts of VLSI testing which can help them design better products at lower cost.&#xd;
&#xd;
To get a feeling about how important is test technology, you can imagine that just (functionally) testing of a 64bit adder (no flips flops) at 1GHz will cost 585 years! What about today’s chips with millions of flip flips? What are the practical and the efficient ways to deal with testing of VLSI chips? &#xd;
&#xd;
This course is an introduction to the field of digital systems testing, which is an integral part of IC design and manufacturing. The topics discussed are: Importance of VLSI Testing, Test process and Automatic Test Equipment, Defects versus Fault Models, Fault Simulation, Logic Simulation, Combinational Circuit Testing, Sequential Circuit Testing, Memory Testing, Design-for-Testability, Scan Design, Boundary Scan, Built-in-Self Test, Delay Test, Current Testing and Reliability.</dc:description>
<dc:date>2017-02-21</dc:date>
<dc:date>2017-02-21T10:13:04Z</dc:date>
<dc:date>2017-02-21T10:13:04Z</dc:date>
<dc:identifier>http://hdl.handle.net/123456789/77</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>TU Delft</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/80</identifier><datestamp>2017-04-25T23:27:56Z</datestamp><setSpec>com_123456789_13</setSpec><setSpec>com_123456789_10</setSpec><setSpec>col_123456789_14</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Computer Architecture and Organisation</dc:title>
<dc:creator>Peyman Pouyan</dc:creator>
<dc:description>This course provides an overview of the architecture and organization of a computer hardware system and the important principles of computer organization. In addition, the course addresses also object-oriented programming techniques. The course demonstrates the interrelation between hardware and software, and illustrates how the computers operates and how they can be programmed, with the emphasis on processor design and implementation. &#xd;
&#xd;
Topics discussed are Computer system overview, Measuring and comparing performance, ISA: instruction set architecture (MIPS, x86, 8051, JVM), Computer arithmetic, processor implementation, fast processor implementation, Memory hierarchy and caching, Interfacing, Modern architectures and organizations (superscalar, VLIW/IA64/Itanium), etc.</dc:description>
<dc:date>2017-02-20</dc:date>
<dc:date>2017-02-21T10:57:59Z</dc:date>
<dc:date>2017-02-21T10:57:59Z</dc:date>
<dc:type>DCMI::Dataset</dc:type>
<dc:identifier>kk</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/80</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>TU Delft</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/81</identifier><datestamp>2017-06-17T21:02:13Z</datestamp><setSpec>com_123456789_2</setSpec><setSpec>com_123456789_1</setSpec><setSpec>col_123456789_4</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Digital Systems Design</dc:title>
<dc:creator>Voyiatzis, Ioannis</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware::Communication hardware, interfaces and storage</dc:subject>
<dc:description>This is  very interesting course on Digital Design</dc:description>
<dc:date>2017-04-06</dc:date>
<dc:date>2017-04-06T12:37:31Z</dc:date>
<dc:date>2017-04-06T12:37:31Z</dc:date>
<dc:type>DCMI::Event</dc:type>
<dc:identifier>N2777777</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/81</dc:identifier>
<dc:rights>Those who have succeeded in Digital Design</dc:rights>
<dc:publisher>TEI of Athens</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/86</identifier><datestamp>2017-06-20T07:37:42Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_28</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Specification and simulation of digital systems</dc:title>
<dc:creator>Giuseppe, Airò Farulla</dc:creator>
<dc:subject>ACM Computing Classification System::Hardware</dc:subject>
<dc:description>Course appearing in the tracks Embedded Systems and Software and Digital Systems). Students acquire the skills to describe digital systems at various levels of abstraction with the VHDL language. The course completes the design methodologies acquired in previous basic digital design courses and extends them to the register-transfer level focusing on automated synthesis. The course uses simulation-based verification techniques to develop in a lab a complex design and deals with verification techniques based on formal methods, in particular combinational and sequential equivalence check and model checking. The course introduces the basic knowledge on testing digital circuits.</dc:description>
<dc:date>2017-03-01</dc:date>
<dc:date>2017-06-16T12:40:40Z</dc:date>
<dc:date>2017-06-16T12:40:40Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>02LQDOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/86</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/87</identifier><datestamp>2017-06-19T21:33:48Z</datestamp><setSpec>com_123456789_33</setSpec><setSpec>com_123456789_25</setSpec><setSpec>col_123456789_34</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>Robotics</dc:title>
<dc:creator>Kruusmaa, Maarja</dc:creator>
<dc:description>The course aims: to discussing the current trends in robotics research and technology development;&#xd;
to introduce main theories and methods and main fields of contemporary robotics;&#xd;
to give practical skills permitting to connect the theory to technical implementations.</dc:description>
<dc:date>2017-06-18T14:36:08Z</dc:date>
<dc:date>2017-06-18T14:36:08Z</dc:date>
<dc:type>Course Type ::Work based</dc:type>
<dc:identifier>IBX0060</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/87</dc:identifier>
<dc:language>en</dc:language>
<dc:publisher>Tallinn University of Technology</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/88</identifier><datestamp>2017-06-19T22:21:28Z</datestamp><setSpec>com_123456789_26</setSpec><setSpec>com_123456789_24</setSpec><setSpec>col_123456789_28</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>testing_Distributed programming II</dc:title>
<dc:subject>ACM Computing Classification System::Hardware::Communication hardware, interfaces and storage::Signal processing systems</dc:subject>
<dc:description>Optional course for the Laurea Magistrale degree in Computer Engineering, which is taught in English during the 1st semester of the 2nd year. &#xd;
This course completes the basic knowledge and abilities that are taught in the previous course on Distributed Programming I and that are required for developing distributed applications. It focuses on the techniques for interactions among distributed applications, and in particular web services and related portable data formats (XML and JSON).</dc:description>
<dc:date>2017-06-19T20:14:24Z</dc:date>
<dc:date>2017-06-19T20:14:24Z</dc:date>
<dc:type>Master Course</dc:type>
<dc:identifier>01PDVOV</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/88</dc:identifier>
<dc:relation>TU Delft::kk</dc:relation>
<dc:publisher>Politecnico di Torino</dc:publisher>
</oai_dc:dc>
</metadata></record><record><header><identifier>oai:http://localhost:123456789/91</identifier><datestamp>2017-06-20T21:32:57Z</datestamp><setSpec>com_123456789_2</setSpec><setSpec>com_123456789_1</setSpec><setSpec>col_123456789_4</setSpec></header><metadata><oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:doc="http://www.lyncode.com/xoai" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:dc="http://purl.org/dc/elements/1.1/" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd">
<dc:title>ii</dc:title>
<dc:date>2017-06-20T21:32:57Z</dc:date>
<dc:date>2017-06-20T21:32:57Z</dc:date>
<dc:identifier>00</dc:identifier>
<dc:identifier>http://hdl.handle.net/123456789/91</dc:identifier>
</oai_dc:dc>
</metadata></record></ListRecords></OAI-PMH>