# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/AND.v" \
"../../../../Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NAND.v" \
"../../../../Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NOR.v" \
"../../../../Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/NOT.v" \
"../../../../Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/OR.v" \
"../../../../Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/XOR.v" \
"../../../../Primitive_Gates.srcs/sources_1/imports/Primitive_Gates/tb_primitive_gates.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
