// Seed: 1378543125
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 ? {id_2, id_2} : (1);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  wire id_4,
    output tri0 id_5,
    input  wire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
