#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\va_math.vpi";
S_0000014508801aa0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
v000001450898ae60_0 .var "clk", 0 0;
v000001450898ab40_0 .var "reset", 0 0;
S_0000014508801c30 .scope module, "uut" "CPU" 2 9, 3 3 0, S_0000014508801aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0000014508985840_0 .var "IR", 7 0;
v00000145089858e0_0 .var "MAR", 15 0;
v00000145089841c0_0 .var "MBR", 7 0;
v00000145089848a0_0 .var "PC", 15 0;
v0000014508985980_0 .net "W", 7 0, v000001450886e3b0_0;  1 drivers
v0000014508984940_0 .net "Z", 7 0, v000001450886e450_0;  1 drivers
v0000014508984bc0_0 .net "alu_enable", 0 0, v000001450886e9f0_0;  1 drivers
v0000014508984ee0_0 .net "alu_flags", 7 0, v000001450886dc30_0;  1 drivers
v000001450898bfe0_0 .net "alu_opcode", 4 0, v0000014508985020_0;  1 drivers
v000001450898a460_0 .net "alu_result", 7 0, v000001450886ee50_0;  1 drivers
v000001450898bcc0_0 .net "clk", 0 0, v000001450898ae60_0;  1 drivers
v000001450898ba40_0 .net "decoder_branch_type", 3 0, v0000014508985a20_0;  1 drivers
v000001450898af00_0 .net "decoder_mem_read", 0 0, v0000014508985480_0;  1 drivers
v000001450898a640_0 .net "decoder_mem_write", 0 0, v0000014508985f20_0;  1 drivers
v000001450898a280_0 .net "decoder_reg_write", 0 0, v00000145089849e0_0;  1 drivers
v000001450898b180_0 .net "dst_reg", 2 0, v0000014508985340_0;  1 drivers
v000001450898bf40_0 .var "flags", 7 0;
v000001450898bd60_0 .net "halt", 0 0, v0000014508985200_0;  1 drivers
v000001450898b720_0 .net "inst_is_2B", 0 0, L_000001450898afa0;  1 drivers
v000001450898a780_0 .net "inst_is_3B", 0 0, L_000001450898abe0;  1 drivers
v000001450898b5e0_0 .net "ir_load", 0 0, v000001450886e590_0;  1 drivers
o0000014508941d68 .functor BUFZ 1, C4<z>; HiZ drive
v000001450898b220_0 .net "is_branch", 0 0, o0000014508941d68;  0 drivers
RS_0000014508940a78 .resolv tri, v000001450886d0f0_0, v0000014508985de0_0;
v000001450898b2c0_0 .net8 "latch_is_mov", 0 0, RS_0000014508940a78;  2 drivers
v000001450898a5a0_0 .net "latched_alu_op", 4 0, v000001450886d050_0;  1 drivers
v000001450898a1e0_0 .net "latched_dst_reg", 2 0, v000001450886d230_0;  1 drivers
RS_00000145089408c8 .resolv tri, v000001450886d410_0, v0000014508985160_0;
v000001450898a500_0 .net8 "latched_is_branch", 0 0, RS_00000145089408c8;  2 drivers
v000001450898a960_0 .net "latched_src_reg", 2 0, v000001450886e6d0_0;  1 drivers
RS_0000014508940a18 .resolv tri, v000001450886dd70_0, v00000145089852a0_0;
v000001450898b900_0 .net8 "latched_use_imm", 0 0, RS_0000014508940a18;  2 drivers
v000001450898ac80_0 .net "mar_load", 0 0, v000001450886e770_0;  1 drivers
v000001450898b860_0 .net "mar_sel_wz", 0 0, v000001450886dff0_0;  1 drivers
v000001450898aa00_0 .var "mem_in", 7 0;
v000001450898a140_0 .net "mem_out", 7 0, v0000014508984120_0;  1 drivers
v000001450898aaa0_0 .net "mem_read", 0 0, v00000145089850c0_0;  1 drivers
v000001450898a320_0 .net "mem_write", 0 0, v0000014508984580_0;  1 drivers
v000001450898ad20_0 .net "pc_inc", 0 0, v00000145089843a0_0;  1 drivers
v000001450898a820_0 .net "read_flags", 0 0, v000001450886edb0_0;  1 drivers
v000001450898be00_0 .net "reg_data_out1", 7 0, v0000014508985ac0_0;  1 drivers
v000001450898a6e0_0 .net "reg_data_out2", 7 0, v0000014508984f80_0;  1 drivers
v000001450898a8c0_0 .net "reg_write", 0 0, v0000014508984260_0;  1 drivers
v000001450898bc20_0 .net "rst", 0 0, v000001450898ab40_0;  1 drivers
v000001450898bea0_0 .net "src_reg", 2 0, v0000014508984300_0;  1 drivers
v000001450898adc0_0 .var "temp", 7 0;
v000001450898b680_0 .net "use_alu", 0 0, v0000014508984620_0;  1 drivers
E_000001450883b8e0 .event anyedge, v000001450886d910_0, v00000145088551f0_0;
L_000001450898a3c0 .concat [ 1 1 0 0], L_000001450898afa0, L_000001450898abe0;
L_000001450898abe0 .part v0000014508984440_0, 1, 1;
L_000001450898afa0 .part v0000014508984440_0, 0, 1;
S_0000014508826a70 .scope module, "alu" "ALU" 3 128, 4 3 0, S_0000014508801c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "alu_enable";
    .port_info 1 /INPUT 8 "Acc";
    .port_info 2 /INPUT 8 "Operand";
    .port_info 3 /INPUT 8 "Flag";
    .port_info 4 /INPUT 5 "opcode";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 8 "flags";
    .port_info 7 /OUTPUT 1 "read_flags";
P_000001450884f450 .param/l "AUX_CY_FLAG" 0 4 16, +C4<00000000000000000000000000000100>;
P_000001450884f488 .param/l "CY_FLAG" 0 4 12, +C4<00000000000000000000000000000000>;
P_000001450884f4c0 .param/l "PARITY_FLAG" 0 4 15, +C4<00000000000000000000000000000010>;
P_000001450884f4f8 .param/l "SIGN_FLAG" 0 4 14, +C4<00000000000000000000000000000111>;
P_000001450884f530 .param/l "ZERO_FLAG" 0 4 13, +C4<00000000000000000000000000000110>;
L_000001450885f7e0 .functor OR 1, L_000001450898b540, L_00000145089e4a60, C4<0>, C4<0>;
v00000145088551f0_0 .net "Acc", 7 0, v0000014508985ac0_0;  alias, 1 drivers
v0000014508854ed0_0 .net "Flag", 7 0, v000001450898bf40_0;  1 drivers
v0000014508855b50_0 .net "Operand", 7 0, v0000014508984f80_0;  alias, 1 drivers
L_000001450898c318 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000014508855dd0_0 .net/2u *"_ivl_0", 7 0, L_000001450898c318;  1 drivers
v00000145088553d0_0 .net *"_ivl_11", 3 0, L_000001450898b400;  1 drivers
v0000014508855bf0_0 .net *"_ivl_12", 3 0, L_000001450898b4a0;  1 drivers
L_000001450898c360 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0000014508854f70_0 .net/2u *"_ivl_14", 3 0, L_000001450898c360;  1 drivers
v0000014508855290_0 .net *"_ivl_16", 0 0, L_000001450898b540;  1 drivers
v0000014508855a10_0 .net *"_ivl_19", 3 0, L_000001450898b7c0;  1 drivers
v00000145088555b0_0 .net *"_ivl_20", 31 0, L_000001450898bae0;  1 drivers
L_000001450898c3a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014508855650_0 .net *"_ivl_23", 27 0, L_000001450898c3a8;  1 drivers
v0000014508855010_0 .net *"_ivl_25", 3 0, L_000001450898bb80;  1 drivers
v0000014508855c90_0 .net *"_ivl_26", 31 0, L_00000145089e4380;  1 drivers
L_000001450898c3f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001450886e8b0_0 .net *"_ivl_29", 27 0, L_000001450898c3f0;  1 drivers
v000001450886e090_0 .net *"_ivl_30", 31 0, L_00000145089e5140;  1 drivers
L_000001450898c438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001450886e950_0 .net/2u *"_ivl_32", 31 0, L_000001450898c438;  1 drivers
v000001450886e270_0 .net *"_ivl_34", 0 0, L_00000145089e4a60;  1 drivers
v000001450886da50_0 .net *"_ivl_9", 3 0, L_000001450898b360;  1 drivers
v000001450886eb30_0 .net "alu_enable", 0 0, v000001450886e9f0_0;  alias, 1 drivers
v000001450886d5f0_0 .net "aux_carry_flag", 0 0, L_000001450885f7e0;  1 drivers
v000001450886ea90_0 .net "carry_flag", 0 0, L_00000145089e5f00;  1 drivers
v000001450886dc30_0 .var "flags", 7 0;
v000001450886ec70_0 .net "opcode", 4 0, v0000014508985020_0;  alias, 1 drivers
v000001450886ebd0_0 .net "parity_flag", 0 0, L_000001450898b9a0;  1 drivers
v000001450886edb0_0 .var "read_flags", 0 0;
v000001450886ee50_0 .var "result", 7 0;
v000001450886d730_0 .net "sign_flag", 0 0, L_000001450898b0e0;  1 drivers
v000001450886daf0_0 .var "temp_val", 8 0;
v000001450886cfb0_0 .net "zero_flag", 0 0, L_000001450898b040;  1 drivers
E_000001450883b9a0/0 .event anyedge, v000001450886eb30_0, v000001450886ec70_0, v00000145088551f0_0, v0000014508855b50_0;
E_000001450883b9a0/1 .event anyedge, v000001450886daf0_0, v000001450886dc30_0, v000001450886d5f0_0, v000001450886cfb0_0;
E_000001450883b9a0/2 .event anyedge, v000001450886d730_0, v000001450886ebd0_0;
E_000001450883b9a0 .event/or E_000001450883b9a0/0, E_000001450883b9a0/1, E_000001450883b9a0/2;
L_000001450898b040 .cmp/eq 8, v000001450886ee50_0, L_000001450898c318;
L_000001450898b0e0 .part v000001450886ee50_0, 7, 1;
L_000001450898b9a0 .reduce/xnor v000001450886ee50_0;
L_000001450898b360 .part v0000014508985ac0_0, 0, 4;
L_000001450898b400 .part v0000014508984f80_0, 0, 4;
L_000001450898b4a0 .arith/sum 4, L_000001450898b360, L_000001450898b400;
L_000001450898b540 .cmp/gt 4, L_000001450898b4a0, L_000001450898c360;
L_000001450898b7c0 .part v0000014508985ac0_0, 0, 4;
L_000001450898bae0 .concat [ 4 28 0 0], L_000001450898b7c0, L_000001450898c3a8;
L_000001450898bb80 .part v0000014508984f80_0, 0, 4;
L_00000145089e4380 .concat [ 4 28 0 0], L_000001450898bb80, L_000001450898c3f0;
L_00000145089e5140 .arith/sub 32, L_000001450898bae0, L_00000145089e4380;
L_00000145089e4a60 .cmp/gt 32, L_000001450898c438, L_00000145089e5140;
L_00000145089e5f00 .part v000001450886dc30_0, 0, 1;
S_0000014508826c00 .scope module, "control_unit" "ControlUnit" 3 64, 5 2 0, S_0000014508801c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "decoder_reg_write";
    .port_info 3 /INPUT 1 "decoder_mem_read";
    .port_info 4 /INPUT 1 "decoder_mem_write";
    .port_info 5 /INPUT 1 "decoder_use_alu";
    .port_info 6 /INPUT 1 "decoder_use_immediate";
    .port_info 7 /INPUT 1 "decoder_is_branch";
    .port_info 8 /INPUT 4 "decoder_branch_type";
    .port_info 9 /INPUT 1 "decoder_halt";
    .port_info 10 /INPUT 2 "decoder_inst_length";
    .port_info 11 /INPUT 3 "decoder_src_reg";
    .port_info 12 /INPUT 3 "decoder_dst_reg";
    .port_info 13 /INPUT 5 "decoder_alu_op";
    .port_info 14 /INPUT 8 "mem_out";
    .port_info 15 /INPUT 8 "FLAGS";
    .port_info 16 /INPUT 1 "decoder_is_mov";
    .port_info 17 /OUTPUT 1 "pc_enable";
    .port_info 18 /OUTPUT 1 "ir_load";
    .port_info 19 /OUTPUT 1 "mar_load";
    .port_info 20 /OUTPUT 1 "mar_sel_wz";
    .port_info 21 /OUTPUT 1 "mem_read";
    .port_info 22 /OUTPUT 1 "mem_write";
    .port_info 23 /OUTPUT 1 "reg_write";
    .port_info 24 /OUTPUT 1 "alu_enable";
    .port_info 25 /OUTPUT 3 "latched_src_reg";
    .port_info 26 /OUTPUT 3 "latched_dst_reg";
    .port_info 27 /OUTPUT 5 "latched_alu_op";
    .port_info 28 /OUTPUT 8 "W";
    .port_info 29 /OUTPUT 8 "Z";
    .port_info 30 /OUTPUT 1 "latched_use_imm";
    .port_info 31 /OUTPUT 1 "latch_is_mov";
    .port_info 32 /OUTPUT 1 "latched_is_branch";
P_0000014508806050 .param/l "AUXC_F" 0 5 46, +C4<00000000000000000000000000000100>;
P_0000014508806088 .param/l "CARRY_F" 0 5 44, +C4<00000000000000000000000000000000>;
P_00000145088060c0 .param/l "DECODE" 1 5 39, C4<001>;
P_00000145088060f8 .param/l "EXEC" 1 5 40, C4<101>;
P_0000014508806130 .param/l "FETCH" 1 5 39, C4<000>;
P_0000014508806168 .param/l "FETCH_OP1" 1 5 39, C4<010>;
P_00000145088061a0 .param/l "FETCH_OP2" 1 5 40, C4<011>;
P_00000145088061d8 .param/l "HALT" 1 5 41, C4<111>;
P_0000014508806210 .param/l "MEM_RD" 1 5 40, C4<100>;
P_0000014508806248 .param/l "PARITY_F" 0 5 45, +C4<00000000000000000000000000000010>;
P_0000014508806280 .param/l "SIGN_F" 0 5 48, +C4<00000000000000000000000000000111>;
P_00000145088062b8 .param/l "WB" 1 5 41, C4<110>;
P_00000145088062f0 .param/l "ZERO_F" 0 5 47, +C4<00000000000000000000000000000110>;
v000001450886e130_0 .net "FLAGS", 7 0, v000001450898bf40_0;  alias, 1 drivers
v000001450886e3b0_0 .var "W", 7 0;
v000001450886e450_0 .var "Z", 7 0;
v000001450886e9f0_0 .var "alu_enable", 0 0;
v000001450886d870_0 .net "clk", 0 0, v000001450898ae60_0;  alias, 1 drivers
v000001450886e310_0 .net "decoder_alu_op", 4 0, v0000014508985020_0;  alias, 1 drivers
v000001450886e1d0_0 .net "decoder_branch_type", 3 0, v0000014508985a20_0;  alias, 1 drivers
v000001450886d370_0 .net "decoder_dst_reg", 2 0, v0000014508985340_0;  alias, 1 drivers
v000001450886e4f0_0 .net "decoder_halt", 0 0, v0000014508985200_0;  alias, 1 drivers
v000001450886d4b0_0 .net "decoder_inst_length", 1 0, L_000001450898a3c0;  1 drivers
v000001450886d690_0 .net8 "decoder_is_branch", 0 0, RS_00000145089408c8;  alias, 2 drivers
o00000145089408f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001450886e630_0 .net "decoder_is_mov", 0 0, o00000145089408f8;  0 drivers
v000001450886e810_0 .net "decoder_mem_read", 0 0, v0000014508985480_0;  alias, 1 drivers
v000001450886d910_0 .net "decoder_mem_write", 0 0, v0000014508985f20_0;  alias, 1 drivers
v000001450886d190_0 .net "decoder_reg_write", 0 0, v00000145089849e0_0;  alias, 1 drivers
v000001450886ed10_0 .net "decoder_src_reg", 2 0, v0000014508984300_0;  alias, 1 drivers
v000001450886d9b0_0 .net "decoder_use_alu", 0 0, v0000014508984620_0;  alias, 1 drivers
v000001450886d7d0_0 .net8 "decoder_use_immediate", 0 0, RS_0000014508940a18;  alias, 2 drivers
v000001450886e590_0 .var "ir_load", 0 0;
v000001450886d0f0_0 .var "latch_is_mov", 0 0;
v000001450886d050_0 .var "latched_alu_op", 4 0;
v000001450886df50_0 .var "latched_branch_type", 3 0;
v000001450886d230_0 .var "latched_dst_reg", 2 0;
v000001450886de10_0 .var "latched_halt", 0 0;
v000001450886d2d0_0 .var "latched_inst_len", 1 0;
v000001450886d410_0 .var "latched_is_branch", 0 0;
v000001450886d550_0 .var "latched_mem_read", 0 0;
v000001450886db90_0 .var "latched_mem_write", 0 0;
v000001450886dcd0_0 .var "latched_reg_write", 0 0;
v000001450886e6d0_0 .var "latched_src_reg", 2 0;
v000001450886deb0_0 .var "latched_use_alu", 0 0;
v000001450886dd70_0 .var "latched_use_imm", 0 0;
v000001450886e770_0 .var "mar_load", 0 0;
v000001450886dff0_0 .var "mar_sel_wz", 0 0;
v0000014508985d40_0 .net "mem_out", 7 0, v0000014508984120_0;  alias, 1 drivers
v00000145089850c0_0 .var "mem_read", 0 0;
v0000014508984580_0 .var "mem_write", 0 0;
v00000145089843a0_0 .var "pc_enable", 0 0;
v0000014508984260_0 .var "reg_write", 0 0;
v00000145089855c0_0 .net "rst", 0 0, v000001450898ab40_0;  alias, 1 drivers
v0000014508984c60_0 .var "state", 2 0;
v0000014508985660_0 .var "t_state", 2 0;
E_000001450883cba0 .event posedge, v00000145089855c0_0, v000001450886d870_0;
S_0000014508806330 .scope module, "decoder" "Decoder" 3 101, 6 2 0, S_0000014508801c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "IR";
    .port_info 1 /OUTPUT 5 "opcode";
    .port_info 2 /OUTPUT 3 "src_reg";
    .port_info 3 /OUTPUT 3 "dest_reg";
    .port_info 4 /OUTPUT 1 "reg_write";
    .port_info 5 /OUTPUT 1 "memr";
    .port_info 6 /OUTPUT 1 "memw";
    .port_info 7 /OUTPUT 1 "alu_enable";
    .port_info 8 /OUTPUT 1 "use_immediate";
    .port_info 9 /OUTPUT 1 "halt";
    .port_info 10 /OUTPUT 1 "is_branch";
    .port_info 11 /OUTPUT 4 "branch_type";
    .port_info 12 /OUTPUT 2 "inst_length";
    .port_info 13 /OUTPUT 1 "is_mov";
P_00000145087eea90 .param/l "OP_ADC" 1 6 26, C4<00101>;
P_00000145087eeac8 .param/l "OP_ADD" 1 6 25, C4<00100>;
P_00000145087eeb00 .param/l "OP_AND" 1 6 21, C4<00000>;
P_00000145087eeb38 .param/l "OP_CMA" 1 6 22, C4<00001>;
P_00000145087eeb70 .param/l "OP_CMP" 1 6 35, C4<01110>;
P_00000145087eeba8 .param/l "OP_DCR" 1 6 30, C4<01001>;
P_00000145087eebe0 .param/l "OP_INR" 1 6 29, C4<01000>;
P_00000145087eec18 .param/l "OP_NOP" 1 6 36, C4<11111>;
P_00000145087eec50 .param/l "OP_OR" 1 6 23, C4<00010>;
P_00000145087eec88 .param/l "OP_RLC" 1 6 33, C4<01100>;
P_00000145087eecc0 .param/l "OP_ROL" 1 6 31, C4<01010>;
P_00000145087eecf8 .param/l "OP_ROR" 1 6 32, C4<01011>;
P_00000145087eed30 .param/l "OP_RRC" 1 6 34, C4<01101>;
P_00000145087eed68 .param/l "OP_SBB" 1 6 28, C4<00111>;
P_00000145087eeda0 .param/l "OP_SUB" 1 6 27, C4<00110>;
P_00000145087eedd8 .param/l "OP_XOR" 1 6 24, C4<00011>;
v0000014508985700_0 .net "IR", 7 0, v0000014508985840_0;  1 drivers
v0000014508984620_0 .var "alu_enable", 0 0;
v0000014508985a20_0 .var "branch_type", 3 0;
v0000014508985340_0 .var "dest_reg", 2 0;
v0000014508985200_0 .var "halt", 0 0;
v0000014508984440_0 .var "inst_length", 1 0;
v0000014508985160_0 .var "is_branch", 0 0;
v0000014508985de0_0 .var "is_mov", 0 0;
v0000014508985480_0 .var "memr", 0 0;
v0000014508985f20_0 .var "memw", 0 0;
v0000014508985020_0 .var "opcode", 4 0;
v00000145089849e0_0 .var "reg_write", 0 0;
v0000014508984300_0 .var "src_reg", 2 0;
v00000145089852a0_0 .var "use_immediate", 0 0;
E_000001450883c5e0 .event anyedge, v0000014508985700_0;
S_0000014508782830 .scope module, "memory" "Memory" 3 118, 7 1 0, S_0000014508801c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "read_enable";
    .port_info 4 /INPUT 16 "addr";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out";
P_000001450883c620 .param/l "MEM_SIZE" 0 7 10, +C4<00000000000000010000000000000000>;
v00000145089857a0_0 .net "addr", 15 0, v00000145089858e0_0;  1 drivers
v0000014508985c00_0 .net "clk", 0 0, v000001450898ae60_0;  alias, 1 drivers
v00000145089846c0_0 .net "data_in", 7 0, v00000145089841c0_0;  1 drivers
v0000014508984120_0 .var "data_out", 7 0;
v0000014508984d00_0 .var/i "i", 31 0;
v0000014508985e80 .array "mem", 65535 0, 7 0;
v00000145089853e0_0 .net "read_enable", 0 0, v00000145089850c0_0;  alias, 1 drivers
v0000014508984760_0 .net "rst", 0 0, v000001450898ab40_0;  alias, 1 drivers
v00000145089844e0_0 .net "write_enable", 0 0, v0000014508984580_0;  alias, 1 drivers
E_000001450883dee0 .event posedge, v000001450886d870_0;
S_00000145087829c0 .scope module, "regfile" "Register" 3 52, 8 3 0, S_0000014508801c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "read_addr1";
    .port_info 4 /INPUT 3 "read_addr2";
    .port_info 5 /INPUT 3 "write_addr";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /OUTPUT 8 "data_out1";
    .port_info 8 /OUTPUT 8 "data_out2";
v0000014508984a80_0 .net "clk", 0 0, v000001450898ae60_0;  alias, 1 drivers
v0000014508985fc0_0 .net "data_in", 7 0, v000001450898adc0_0;  1 drivers
v0000014508985ac0_0 .var "data_out1", 7 0;
v0000014508984f80_0 .var "data_out2", 7 0;
v0000014508985b60_0 .net "read_addr1", 2 0, v000001450886e6d0_0;  alias, 1 drivers
v0000014508985ca0_0 .net "read_addr2", 2 0, v000001450886d230_0;  alias, 1 drivers
v0000014508984e40 .array "regs", 7 0, 7 0;
v0000014508984800_0 .net "reset", 0 0, v000001450898ab40_0;  alias, 1 drivers
v0000014508984b20_0 .net "write_addr", 2 0, v000001450886d230_0;  alias, 1 drivers
v0000014508985520_0 .net "write_enable", 0 0, v0000014508984260_0;  alias, 1 drivers
v0000014508984e40_0 .array/port v0000014508984e40, 0;
v0000014508984e40_1 .array/port v0000014508984e40, 1;
v0000014508984e40_2 .array/port v0000014508984e40, 2;
E_000001450883e4a0/0 .event anyedge, v000001450886e6d0_0, v0000014508984e40_0, v0000014508984e40_1, v0000014508984e40_2;
v0000014508984e40_3 .array/port v0000014508984e40, 3;
v0000014508984e40_4 .array/port v0000014508984e40, 4;
v0000014508984e40_5 .array/port v0000014508984e40, 5;
v0000014508984e40_6 .array/port v0000014508984e40, 6;
E_000001450883e4a0/1 .event anyedge, v0000014508984e40_3, v0000014508984e40_4, v0000014508984e40_5, v0000014508984e40_6;
v0000014508984e40_7 .array/port v0000014508984e40, 7;
E_000001450883e4a0/2 .event anyedge, v0000014508984e40_7, v000001450886d230_0;
E_000001450883e4a0 .event/or E_000001450883e4a0/0, E_000001450883e4a0/1, E_000001450883e4a0/2;
    .scope S_00000145087829c0;
T_0 ;
    %wait E_000001450883cba0;
    %load/vec4 v0000014508984800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000014508985520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000014508984b20_0;
    %pushi/vec4 6, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000014508985fc0_0;
    %load/vec4 v0000014508984b20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508984e40, 0, 4;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000145087829c0;
T_1 ;
    %wait E_000001450883e4a0;
    %load/vec4 v0000014508985b60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000014508984e40, 4;
    %assign/vec4 v0000014508985ac0_0, 0;
    %load/vec4 v0000014508985ca0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000014508984e40, 4;
    %assign/vec4 v0000014508984f80_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000014508826c00;
T_2 ;
    %wait E_000001450883cba0;
    %load/vec4 v00000145089855c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %pushi/vec4 0, 0, 22;
    %split/vec4 1;
    %assign/vec4 v000001450886d0f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001450886d050_0, 0;
    %split/vec4 3;
    %assign/vec4 v000001450886d230_0, 0;
    %split/vec4 3;
    %assign/vec4 v000001450886e6d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001450886d2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014508984260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014508984580_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145089850c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e590_0, 0;
    %assign/vec4 v00000145089843a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001450886dd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001450886df50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000014508984c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %pushi/vec4 0, 0, 22;
    %split/vec4 1;
    %assign/vec4 v000001450886d0f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001450886d050_0, 0;
    %split/vec4 3;
    %assign/vec4 v000001450886d230_0, 0;
    %split/vec4 3;
    %assign/vec4 v000001450886e6d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001450886d2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014508984260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014508984580_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145089850c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e590_0, 0;
    %assign/vec4 v00000145089843a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001450886dd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001450886df50_0, 0;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000014508985660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886e770_0, 0;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145089850c0_0, 0;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145089843a0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145089843a0_0, 0;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000014508985660_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.17, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0000014508985660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
T_2.18 ;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v000001450886d190_0;
    %assign/vec4 v000001450886dcd0_0, 0;
    %load/vec4 v000001450886e810_0;
    %assign/vec4 v000001450886d550_0, 0;
    %load/vec4 v000001450886d910_0;
    %assign/vec4 v000001450886db90_0, 0;
    %load/vec4 v000001450886d9b0_0;
    %assign/vec4 v000001450886deb0_0, 0;
    %load/vec4 v000001450886d7d0_0;
    %assign/vec4 v000001450886dd70_0, 0;
    %load/vec4 v000001450886d690_0;
    %assign/vec4 v000001450886d410_0, 0;
    %load/vec4 v000001450886e4f0_0;
    %assign/vec4 v000001450886de10_0, 0;
    %load/vec4 v000001450886d4b0_0;
    %assign/vec4 v000001450886d2d0_0, 0;
    %load/vec4 v000001450886ed10_0;
    %assign/vec4 v000001450886e6d0_0, 0;
    %load/vec4 v000001450886d370_0;
    %assign/vec4 v000001450886d230_0, 0;
    %load/vec4 v000001450886e310_0;
    %assign/vec4 v000001450886d050_0, 0;
    %load/vec4 v000001450886e630_0;
    %assign/vec4 v000001450886d0f0_0, 0;
    %load/vec4 v000001450886e1d0_0;
    %assign/vec4 v000001450886df50_0, 0;
    %load/vec4 v000001450886e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v000001450886d4b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.21, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v000001450886d4b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v000001450886e810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v000001450886d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %jmp T_2.28;
T_2.27 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
T_2.28 ;
T_2.26 ;
T_2.24 ;
T_2.22 ;
T_2.20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000014508985660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %jmp T_2.33;
T_2.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886e770_0, 0;
    %jmp T_2.33;
T_2.30 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145089850c0_0, 0;
    %jmp T_2.33;
T_2.31 ;
    %load/vec4 v0000014508985d40_0;
    %assign/vec4 v000001450886e450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145089843a0_0, 0;
    %jmp T_2.33;
T_2.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145089843a0_0, 0;
    %jmp T_2.33;
T_2.33 ;
    %pop/vec4 1;
    %load/vec4 v0000014508985660_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.34, 4;
    %load/vec4 v000001450886d2d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.36, 4;
    %load/vec4 v000001450886deb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %assign/vec4 v0000014508984c60_0, 0;
    %jmp T_2.37;
T_2.36 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
T_2.37 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %jmp T_2.35;
T_2.34 ;
    %load/vec4 v0000014508985660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
T_2.35 ;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0000014508985660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886e770_0, 0;
    %jmp T_2.44;
T_2.41 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145089850c0_0, 0;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0000014508985d40_0;
    %assign/vec4 v000001450886e3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145089843a0_0, 0;
    %jmp T_2.44;
T_2.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145089843a0_0, 0;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %load/vec4 v0000014508985660_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_2.45, 4;
    %load/vec4 v000001450886d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.47, 8;
    %load/vec4 v000001450886df50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.54, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.55, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.56, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.57, 6;
    %jmp T_2.58;
T_2.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %jmp T_2.58;
T_2.50 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.59, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.59 ;
    %jmp T_2.58;
T_2.51 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.61, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.61 ;
    %jmp T_2.58;
T_2.52 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.63, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.63 ;
    %jmp T_2.58;
T_2.53 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.65, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.65 ;
    %jmp T_2.58;
T_2.54 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.67, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.67 ;
    %jmp T_2.58;
T_2.55 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.69, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.69 ;
    %jmp T_2.58;
T_2.56 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.71, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.71 ;
    %jmp T_2.58;
T_2.57 ;
    %load/vec4 v000001450886e130_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.73, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
T_2.73 ;
    %jmp T_2.58;
T_2.58 ;
    %pop/vec4 1;
T_2.47 ;
T_2.45 ;
    %load/vec4 v0000014508985660_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.75, 4;
    %load/vec4 v000001450886d410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.77, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %jmp T_2.78;
T_2.77 ;
    %load/vec4 v000001450886d550_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.79, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_2.80, 8;
T_2.79 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_2.80, 8;
 ; End of false expr.
    %blend;
T_2.80;
    %assign/vec4 v0000014508984c60_0, 0;
T_2.78 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %jmp T_2.76;
T_2.75 ;
    %load/vec4 v0000014508985660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
T_2.76 ;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000014508985660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.81, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.82, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.83, 6;
    %jmp T_2.84;
T_2.81 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886e770_0, 0;
    %jmp T_2.84;
T_2.82 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000145089850c0_0, 0;
    %jmp T_2.84;
T_2.83 ;
    %load/vec4 v0000014508985d40_0;
    %assign/vec4 v000001450886e450_0, 0;
    %jmp T_2.84;
T_2.84 ;
    %pop/vec4 1;
    %load/vec4 v0000014508985660_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_2.85, 4;
    %load/vec4 v000001450886deb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.87, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.88, 8;
T_2.87 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_2.88, 8;
 ; End of false expr.
    %blend;
T_2.88;
    %assign/vec4 v0000014508984c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %jmp T_2.86;
T_2.85 ;
    %load/vec4 v0000014508985660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
T_2.86 ;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000014508985660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.89, 6;
    %jmp T_2.90;
T_2.89 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001450886e9f0_0, 0;
    %jmp T_2.90;
T_2.90 ;
    %pop/vec4 1;
    %load/vec4 v0000014508985660_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.91, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %jmp T_2.92;
T_2.91 ;
    %load/vec4 v0000014508985660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
T_2.92 ;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v000001450886dcd0_0;
    %assign/vec4 v0000014508984260_0, 0;
    %load/vec4 v000001450886db90_0;
    %assign/vec4 v0000014508984580_0, 0;
    %load/vec4 v0000014508985660_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_2.93, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508984c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
    %pushi/vec4 0, 0, 22;
    %split/vec4 1;
    %assign/vec4 v000001450886d0f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001450886d050_0, 0;
    %split/vec4 3;
    %assign/vec4 v000001450886d230_0, 0;
    %split/vec4 3;
    %assign/vec4 v000001450886e6d0_0, 0;
    %split/vec4 2;
    %assign/vec4 v000001450886d2d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014508984260_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014508984580_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000145089850c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886dff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e770_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001450886e590_0, 0;
    %assign/vec4 v00000145089843a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001450886dd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001450886df50_0, 0;
    %jmp T_2.94;
T_2.93 ;
    %load/vec4 v0000014508985660_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014508985660_0, 0;
T_2.94 ;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000145089843a0_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000014508806330;
T_3 ;
    %wait E_000001450883c5e0;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014508985f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014508985480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145089852a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014508985200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014508985de0_0, 0, 1;
    %load/vec4 v0000014508985700_0;
    %dup/vec4;
    %pushi/vec4 64, 63, 8;
    %cmp/z;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 6, 56, 8;
    %cmp/z;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 128, 7, 8;
    %cmp/z;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 136, 7, 8;
    %cmp/z;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 144, 7, 8;
    %cmp/z;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 152, 7, 8;
    %cmp/z;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 160, 7, 8;
    %cmp/z;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 168, 7, 8;
    %cmp/z;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 176, 7, 8;
    %cmp/z;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 184, 7, 8;
    %cmp/z;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 4, 56, 8;
    %cmp/z;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 5, 56, 8;
    %cmp/z;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/z;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/z;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/z;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/z;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 47, 0, 8;
    %cmp/z;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 58, 0, 8;
    %cmp/z;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/z;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 118, 0, 8;
    %cmp/z;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/z;
    %jmp/1 T_3.20, 4;
    %dup/vec4;
    %pushi/vec4 202, 0, 8;
    %cmp/z;
    %jmp/1 T_3.21, 4;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/z;
    %jmp/1 T_3.22, 4;
    %dup/vec4;
    %pushi/vec4 218, 0, 8;
    %cmp/z;
    %jmp/1 T_3.23, 4;
    %dup/vec4;
    %pushi/vec4 210, 0, 8;
    %cmp/z;
    %jmp/1 T_3.24, 4;
    %dup/vec4;
    %pushi/vec4 242, 0, 8;
    %cmp/z;
    %jmp/1 T_3.25, 4;
    %dup/vec4;
    %pushi/vec4 250, 0, 8;
    %cmp/z;
    %jmp/1 T_3.26, 4;
    %dup/vec4;
    %pushi/vec4 234, 0, 8;
    %cmp/z;
    %jmp/1 T_3.27, 4;
    %dup/vec4;
    %pushi/vec4 226, 0, 8;
    %cmp/z;
    %jmp/1 T_3.28, 4;
    %jmp T_3.30;
T_3.0 ;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985de0_0, 0, 1;
    %jmp T_3.30;
T_3.1 ;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089852a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.2 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.4 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.5 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.10 ;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.11 ;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %load/vec4 v0000014508985700_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.12 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.13 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.14 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.15 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.16 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000014508985020_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508984620_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %jmp T_3.30;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985480_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508985340_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000145089849e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985f20_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000014508984300_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985200_0, 0, 1;
    %jmp T_3.30;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014508985160_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000014508985a20_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000014508984440_0, 0, 2;
    %jmp T_3.30;
T_3.30 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014508782830;
T_4 ;
    %wait E_000001450883dee0;
    %load/vec4 v0000014508984760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014508984d00_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000014508984d00_0;
    %cmpi/s 65536, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000014508984d00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %load/vec4 v0000014508984d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014508984d00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 62, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 15, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 14, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 13, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 185, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 161, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 177, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 169, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 14, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 62, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 145, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %pushi/vec4 118, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000145089844e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v00000145089857a0_0;
    %pad/u 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000145089846c0_0;
    %load/vec4 v00000145089857a0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014508985e80, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014508782830;
T_5 ;
    %wait E_000001450883dee0;
    %load/vec4 v00000145089853e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000145089857a0_0;
    %pad/u 32;
    %cmpi/u 65536, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v00000145089857a0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000014508985e80, 4;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %assign/vec4 v0000014508984120_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000014508826a70;
T_6 ;
    %wait E_000001450883b9a0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001450886dc30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001450886edb0_0, 0, 1;
    %load/vec4 v000001450886eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001450886ec70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %jmp T_6.18;
T_6.2 ;
    %load/vec4 v00000145088551f0_0;
    %load/vec4 v0000014508855b50_0;
    %and;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %jmp T_6.18;
T_6.3 ;
    %load/vec4 v00000145088551f0_0;
    %inv;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %jmp T_6.18;
T_6.4 ;
    %load/vec4 v00000145088551f0_0;
    %load/vec4 v0000014508855b50_0;
    %or;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %jmp T_6.18;
T_6.5 ;
    %load/vec4 v00000145088551f0_0;
    %load/vec4 v0000014508855b50_0;
    %xor;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %jmp T_6.18;
T_6.6 ;
    %load/vec4 v00000145088551f0_0;
    %pad/u 9;
    %load/vec4 v0000014508855b50_0;
    %pad/u 9;
    %add;
    %store/vec4 v000001450886daf0_0, 0, 9;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.7 ;
    %load/vec4 v00000145088551f0_0;
    %pad/u 9;
    %load/vec4 v0000014508855b50_0;
    %pad/u 9;
    %add;
    %load/vec4 v000001450886dc30_0;
    %parti/s 1, 0, 2;
    %pad/u 9;
    %add;
    %store/vec4 v000001450886daf0_0, 0, 9;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.8 ;
    %load/vec4 v00000145088551f0_0;
    %pad/u 9;
    %load/vec4 v0000014508855b50_0;
    %pad/u 9;
    %sub;
    %store/vec4 v000001450886daf0_0, 0, 9;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.9 ;
    %load/vec4 v00000145088551f0_0;
    %pad/u 9;
    %load/vec4 v0000014508855b50_0;
    %pad/u 9;
    %sub;
    %load/vec4 v000001450886dc30_0;
    %parti/s 1, 0, 2;
    %pad/u 9;
    %sub;
    %store/vec4 v000001450886daf0_0, 0, 9;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.10 ;
    %load/vec4 v00000145088551f0_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %store/vec4 v000001450886daf0_0, 0, 9;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.11 ;
    %load/vec4 v00000145088551f0_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %store/vec4 v000001450886daf0_0, 0, 9;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.12 ;
    %load/vec4 v00000145088551f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000145088551f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v00000145088551f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.13 ;
    %load/vec4 v00000145088551f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000145088551f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v00000145088551f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.14 ;
    %load/vec4 v000001450886dc30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000145088551f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v00000145088551f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.15 ;
    %load/vec4 v00000145088551f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000145088551f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001450886ee50_0, 0, 8;
    %load/vec4 v00000145088551f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %jmp T_6.18;
T_6.16 ;
    %load/vec4 v00000145088551f0_0;
    %pad/u 9;
    %load/vec4 v0000014508855b50_0;
    %pad/u 9;
    %sub;
    %store/vec4 v000001450886daf0_0, 0, 9;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %load/vec4 v000001450886daf0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %load/vec4 v000001450886daf0_0;
    %parti/s 8, 0, 2;
    %xnor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %load/vec4 v000001450886d5f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001450886ee50_0, 0, 8;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
    %load/vec4 v000001450886ec70_0;
    %cmpi/ne 14, 0, 5;
    %jmp/0xz  T_6.19, 4;
    %load/vec4 v000001450886cfb0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %load/vec4 v000001450886d730_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %load/vec4 v000001450886ebd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
    %load/vec4 v000001450886d5f0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001450886dc30_0, 4, 1;
T_6.19 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014508801c30;
T_7 ;
    %wait E_000001450883dee0;
    %load/vec4 v0000014508984bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001450898a460_0;
    %assign/vec4 v000001450898adc0_0, 0;
    %load/vec4 v0000014508984ee0_0;
    %assign/vec4 v000001450898bf40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001450898b900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v000001450898a280_0;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000014508984940_0;
    %assign/vec4 v000001450898adc0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001450898af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v00000145089841c0_0;
    %assign/vec4 v000001450898adc0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001450898adc0_0, 0;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014508801c30;
T_8 ;
    %wait E_000001450883cba0;
    %load/vec4 v000001450898bc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000145089848a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000145089858e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000145089841c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014508985840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001450898bf40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001450898ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001450898b720_0;
    %flag_set/vec4 9;
    %jmp/1 T_8.7, 9;
    %load/vec4 v000001450898a780_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_8.7;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v000001450898b860_0;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0000014508985980_0;
    %load/vec4 v0000014508984940_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v00000145089848a0_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v00000145089858e0_0, 0;
T_8.2 ;
    %load/vec4 v000001450898af00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v000001450898a140_0;
    %assign/vec4 v00000145089841c0_0, 0;
T_8.8 ;
    %load/vec4 v000001450898b5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v000001450898a140_0;
    %assign/vec4 v0000014508985840_0, 0;
T_8.10 ;
    %load/vec4 v000001450898a500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v000001450898b860_0;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0000014508985980_0;
    %load/vec4 v0000014508984940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000145089848a0_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v000001450898ad20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.17, 9;
    %load/vec4 v000001450898b220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.18, 9;
    %load/vec4 v000001450898b860_0;
    %and;
T_8.18;
    %nor/r;
    %and;
T_8.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %load/vec4 v00000145089848a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v00000145089848a0_0, 0;
T_8.15 ;
T_8.13 ;
    %load/vec4 v000001450898a820_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.21, 9;
    %load/vec4 v000001450898b680_0;
    %and;
T_8.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %load/vec4 v0000014508984ee0_0;
    %assign/vec4 v000001450898bf40_0, 0;
T_8.19 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000014508801c30;
T_9 ;
    %wait E_000001450883b8e0;
    %load/vec4 v000001450898a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001450898be00_0;
    %store/vec4 v000001450898aa00_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001450898aa00_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000014508801aa0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v000001450898ae60_0;
    %inv;
    %store/vec4 v000001450898ae60_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014508801aa0;
T_11 ;
    %vpi_call 2 20 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000014508801aa0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001450898ae60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001450898ab40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001450898ab40_0, 0, 1;
    %delay 2020000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "alu.v";
    "control_unit.v";
    "decoder.v";
    "memory.v";
    "register.v";
