5 18 1fd81 4 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (task2.vcd) 2 -o (task2.cdd) 2 -v (task2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 task2.v 1 32 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 task2.v 5 9 1 
2 2 6 6 6 10010 1 3b 5002 0 0 1 18 0 1 0 0 0 0 delay_for_awhile
2 3 7 7 7 50008 1 0 21004 0 0 1 16 0 0
2 4 7 7 7 10001 0 1 1410 0 0 1 1 a
2 5 7 7 7 10008 1 37 16 3 4
2 6 8 8 8 20003 1 0 1008 0 0 32 48 a 0
2 7 8 8 8 10003 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
4 2 11 5 0 2
4 5 0 7 7 2
4 7 0 0 0 2
3 1 main.u$1 "main.u$1" 0 task2.v 11 18 1 
3 3 main.delay_for_awhile "main.delay_for_awhile" 0 task2.v 20 30 1 
2 8 24 24 24 4 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 b 2 22 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 8 11 0 0 8
3 1 main.delay_for_awhile.u$2 "main.delay_for_awhile.u$2" 0 task2.v 24 28 1 
2 9 25 25 25 60009 1 0 21004 0 0 1 16 0 0
2 10 25 25 25 20002 0 1 1410 0 0 1 1 b
2 11 25 25 25 20009 1 37 16 9 10
2 12 26 26 26 30004 1 0 1008 0 0 32 48 a 0
2 13 26 26 26 20004 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 27 27 27 60009 1 0 21008 0 0 1 16 1 0
2 15 27 27 27 20002 0 1 1410 0 0 1 1 b
2 16 27 27 27 20009 1 37 1a 14 15
4 11 11 13 13 11
4 13 0 16 0 11
4 16 0 0 0 11
