// Seed: 2001118680
module module_0;
  reg id_1, id_2;
  assign id_1.id_2 = 1;
  reg id_3;
  initial id_3 <= 1;
  always_latch
    if (id_3)
      if (1) begin : LABEL_0
        id_1 = 1;
        id_1 <= 1'b0;
      end else;
  tri id_4 = 1;
  assign id_2 = id_1;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    output supply0 id_5,
    input wand id_6,
    input tri1 id_7,
    output wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply0 id_14,
    output wor id_15,
    input wire id_16
    , id_19,
    input wor id_17
);
  wire id_20;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_5 = id_6;
  assign id_4 = id_0 || id_12;
  wire id_21;
endmodule
