Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: data_logger_v0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "data_logger_v0.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "data_logger_v0"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : data_logger_v0
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" "remote_sources/_/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/pkg_eth.vhd" in Library work.
Architecture pkg_eth of Entity pkg_eth is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/shift_reg_ld.vhd" in Library work.
Architecture arch of Entity shift_reg_ld is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/headerrom.vhd" in Library work.
Architecture rtl of Entity headerrom is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/pkg/pkg_s3_ip.vhd" in Library work.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/probes2fifo_noTS.vhd" in Library work.
Architecture arch of Entity probes2fifo_nots is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/ipcore_dir/event_fifo_32_2k.vhd" in Library work.
Architecture event_fifo_32_2k_a of Entity event_fifo_32_2k is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/ipcore_dir/event_fifo_16_2k.vhd" in Library work.
Architecture event_fifo_16_2k_a of Entity event_fifo_16_2k is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/ipcore_dir/event_fifo_8_2k.vhd" in Library work.
Architecture event_fifo_8_2k_a of Entity event_fifo_8_2k is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/events2data.vhd" in Library work.
Architecture arch of Entity events2data is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/pkt_trigger_noTS.vhd" in Library work.
Architecture arch of Entity pkt_trigger_nots is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_pkt_gen_v9.vhd" in Library work.
Architecture arch of Entity udp_pkt_gen_v9 is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/resynch_20M.vhd" in Library work.
Architecture behav of Entity resynch_20m is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/rst_gen.vhd" in Library work.
Architecture arch of Entity rst_gen is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_transmiter_v9.vhd" in Library work.
Architecture arch of Entity udp_transmiter_v9 is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/ipcore_dir/net_dcm_125_dgb.vhd" in Library work.
Architecture behavioral of Entity net_dcm_125_dgb is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_daq.vhd" in Library work.
Architecture arc of Entity udp_daq is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/eth_receiver_v0.vhd" in Library work.
Architecture arch of Entity eth_receiver_v0 is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/trigger.vhd" in Library work.
Architecture arch of Entity trigger is up to date.
Compiling vhdl file "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/data_logger_v0.vhd" in Library work.
Architecture arc of Entity data_logger_v0 is up to date.
Compiling verilog file "remote_sources/_/src/CRC_gen.v" in library work
Module <CRC_gen> compiled
No errors in compilation
Analysis of file <"data_logger_v0.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <data_logger_v0> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <net_dcm_125_dgb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <udp_daq> in library <work> (architecture <arc>).

Analyzing hierarchy for entity <eth_receiver_v0> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <trigger> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <resynch_20M> in library <work> (architecture <behav>) with generics.
	N = 8

Analyzing hierarchy for entity <rst_gen> in library <work> (architecture <arch>) with generics.
	rst1_cycles = 50000
	rst_cycles = 50000000

Analyzing hierarchy for entity <udp_transmiter_v9> in library <work> (architecture <arch>) with generics.
	NO_OF_PROBES = 8

Analyzing hierarchy for entity <probes2fifo_noTS> in library <work> (architecture <arch>) with generics.
	probes_number = 8

Analyzing hierarchy for entity <events2data> in library <work> (architecture <arch>) with generics.
	data_width = 8
	events_width = 8

Analyzing hierarchy for entity <pkt_trigger_noTS> in library <work> (architecture <arch>) with generics.
	bytes_per_event = 1
	event_number_width = 11
	full_pkt = 1280
	pkt_len_width = 11

Analyzing hierarchy for entity <udp_pkt_gen_v9> in library <work> (architecture <arch>) with generics.
	DATA_LEN = 1280
	HEADER_LEN = 66
	IGAP_LEN = 20
	LENGTH_OFF = 53
	PACKET_ID_OFF = 55
	PROTOCOL_ID_OFF = 51
	USR_FLG_OFF = 59

Analyzing hierarchy for entity <shift_reg_ld> in library <work> (architecture <arch>) with generics.
	stages_num = 16
	word_width = 8

Analyzing hierarchy for entity <headerrom> in library <work> (architecture <rtl>) with generics.
	ADDR_WIDTH = 7
	DATA_WIDTH = 8

Analyzing hierarchy for module <CRC_gen> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <data_logger_v0> in library <work> (Architecture <arc>).
    Set user-defined property "KEEP =  TRUE" for signal <eth_locked>.
WARNING:Xst:753 - "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/data_logger_v0.vhd" line 81: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'net_dcm_125_dgb'.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <tx_gen[0].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "INIT =  0" for instance <tx_gen[0].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <tx_gen[0].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <tx_gen[1].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "INIT =  0" for instance <tx_gen[1].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <tx_gen[1].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <tx_gen[2].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "INIT =  0" for instance <tx_gen[2].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <tx_gen[2].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <tx_gen[3].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "INIT =  0" for instance <tx_gen[3].tx_ODDR_inst> in unit <data_logger_v0>.
    Set user-defined property "SRTYPE =  ASYNC" for instance <tx_gen[3].tx_ODDR_inst> in unit <data_logger_v0>.
Entity <data_logger_v0> analyzed. Unit <data_logger_v0> generated.

Analyzing Entity <net_dcm_125_dgb> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <net_dcm_125_dgb>.
Entity <net_dcm_125_dgb> analyzed. Unit <net_dcm_125_dgb> generated.

Analyzing Entity <udp_daq> in library <work> (Architecture <arc>).
    Set user-defined property "KEEP =  TRUE" for signal <inData_d2>.
WARNING:Xst:753 - "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_daq.vhd" line 121: Unconnected output port 'rstn' of component 'udp_transmiter_v9'.
Entity <udp_daq> analyzed. Unit <udp_daq> generated.

Analyzing generic Entity <resynch_20M> in library <work> (Architecture <behav>).
	N = 8
WARNING:Xst:1537 - "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/resynch_20M.vhd" line 12: Generic <t> of type Time is ignored.
Entity <resynch_20M> analyzed. Unit <resynch_20M> generated.

Analyzing generic Entity <rst_gen> in library <work> (Architecture <arch>).
	rst1_cycles = 50000
	rst_cycles = 50000000
    Set user-defined property "KEEP =  TRUE" for signal <done>.
Entity <rst_gen> analyzed. Unit <rst_gen> generated.

Analyzing generic Entity <udp_transmiter_v9> in library <work> (Architecture <arch>).
	NO_OF_PROBES = 8
WARNING:Xst:2211 - "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_transmiter_v9.vhd" line 260: Instantiating black box module <event_fifo_8_2k>.
Entity <udp_transmiter_v9> analyzed. Unit <udp_transmiter_v9> generated.

Analyzing generic Entity <probes2fifo_noTS> in library <work> (Architecture <arch>).
	probes_number = 8
Entity <probes2fifo_noTS> analyzed. Unit <probes2fifo_noTS> generated.

Analyzing generic Entity <events2data> in library <work> (Architecture <arch>).
	data_width = 8
	events_width = 8
Entity <events2data> analyzed. Unit <events2data> generated.

Analyzing generic Entity <pkt_trigger_noTS> in library <work> (Architecture <arch>).
	bytes_per_event = 1
	event_number_width = 11
	full_pkt = 1280
	pkt_len_width = 11
Entity <pkt_trigger_noTS> analyzed. Unit <pkt_trigger_noTS> generated.

Analyzing generic Entity <udp_pkt_gen_v9> in library <work> (Architecture <arch>).
	DATA_LEN = 1280
	HEADER_LEN = 66
	IGAP_LEN = 20
	LENGTH_OFF = 53
	PACKET_ID_OFF = 55
	PROTOCOL_ID_OFF = 51
	USR_FLG_OFF = 59
WARNING:Xst:753 - "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_pkt_gen_v9.vhd" line 387: Unconnected output port 'CRC_end' of component 'CRC_gen'.
Entity <udp_pkt_gen_v9> analyzed. Unit <udp_pkt_gen_v9> generated.

Analyzing generic Entity <shift_reg_ld> in library <work> (Architecture <arch>).
	stages_num = 16
	word_width = 8
Entity <shift_reg_ld> analyzed. Unit <shift_reg_ld> generated.

Analyzing generic Entity <headerrom> in library <work> (Architecture <rtl>).
	ADDR_WIDTH = 7
	DATA_WIDTH = 8
Entity <headerrom> analyzed. Unit <headerrom> generated.

Analyzing module <CRC_gen> in library <work>.
	Calling function <NextCRC>.
Module <CRC_gen> is correct for synthesis.
 
Analyzing Entity <eth_receiver_v0> in library <work> (Architecture <arch>).
INFO:Xst:2679 - Register <rx_data_i> in unit <eth_receiver_v0> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <eth_receiver_v0> analyzed. Unit <eth_receiver_v0> generated.

Analyzing Entity <trigger> in library <work> (Architecture <arch>).
Entity <trigger> analyzed. Unit <trigger> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <eth_receiver_v0>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/eth_receiver_v0.vhd".
WARNING:Xst:646 - Signal <rx_er_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rx_data_ii> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rx_data_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <en_low> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <cr_st>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | rx_clk                    (rising_edge)        |
    | Reset              | ext_rst                   (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <en_o>.
    Found 16-bit up counter for signal <byte_cntr>.
    Found 8-bit register for signal <data_o_i>.
    Found 8-bit register for signal <data_O_ii>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  17 D-type flip-flop(s).
Unit <eth_receiver_v0> synthesized.


Synthesizing Unit <trigger>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/trigger.vhd".
WARNING:Xst:646 - Signal <probes_2d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <daq_enable>.
    Found 8-bit register for signal <probes_1d>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <trigger> synthesized.


Synthesizing Unit <resynch_20M>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/resynch_20M.vhd".
    Found 8-bit register for signal <inData_d1>.
    Found 8-bit register for signal <inData_d2>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <resynch_20M> synthesized.


Synthesizing Unit <rst_gen>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/rst_gen.vhd".
    Found 1-bit register for signal <done>.
    Found 26-bit comparator less for signal <rst1$cmp_lt0000> created at line 73.
    Found 26-bit up counter for signal <rst_cnt>.
    Found 26-bit comparator less for signal <rst_cnt$cmp_lt0000> created at line 64.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <rst_gen> synthesized.


Synthesizing Unit <probes2fifo_noTS>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/probes2fifo_noTS.vhd".
    Found finite state machine <FSM_1> for signal <state_c>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | normal                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rst_sent>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <probes2fifo_noTS> synthesized.


Synthesizing Unit <events2data>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/events2data.vhd".
    Found 8-bit register for signal <data_data>.
    Found 1-bit register for signal <data_rdempty_i>.
    Found 1-bit register for signal <in_progress>.
    Found 1-bit register for signal <phase<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <events2data> synthesized.


Synthesizing Unit <pkt_trigger_noTS>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/pkt_trigger_noTS.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <pkt_len_res<21:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit comparator greatequal for signal <enough_data$cmp_ge0000> created at line 65.
    Found 11-bit adder for signal <pkt_len_res$add0000> created at line 72.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <pkt_trigger_noTS> synthesized.


Synthesizing Unit <shift_reg_ld>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/remote_sources/_/src/shift_reg_ld.vhd".
    Found 128-bit register for signal <reg_stages>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <shift_reg_ld> synthesized.


Synthesizing Unit <headerrom>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/headerrom.vhd".
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 128x8-bit ROM for signal <$varindex0000> created at line 117.
    Found 8-bit register for signal <q>.
    Summary:
	inferred   1 ROM(s).
	inferred   8 D-type flip-flop(s).
Unit <headerrom> synthesized.


Synthesizing Unit <CRC_gen>.
    Related source file is "remote_sources/_/src/CRC_gen.v".
    Found 4-bit up counter for signal <Counter>.
    Found 32-bit register for signal <CRC_reg>.
    Found 32-bit 4-to-1 multiplexer for signal <CRC_reg$mux0000>.
    Found 1-bit xor2 for signal <CRC_reg$xor0000> created at line 118.
    Found 1-bit xor3 for signal <CRC_reg$xor0001> created at line 117.
    Found 1-bit xor4 for signal <CRC_reg$xor0002> created at line 116.
    Found 1-bit xor4 for signal <CRC_reg$xor0003> created at line 115.
    Found 1-bit xor4 for signal <CRC_reg$xor0004> created at line 114.
    Found 1-bit xor4 for signal <CRC_reg$xor0005> created at line 113.
    Found 1-bit xor3 for signal <CRC_reg$xor0006> created at line 112.
    Found 1-bit xor3 for signal <CRC_reg$xor0007> created at line 111.
    Found 1-bit xor3 for signal <CRC_reg$xor0008> created at line 110.
    Found 1-bit xor2 for signal <CRC_reg$xor0009> created at line 109.
    Found 1-bit xor2 for signal <CRC_reg$xor0010> created at line 108.
    Found 1-bit xor2 for signal <CRC_reg$xor0011> created at line 107.
    Found 1-bit xor3 for signal <CRC_reg$xor0012> created at line 106.
    Found 1-bit xor4 for signal <CRC_reg$xor0013> created at line 105.
    Found 1-bit xor4 for signal <CRC_reg$xor0014> created at line 104.
    Found 1-bit xor4 for signal <CRC_reg$xor0015> created at line 103.
    Found 1-bit xor4 for signal <CRC_reg$xor0016> created at line 102.
    Found 1-bit xor4 for signal <CRC_reg$xor0017> created at line 101.
    Found 1-bit xor6 for signal <CRC_reg$xor0018> created at line 100.
    Found 1-bit xor6 for signal <CRC_reg$xor0019> created at line 99.
    Found 1-bit xor4 for signal <CRC_reg$xor0020> created at line 98.
    Found 1-bit xor3 for signal <CRC_reg$xor0021> created at line 97.
    Found 1-bit xor3 for signal <CRC_reg$xor0022> created at line 96.
    Found 1-bit xor3 for signal <CRC_reg$xor0023> created at line 95.
    Found 1-bit xor3 for signal <CRC_reg$xor0024> created at line 94.
    Found 1-bit xor4 for signal <CRC_reg$xor0025> created at line 93.
    Found 1-bit xor4 for signal <CRC_reg$xor0026> created at line 92.
    Found 1-bit xor4 for signal <CRC_reg$xor0027> created at line 91.
    Found 1-bit xor3 for signal <CRC_reg$xor0028> created at line 90.
    Found 1-bit xor3 for signal <CRC_reg$xor0029> created at line 89.
    Found 1-bit xor3 for signal <CRC_reg$xor0030> created at line 88.
    Found 1-bit xor2 for signal <CRC_reg$xor0031> created at line 87.
    Found 1-bit xor2 for signal <CRC_reg$xor0032> created at line 118.
    Found 1-bit xor2 for signal <CRC_reg$xor0033> created at line 117.
    Found 1-bit xor2 for signal <CRC_reg$xor0034> created at line 117.
    Found 1-bit xor2 for signal <CRC_reg$xor0035> created at line 116.
    Found 1-bit xor2 for signal <CRC_reg$xor0036> created at line 116.
    Found 1-bit xor2 for signal <CRC_reg$xor0037> created at line 115.
    Found 1-bit xor2 for signal <CRC_reg$xor0038> created at line 114.
    Found 1-bit xor2 for signal <CRC_reg$xor0040> created at line 113.
    Found 1-bit xor2 for signal <CRC_reg$xor0044> created at line 110.
    Found 1-bit xor2 for signal <CRC_reg$xor0045> created at line 109.
    Found 1-bit xor2 for signal <CRC_reg$xor0050> created at line 102.
    Found 1-bit xor2 for signal <CRC_reg$xor0052> created at line 101.
    Found 1-bit xor2 for signal <CRC_reg$xor0058> created at line 99.
    Found 1-bit xor2 for signal <CRC_reg$xor0060> created at line 98.
    Found 1-bit xor2 for signal <CRC_reg$xor0061> created at line 97.
    Found 1-bit xor2 for signal <CRC_reg$xor0065> created at line 93.
    Found 1-bit xor2 for signal <CRC_reg$xor0067> created at line 92.
    Found 1-bit xor2 for signal <CRC_reg$xor0071> created at line 90.
    Found 1-bit xor2 for signal <CRC_reg$xor0072> created at line 89.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred  27 Xor(s).
Unit <CRC_gen> synthesized.


Synthesizing Unit <net_dcm_125_dgb>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/ipcore_dir/net_dcm_125_dgb.vhd".
Unit <net_dcm_125_dgb> synthesized.


Synthesizing Unit <udp_pkt_gen_v9>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_pkt_gen_v9.vhd".
WARNING:Xst:647 - Input <test_mode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <state_udp_pkt_gen_c>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sipg                                           |
    | Power Up State     | sipg                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit comparator greatequal for signal <crc_en_i$cmp_ge0000> created at line 208.
    Found 1-bit register for signal <crc_en_ii>.
    Found 1-bit register for signal <crc_rd_ii>.
    Found 11-bit up counter for signal <fifo_data_cnt>.
    Found 1-bit register for signal <fifo_inuse_ii>.
    Found 1-bit register for signal <fifo_rdempty_i_s>.
    Found 11-bit comparator less for signal <fifo_rdreq_i$cmp_lt0000> created at line 215.
    Found 1-bit register for signal <fifo_rdreq_ii>.
    Found 7-bit up counter for signal <hdr_addr_cnt>.
    Found 5-bit up counter for signal <igap_cnt>.
    Found 11-bit register for signal <length_r>.
    Found 1-bit register for signal <phy_en_ii>.
    Found 1-bit register for signal <phy_ready_i>.
    Found 8-bit register for signal <phy_tx_ii>.
    Found 32-bit up counter for signal <pkt_cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   4 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <udp_pkt_gen_v9> synthesized.


Synthesizing Unit <udp_transmiter_v9>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_transmiter_v9.vhd".
WARNING:Xst:1305 - Output <rstn> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <start_pkt_info> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rst1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pkt_cntr_slv> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_wrreq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_data_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ext_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <event_fifo_wrfull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <event_fifo_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit comparator less for signal <event_almost_empty$cmp_lt0000> created at line 279.
    Found 1-bit register for signal <event_fifo_progfull_1d>.
    Found 1-bit register for signal <ext_start_1d>.
    Found 1-bit register for signal <ext_start_2d>.
    Found 1-bit register for signal <ext_start_xd>.
    Found 10-bit register for signal <outs_o>.
    Found 10-bit register for signal <outs_o2>.
    Found 1-bit register for signal <rst_tx>.
    Found 1-bit register for signal <rst_tx_d>.
    Found 1-bit register for signal <rst_tx_dd>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <udp_transmiter_v9> synthesized.


Synthesizing Unit <udp_daq>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/udp_daq.vhd".
WARNING:Xst:646 - Signal <trans_fifo_epmty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trans_fifo_almost_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trans_fifo_almost_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rst_SW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <inData_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit up counter for signal <fs_cntr>.
    Found 1-bit register for signal <probes_change>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <udp_daq> synthesized.


Synthesizing Unit <data_logger_v0>.
    Related source file is "C:/Users/IEUser/Desktop/PTD_4/ETH_Lab_0/data_logger_v0.vhd".
WARNING:Xst:1780 - Signal <usr_hdr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <led6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <led5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <inData_rx> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ext_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ext_rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1580 - Signal <eth_locked> with a "KEEP" property is assigned but never used. Related logic will not be removed.
    Found 1-bit register for signal <tx_en_h>.
    Found 1-bit register for signal <tx_er_h>.
    Found 1-bit register for signal <alive_led>.
    Found 33-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <data_logger_v0> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x8-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 9
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
 33-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 53
 1-bit register                                        : 25
 10-bit register                                       : 2
 11-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 24
# Comparators                                          : 6
 11-bit comparator less                                : 2
 26-bit comparator less                                : 2
 31-bit comparator greatequal                          : 1
 7-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 51
 1-bit xor2                                            : 24
 1-bit xor3                                            : 12
 1-bit xor4                                            : 13
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <udp_daq_inst/udp_trans_inst/udp_pkt_gen_inst/state_udp_pkt_gen_c/FSM> on signal <state_udp_pkt_gen_c[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 sipg           | 000
 wait_for_start | 001
 send_header    | 011
 send_data_fifo | 010
 send_crc       | 110
----------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <udp_daq_inst/udp_trans_inst/probes2fifo_inst/state_c/FSM> on signal <state_c[1:2]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 reset  | 01
 normal | 00
 err    | 10
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <eth_rec/cr_st/FSM> on signal <cr_st[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 000
 rx_low   | 001
 rx_high  | 011
 rx_error | 010
 l_error  | 100
----------------------
Reading core <ipcore_dir/event_fifo_8_2k.ngc>.
Loading core <event_fifo_8_2k> for timing and area information for instance <fifo_gen3.event_fifo8_inst>.
WARNING:Xst:1290 - Hierarchical block <eth_rec> is unconnected in block <data_logger_v0>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <reg_stages_15_1> in Unit <shift_reg_ld_inst> is equivalent to the following 6 FFs/Latches, which will be removed : <reg_stages_15_2> <reg_stages_15_3> <reg_stages_15_4> <reg_stages_15_5> <reg_stages_15_6> <reg_stages_15_7> 
WARNING:Xst:1293 - FF/Latch <reg_stages_13_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_2> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_1> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_8_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_8_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ready_i> (without init value) has a constant value of 1 in block <udp_pkt_gen_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outs_o2_1> (without init value) has a constant value of 0 in block <udp_trans_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ext_start_xd> has a constant value of 0 in block <udp_trans_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ext_start_1d> has a constant value of 0 in block <udp_trans_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <daq_enable> (without init value) has a constant value of 1 in block <trig_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_er_h> (without init value) has a constant value of 0 in block <data_logger_v0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phase_0> has a constant value of 0 in block <events2data_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_9_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_9_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_2> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <outs_o_1> (without init value) has a constant value of 0 in block <udp_trans_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ext_start_2d> has a constant value of 0 in block <udp_trans_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phy_tx_ii_0> of sequential type is unconnected in block <udp_pkt_gen_inst>.
WARNING:Xst:2677 - Node <phy_tx_ii_1> of sequential type is unconnected in block <udp_pkt_gen_inst>.
WARNING:Xst:2677 - Node <phy_tx_ii_2> of sequential type is unconnected in block <udp_pkt_gen_inst>.
WARNING:Xst:2677 - Node <phy_tx_ii_3> of sequential type is unconnected in block <udp_pkt_gen_inst>.
WARNING:Xst:2677 - Node <phy_tx_ii_4> of sequential type is unconnected in block <udp_pkt_gen_inst>.
WARNING:Xst:2677 - Node <phy_tx_ii_5> of sequential type is unconnected in block <udp_pkt_gen_inst>.
WARNING:Xst:2677 - Node <phy_tx_ii_6> of sequential type is unconnected in block <udp_pkt_gen_inst>.
WARNING:Xst:2677 - Node <phy_tx_ii_7> of sequential type is unconnected in block <udp_pkt_gen_inst>.

Synthesizing (advanced) Unit <headerrom>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <q>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <q>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <headerrom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 128x8-bit single-port block RAM                       : 1
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 9
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
 33-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 272
 Flip-Flops                                            : 272
# Comparators                                          : 6
 11-bit comparator less                                : 2
 26-bit comparator less                                : 2
 31-bit comparator greatequal                          : 1
 7-bit comparator greatequal                           : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 51
 1-bit xor2                                            : 24
 1-bit xor3                                            : 12
 1-bit xor4                                            : 13
 1-bit xor6                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <daq_enable> (without init value) has a constant value of 1 in block <trigger>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <phase_0> has a constant value of 0 in block <events2data>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <phy_ready_i> (without init value) has a constant value of 1 in block <udp_pkt_gen_v9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phy_tx_ii_0> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:2677 - Node <phy_tx_ii_1> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:2677 - Node <phy_tx_ii_2> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:2677 - Node <phy_tx_ii_3> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:2677 - Node <phy_tx_ii_4> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:2677 - Node <phy_tx_ii_5> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:2677 - Node <phy_tx_ii_6> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:2677 - Node <phy_tx_ii_7> of sequential type is unconnected in block <udp_pkt_gen_v9>.
WARNING:Xst:1293 - FF/Latch <ext_start_xd> has a constant value of 0 in block <udp_transmiter_v9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ext_start_1d> has a constant value of 0 in block <udp_transmiter_v9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ext_start_2d> has a constant value of 0 in block <udp_transmiter_v9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_28> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_29> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_30> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_31> of sequential type is unconnected in block <data_logger_v0>.
WARNING:Xst:2677 - Node <cnt_32> of sequential type is unconnected in block <data_logger_v0>.

Optimizing unit <data_logger_v0> ...

Optimizing unit <eth_receiver_v0> ...

Optimizing unit <trigger> ...

Optimizing unit <resynch_20M> ...

Optimizing unit <rst_gen> ...

Optimizing unit <probes2fifo_noTS> ...

Optimizing unit <events2data> ...

Optimizing unit <pkt_trigger_noTS> ...

Optimizing unit <shift_reg_ld> ...

Optimizing unit <headerrom> ...

Optimizing unit <CRC_gen> ...

Optimizing unit <net_dcm_125_dgb> ...

Optimizing unit <udp_pkt_gen_v9> ...

Optimizing unit <udp_transmiter_v9> ...

Optimizing unit <udp_daq> ...
WARNING:Xst:1293 - FF/Latch <reg_stages_13_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_2> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_14_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_1> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_2> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_15_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_8_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_8_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_er_h> (without init value) has a constant value of 0 in block <data_logger_v0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <outs_o2_1> (without init value) has a constant value of 0 in block <udp_trans_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_9_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_9_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_10_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_11_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_3> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_4> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_5> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_6> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_12_7> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <reg_stages_13_2> has a constant value of 0 in block <shift_reg_ld_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <outs_o_1> (without init value) has a constant value of 0 in block <udp_trans_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <eth_rec> is unconnected in block <data_logger_v0>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <Counter_0> of sequential type is unconnected in block <crc_gen_inst>.
WARNING:Xst:2677 - Node <Counter_1> of sequential type is unconnected in block <crc_gen_inst>.
WARNING:Xst:2677 - Node <Counter_2> of sequential type is unconnected in block <crc_gen_inst>.
WARNING:Xst:2677 - Node <Counter_3> of sequential type is unconnected in block <crc_gen_inst>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <reg_stages_9_4> in Unit <shift_reg_ld_inst> is equivalent to the following 5 FFs/Latches, which will be removed : <reg_stages_9_5> <reg_stages_10_3> <reg_stages_12_2> <reg_stages_14_1> <reg_stages_15_0> 
Found area constraint ratio of 100 (+ 5) on block data_logger_v0, actual ratio is 8.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo_gen3.event_fifo8_inst> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <resynch_inst> :
	Found 2-bit shift register for signal <inData_d2_0>.
	Found 2-bit shift register for signal <inData_d2_1>.
	Found 2-bit shift register for signal <inData_d2_2>.
	Found 2-bit shift register for signal <inData_d2_3>.
	Found 2-bit shift register for signal <inData_d2_4>.
	Found 2-bit shift register for signal <inData_d2_5>.
	Found 2-bit shift register for signal <inData_d2_6>.
	Found 2-bit shift register for signal <inData_d2_7>.
Unit <resynch_inst> processed.

Processing Unit <udp_trans_inst> :
	Found 3-bit shift register for signal <rst_tx>.
	Found 2-bit shift register for signal <outs_o_0>.
	Found 2-bit shift register for signal <outs_o_2>.
	Found 2-bit shift register for signal <outs_o_3>.
	Found 2-bit shift register for signal <outs_o_4>.
	Found 2-bit shift register for signal <outs_o_5>.
	Found 2-bit shift register for signal <outs_o_6>.
	Found 2-bit shift register for signal <outs_o_7>.
	Found 2-bit shift register for signal <outs_o_8>.
	Found 2-bit shift register for signal <outs_o_9>.
Unit <udp_trans_inst> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 277
 Flip-Flops                                            : 277
# Shift Registers                                      : 18
 2-bit shift register                                  : 17
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : data_logger_v0.ngr
Top Level Output File Name         : data_logger_v0
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 957
#      GND                         : 10
#      INV                         : 20
#      LUT1                        : 129
#      LUT2                        : 160
#      LUT2_D                      : 11
#      LUT2_L                      : 3
#      LUT3                        : 78
#      LUT3_D                      : 1
#      LUT4                        : 132
#      LUT4_D                      : 2
#      LUT4_L                      : 29
#      MUXCY                       : 215
#      MUXF5                       : 1
#      VCC                         : 10
#      XORCY                       : 156
# FlipFlops/Latches                : 495
#      FD                          : 57
#      FDC                         : 111
#      FDCE                        : 149
#      FDE                         : 46
#      FDP                         : 12
#      FDPE                        : 40
#      FDR                         : 29
#      FDRE                        : 45
#      FDRSE                       : 1
#      FDS                         : 1
#      ODDR2                       : 4
# RAMS                             : 2
#      RAMB16_S9                   : 1
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 18
#      SRL16                       : 18
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      394  out of   4656     8%  
 Number of Slice Flip Flops:            495  out of   9312     5%  
 Number of 4 input LUTs:                583  out of   9312     6%  
    Number used as logic:               565
    Number used as Shift registers:      18
 Number of IOs:                          20
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
data_clk                           | BUFGP                  | 201   |
eth_clk                            | DCM_SP_INST:CLKFX180   | 5     |
eth_clk                            | DCM_SP_INST:CLKFX      | 314   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                     | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
udp_daq_inst/udp_trans_inst/rst_tx(udp_daq_inst/udp_trans_inst/rst_tx:Q)                                                                                                                                                                     | NONE(udp_daq_inst/udp_trans_inst/events2data_inst/data_rdempty_i)                                                                                                   | 120   |
udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)| NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1)       | 55    |
udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)| NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)| 44    |
udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)| NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)| 44    |
udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)| NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0)            | 35    |
udp_daq_inst/rst_inst/rst1(udp_daq_inst/rst_inst/Mcompar_rst_cnt_cmp_lt0000_cy<9>1_inv_INV_0:O)                                                                                                                                              | NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                          | 6     |
udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)  | NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                          | 3     |
udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)             | NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i)           | 3     |
udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)  | NONE(udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                          | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.330ns (Maximum Frequency: 96.805MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.018ns
   Maximum combinational path delay: 4.910ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'data_clk'
  Clock period: 10.330ns (frequency: 96.805MHz)
  Total number of paths / destination ports: 4151 / 289
-------------------------------------------------------------------------
Delay:               10.330ns (Levels of Logic = 29)
  Source:            udp_daq_inst/rst_inst/rst_cnt_0 (FF)
  Destination:       udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11 (FF)
  Source Clock:      data_clk rising
  Destination Clock: data_clk rising

  Data Path: udp_daq_inst/rst_inst/rst_cnt_0 to udp_daq_inst/udp_trans_inst/fifo_gen3.event_fifo8_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  rst_cnt_0 (rst_cnt_0)
     LUT4:I0->O            1   0.704   0.000  Mcompar_rst_cnt_cmp_lt0000_lut<0>1 (Mcompar_rst_cnt_cmp_lt0000_lut<0>1)
     MUXCY:S->O            1   0.464   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<0>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<0>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<1>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<2>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<3>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<4>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<5>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<6>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<7>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<7>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<8>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<8>1)
     MUXCY:CI->O           1   0.459   0.420  Mcompar_rst_cnt_cmp_lt0000_cy<9>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<9>1)
     INV:I->O             20   0.704   1.106  Mcompar_rst_cnt_cmp_lt0000_cy<9>1_inv_INV_0 (rst1)
     end scope: 'rst_inst'
     begin scope: 'udp_trans_inst'
     begin scope: 'probes2fifo_inst'
     LUT4:I3->O            3   0.704   0.706  fifo_wrreq (fifo_wrreq)
     end scope: 'probes2fifo_inst'
     begin scope: 'fifo_gen3.event_fifo8_inst'
     LUT2:I0->O            0   0.704   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1)
     MUXCY:DI->O           1   0.888   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<10> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_cy<10>)
     XORCY:CI->O           1   0.804   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/Madd_diff_pntr_pad_add0000_xor<11> (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_add0000<11>)
     FDC:D                     0.308          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11
    ----------------------------------------
    Total                     10.330ns (7.392ns logic, 2.938ns route)
                                       (71.6% logic, 28.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clk'
  Clock period: 7.424ns (frequency: 134.707MHz)
  Total number of paths / destination ports: 12411 / 591
-------------------------------------------------------------------------
Delay:               14.847ns (Levels of Logic = 12)
  Source:            udp_daq_inst/udp_trans_inst/udp_pkt_gen_inst/hdr_addr_cnt_4 (FF)
  Destination:       udp_daq_inst/udp_trans_inst/udp_pkt_gen_inst/crc_gen_inst/CRC_reg_12 (FF)
  Source Clock:      eth_clk falling 0.5X
  Destination Clock: eth_clk falling 0.5X

  Data Path: udp_daq_inst/udp_trans_inst/udp_pkt_gen_inst/hdr_addr_cnt_4 to udp_daq_inst/udp_trans_inst/udp_pkt_gen_inst/crc_gen_inst/CRC_reg_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  hdr_addr_cnt_4 (hdr_addr_cnt_4)
     LUT2_L:I0->LO         1   0.704   0.104  pkt_hdr_var_e_or00003_SW0 (N91)
     LUT4:I3->O            2   0.704   0.451  pkt_hdr_var_e_or00003 (N8)
     LUT4:I3->O            1   0.704   0.499  pkt_hdr_var_e_or000023_SW0 (N13)
     LUT4:I1->O           10   0.704   1.057  pkt_hdr_var_e_or000023 (pkt_hdr_var_e)
     LUT4:I0->O            8   0.704   0.836  phy_tx_i<0>1 (N2)
     LUT4_L:I1->LO         1   0.704   0.135  phy_tx_i<3>4 (phy_tx_i<3>4)
     LUT3:I2->O            7   0.704   0.883  phy_tx_i<3>28 (PHY_TX<3>)
     begin scope: 'crc_gen_inst'
     LUT2_D:I0->O          8   0.704   0.836  Mxor_CRC_reg_xor0034_Result1 (CRC_reg_xor0034)
     LUT4:I1->O            1   0.704   0.424  Mmux_CRC_reg_mux00002211 (Mmux_CRC_reg_mux00002211)
     LUT4_L:I3->LO         1   0.704   0.135  Mmux_CRC_reg_mux00002225_SW0 (N77)
     LUT4:I2->O            1   0.704   0.000  Mmux_CRC_reg_mux00002225 (CRC_reg_mux0000<19>)
     FDPE:D                    0.308          CRC_reg_12
    ----------------------------------------
    Total                     14.847ns (8.643ns logic, 6.204ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'data_clk'
  Total number of paths / destination ports: 27 / 2
-------------------------------------------------------------------------
Offset:              10.018ns (Levels of Logic = 15)
  Source:            udp_daq_inst/rst_inst/rst_cnt_0 (FF)
  Destination:       rstn (PAD)
  Source Clock:      data_clk rising

  Data Path: udp_daq_inst/rst_inst/rst_cnt_0 to rstn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  rst_cnt_0 (rst_cnt_0)
     LUT4:I0->O            1   0.704   0.000  Mcompar_rst_cnt_cmp_lt0000_lut<0>1 (Mcompar_rst_cnt_cmp_lt0000_lut<0>1)
     MUXCY:S->O            1   0.464   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<0>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<0>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<1>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<2>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<3>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<4>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<5>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<6>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<7>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<7>1)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_rst_cnt_cmp_lt0000_cy<8>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<8>1)
     MUXCY:CI->O           1   0.459   0.420  Mcompar_rst_cnt_cmp_lt0000_cy<9>_0 (Mcompar_rst_cnt_cmp_lt0000_cy<9>1)
     INV:I->O             20   0.704   1.102  Mcompar_rst_cnt_cmp_lt0000_cy<9>1_inv_INV_0 (rst1)
     end scope: 'rst_inst'
     INV:I->O              1   0.704   0.420  rstn1_INV_0 (rstn)
     end scope: 'udp_daq_inst'
     OBUF:I->O                 3.272          rstn_OBUF (rstn)
    ----------------------------------------
    Total                     10.018ns (7.370ns logic, 2.648ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            tx_en_h (FF)
  Destination:       tx_en_h (PAD)
  Source Clock:      eth_clk falling 0.5X +180

  Data Path: tx_en_h to tx_en_h
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  tx_en_h (tx_en_h_OBUF)
     OBUF:I->O                 3.272          tx_en_h_OBUF (tx_en_h)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.910ns (Levels of Logic = 2)
  Source:            uart_rx (PAD)
  Destination:       uart_tx (PAD)

  Data Path: uart_rx to uart_tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  uart_rx_IBUF (uart_tx_OBUF)
     OBUF:I->O                 3.272          uart_tx_OBUF (uart_tx)
    ----------------------------------------
    Total                      4.910ns (4.490ns logic, 0.420ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.17 secs
 
--> 

Total memory usage is 4573300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  156 (   0 filtered)
Number of infos    :   13 (   0 filtered)

