[SETTINGS]
UUT_module%packet_to_fifo%
TB_module%packet_to_fifo_tb%
DSN_PATH%C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo%
OUTPUT_DIRECTORY%C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo%
STIMULUS%NO%
VECTORS_FILE%%
AWF_FILE%%
TB_FILE%packet_to_fifo_TB.v%
MACRO_FILE%packet_to_fifo_TB_runtest.do%
UUT_module_FILE%DMM_top/src/packet_to_fifo.v%
LIBRARY_NAME%DMM_top%
LIBRARY_TYPE%work%
TestBench_TYPE%simple%
ENABLE_FILE%none%
RESULT_FILE%none%

[GENERICS]
pPacketSize%%
pFifoDataWidth%%
pFifoBitWidth%pFifoDataWidth*8%
pPacketBitWidth%pPacketSize*8%
IDLE%0%
READ_PACKET%1%
START_WRITE%2%
WRITE_COMPLETE%3%
ERROR%4%

[PORTS]
iClk%in%wire%NO%NOCLK%
iRst%in%wire%NO%NOCLK%
iPacketWr%in%wire%NO%NOCLK%
iPacketData%in%[pPacketBitWidth-1:0]wire%NO%NOCLK%
oPacketDone%out%wire%NO%NOCLK%
oErr%out%wire%NO%NOCLK%
oWrEn%out%wire%NO%NOCLK%
iWrFull%in%wire%NO%NOCLK%
oWrData%out%[pFifoBitWidth-1:0]wire%NO%NOCLK%

[SDF]

[INCLUDE]
[Verilog_FILES]
$dsn\src\packet_to_fifo.v

