/*
 * Copyright (c) 2021 Linaro Limited
 * Copyright (c) 2025 Harris Tomy
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <st/u5/stm32u5_usbotg_fs.dtsi>
#include <zephyr/dt-bindings/memory-controller/stm32-fmc-nor-psram.h>

/ {
	sram0: memory@20000000 {
		/* SRAM1 + SRAM2 + SRAM3 */
		reg = <0x20000000 DT_SIZE_K(768)>;
	};

	sram1: memory@28000000 {
		/* SRAM4, low-power background autonomous mode */
		reg = <0x28000000 DT_SIZE_K(16)>;
	};

	soc {
		compatible = "st,stm32u575", "st,stm32u5", "simple-bus";
	};
};
