; ModuleID = '/llk/IR/drivers/clk/samsung/clk-exynos3250.c_pt.bc'
source_filename = "../drivers/clk/samsung/clk-exynos3250.c"
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.of_device_id = type { [32 x i8], [32 x i8], [128 x i8], ptr }
%struct.samsung_cmu_info = type { ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, ptr, i32, ptr, i32, ptr, i32, ptr }
%struct.samsung_pll_clock = type { i32, ptr, ptr, i32, i32, i32, i32, ptr }
%struct.samsung_mux_clock = type { i32, ptr, ptr, i8, i32, i32, i8, i8, i8 }
%struct.samsung_div_clock = type { i32, ptr, ptr, i32, i32, i8, i8, i8, ptr }
%struct.samsung_gate_clock = type { i32, ptr, ptr, i32, i32, i8, i8 }
%struct.samsung_fixed_factor_clock = type { i32, ptr, ptr, i32, i32, i32 }
%struct.samsung_cpu_clock = type { i32, ptr, i32, i32, i32, i32, ptr }
%struct.samsung_pll_rate_table = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.exynos_cpuclk_cfg_data = type { i32, i32, i32 }
%struct.platform_driver = type { ptr, ptr, ptr, ptr, ptr, %struct.device_driver, ptr, i8 }
%struct.device_driver = type { ptr, ptr, ptr, ptr, i8, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.platform_device = type { ptr, i32, i8, %struct.device, i64, %struct.device_dma_parameters, i32, ptr, ptr, ptr, ptr, %struct.pdev_archdata }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, i8 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.atomic_t = type { i32 }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head }
%struct.raw_spinlock = type { %struct.arch_spinlock_t }
%struct.arch_spinlock_t = type { %union.anon.0 }
%union.anon.0 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.spinlock = type { %union.anon }
%union.anon = type { %struct.raw_spinlock }
%struct.list_head = type { ptr, ptr }
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.pdev_archdata = type { ptr }

@__of_table_exynos3250_cmu = internal constant %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"samsung,exynos3250-cmu\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr @exynos3250_cmu_init }, section "__clk_of_table", align 4
@__of_table_exynos3250_cmu_dmc = internal constant %struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"samsung,exynos3250-cmu-dmc\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr @exynos3250_cmu_dmc_init }, section "__clk_of_table", align 4
@__initcall__kmod_clk_exynos3250__162_1099_exynos3250_cmu_platform_init4 = internal global ptr @exynos3250_cmu_platform_init, section ".initcall4.init", align 4
@cmu_info = internal constant %struct.samsung_cmu_info { ptr @exynos3250_plls, i32 4, ptr @mux_clks, i32 47, ptr @div_clks, i32 49, ptr @gate_clks, i32 118, ptr null, i32 0, ptr @fixed_factor_clks, i32 6, i32 250, ptr @exynos3250_cpu_clks, i32 1, ptr @exynos3250_cmu_clk_regs, i32 67, ptr null, i32 0, ptr null }, section ".init.rodata", align 4
@exynos3250_plls = internal constant [4 x %struct.samsung_pll_clock] [%struct.samsung_pll_clock { i32 3, ptr @.str, ptr @.str.1, i32 64, i32 82176, i32 81920, i32 2, ptr @exynos3250_pll_rates }, %struct.samsung_pll_clock { i32 6, ptr @.str.2, ptr @.str.1, i32 64, i32 49424, i32 49168, i32 2, ptr @exynos3250_pll_rates }, %struct.samsung_pll_clock { i32 4, ptr @.str.3, ptr @.str.1, i32 64, i32 49440, i32 49184, i32 3, ptr @exynos3250_vpll_rates }, %struct.samsung_pll_clock { i32 5, ptr @.str.4, ptr @.str.1, i32 64, i32 49456, i32 49200, i32 2, ptr @exynos3250_pll_rates }], section ".init.rodata", align 4
@mux_clks = internal constant [47 x %struct.samsung_mux_clock] [%struct.samsung_mux_clock { i32 16, ptr @.str.5, ptr @mout_mpll_user_p, i8 2, i32 128, i32 16896, i8 4, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 17, ptr @.str.6, ptr @mout_gdl_p, i8 1, i32 128, i32 16896, i8 0, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 18, ptr @.str.7, ptr @mout_mpll_user_p, i8 2, i32 128, i32 33280, i8 4, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 19, ptr @.str.8, ptr @mout_gdr_p, i8 1, i32 128, i32 33280, i8 0, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 20, ptr @.str.9, ptr @mout_ebi_p, i8 2, i32 128, i32 49680, i8 28, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 21, ptr @.str.10, ptr @group_div_mpll_pre_p, i8 1, i32 128, i32 49680, i8 24, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 22, ptr @.str.11, ptr @group_div_mpll_pre_p, i8 1, i32 128, i32 49680, i8 20, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 23, ptr @.str.12, ptr @group_div_mpll_pre_p, i8 1, i32 128, i32 49680, i8 16, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 24, ptr @.str.13, ptr @mout_aclk_266_1_p, i8 1, i32 128, i32 49680, i8 14, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 25, ptr @.str.14, ptr @mout_aclk_266_0_p, i8 2, i32 128, i32 49680, i8 13, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 26, ptr @.str.15, ptr @mout_aclk_266_p, i8 2, i32 128, i32 49680, i8 12, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 27, ptr @.str.16, ptr @mout_vpll_p, i8 2, i32 128, i32 49680, i8 8, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 28, ptr @.str.17, ptr @mout_epll_user_p, i8 2, i32 128, i32 49680, i8 4, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 29, ptr @.str.18, ptr @mout_ebi_1_p, i8 2, i32 128, i32 49680, i8 0, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 30, ptr @.str.19, ptr @mout_upll_p, i8 2, i32 128, i32 49684, i8 28, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 31, ptr @.str.20, ptr @mout_aclk_400_mcuisp_sub_p, i8 2, i32 128, i32 49684, i8 24, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 60, ptr @.str.21, ptr @mout_aclk_266_sub_p, i8 2, i32 128, i32 49684, i8 20, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 32, ptr @.str.22, ptr @mout_mpll_p, i8 2, i32 128, i32 49684, i8 12, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 33, ptr @.str.23, ptr @group_div_mpll_pre_p, i8 1, i32 128, i32 49684, i8 8, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 34, ptr @.str.24, ptr @mout_vpllsrc_p, i8 1, i32 128, i32 49684, i8 0, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 35, ptr @.str.25, ptr @group_sclk_p, i8 9, i32 128, i32 49696, i8 20, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 36, ptr @.str.26, ptr @group_sclk_cam_blk_p, i8 13, i32 128, i32 49696, i8 0, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 37, ptr @.str.27, ptr @mout_mfc_p, i8 2, i32 128, i32 49704, i8 8, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 38, ptr @.str.28, ptr @group_epll_vpll_p, i8 2, i32 128, i32 49704, i8 4, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 39, ptr @.str.29, ptr @group_div_mpll_pre_p, i8 1, i32 128, i32 49704, i8 0, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 40, ptr @.str.30, ptr @mout_g3d_p, i8 2, i32 128, i32 49708, i8 8, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 41, ptr @.str.31, ptr @group_epll_vpll_p, i8 2, i32 128, i32 49708, i8 4, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 42, ptr @.str.32, ptr @group_div_mpll_pre_p, i8 1, i32 128, i32 49708, i8 0, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 43, ptr @.str.33, ptr @group_sclk_p, i8 9, i32 128, i32 49716, i8 12, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 44, ptr @.str.34, ptr @group_sclk_fimd0_p, i8 13, i32 128, i32 49716, i8 0, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 45, ptr @.str.35, ptr @group_sclk_p, i8 9, i32 128, i32 49720, i8 12, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 46, ptr @.str.36, ptr @group_sclk_p, i8 9, i32 128, i32 49720, i8 8, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 47, ptr @.str.37, ptr @group_sclk_p, i8 9, i32 128, i32 49720, i8 4, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 48, ptr @.str.38, ptr @group_sclk_p, i8 9, i32 128, i32 49728, i8 28, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 62, ptr @.str.39, ptr @group_sclk_p, i8 9, i32 128, i32 49728, i8 8, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 49, ptr @.str.40, ptr @group_sclk_p, i8 9, i32 128, i32 49728, i8 4, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 50, ptr @.str.41, ptr @group_sclk_p, i8 9, i32 128, i32 49728, i8 0, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 61, ptr @.str.42, ptr @group_sclk_p, i8 9, i32 128, i32 49744, i8 8, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 51, ptr @.str.43, ptr @group_sclk_p, i8 9, i32 128, i32 49744, i8 4, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 52, ptr @.str.44, ptr @group_sclk_p, i8 9, i32 128, i32 49744, i8 0, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 53, ptr @.str.45, ptr @group_sclk_p, i8 9, i32 128, i32 49748, i8 20, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 54, ptr @.str.46, ptr @group_sclk_p, i8 9, i32 128, i32 49748, i8 16, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 55, ptr @.str.47, ptr @group_sclk_audio_p, i8 9, i32 128, i32 49748, i8 4, i8 4, i8 0 }, %struct.samsung_mux_clock { i32 56, ptr @.str.48, ptr @mout_mpll_user_p, i8 2, i32 128, i32 82432, i8 24, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 57, ptr @.str.49, ptr @mout_hpm_p, i8 2, i32 128, i32 82432, i8 20, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 58, ptr @.str.50, ptr @mout_core_p, i8 2, i32 132, i32 82432, i8 16, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 59, ptr @.str.51, ptr @mout_apll_p, i8 2, i32 132, i32 82432, i8 0, i8 1, i8 0 }], section ".init.rodata", align 4
@div_clks = internal constant [49 x %struct.samsung_div_clock] [%struct.samsung_div_clock { i32 64, ptr @.str.65, ptr @.str.66, i32 0, i32 17664, i8 4, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 65, ptr @.str.66, ptr @.str.6, i32 0, i32 17664, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 66, ptr @.str.67, ptr @.str.68, i32 0, i32 34048, i8 4, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 67, ptr @.str.68, ptr @.str.8, i32 0, i32 34048, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 68, ptr @.str.52, ptr @.str.69, i32 0, i32 50448, i8 28, i8 2, i8 0, ptr null }, %struct.samsung_div_clock { i32 69, ptr @.str.56, ptr @.str.23, i32 0, i32 50448, i8 24, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 70, ptr @.str.70, ptr @.str.18, i32 0, i32 50448, i8 16, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 71, ptr @.str.53, ptr @.str.10, i32 0, i32 50448, i8 12, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 72, ptr @.str.54, ptr @.str.11, i32 0, i32 50448, i8 8, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 73, ptr @.str.71, ptr @.str.12, i32 0, i32 50448, i8 4, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 74, ptr @.str.57, ptr @.str.15, i32 0, i32 50448, i8 0, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 75, ptr @.str.72, ptr @.str.25, i32 0, i32 50464, i8 20, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 76, ptr @.str.73, ptr @.str.26, i32 0, i32 50464, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 77, ptr @.str.74, ptr @.str.27, i32 0, i32 50472, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 78, ptr @.str.75, ptr @.str.30, i32 0, i32 50476, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 79, ptr @.str.76, ptr @.str.77, i32 4, i32 50484, i8 20, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 80, ptr @.str.77, ptr @.str.33, i32 0, i32 50484, i8 16, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 81, ptr @.str.78, ptr @.str.34, i32 0, i32 50484, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 82, ptr @.str.79, ptr @.str.35, i32 0, i32 50488, i8 28, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 83, ptr @.str.80, ptr @.str.81, i32 4, i32 50488, i8 20, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 84, ptr @.str.81, ptr @.str.36, i32 0, i32 50488, i8 16, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 85, ptr @.str.82, ptr @.str.83, i32 4, i32 50488, i8 8, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 86, ptr @.str.83, ptr @.str.37, i32 0, i32 50488, i8 4, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 87, ptr @.str.84, ptr @.str.85, i32 4, i32 50496, i8 8, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 88, ptr @.str.85, ptr @.str.38, i32 0, i32 50496, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 89, ptr @.str.86, ptr @.str.87, i32 4, i32 50500, i8 24, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 90, ptr @.str.87, ptr @.str.40, i32 0, i32 50500, i8 16, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 91, ptr @.str.88, ptr @.str.89, i32 4, i32 50500, i8 8, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 92, ptr @.str.89, ptr @.str.41, i32 0, i32 50500, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 111, ptr @.str.90, ptr @.str.91, i32 4, i32 50504, i8 8, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 112, ptr @.str.91, ptr @.str.39, i32 0, i32 50504, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 110, ptr @.str.92, ptr @.str.42, i32 0, i32 50512, i8 8, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 93, ptr @.str.93, ptr @.str.43, i32 0, i32 50512, i8 4, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 94, ptr @.str.94, ptr @.str.44, i32 0, i32 50512, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 95, ptr @.str.95, ptr @.str.96, i32 4, i32 50516, i8 24, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 96, ptr @.str.96, ptr @.str.45, i32 0, i32 50516, i8 16, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 97, ptr @.str.97, ptr @.str.98, i32 4, i32 50516, i8 8, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 98, ptr @.str.98, ptr @.str.46, i32 0, i32 50516, i8 0, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 99, ptr @.str.99, ptr @.str.100, i32 0, i32 50528, i8 20, i8 8, i8 0, ptr null }, %struct.samsung_div_clock { i32 100, ptr @.str.100, ptr @.str.47, i32 0, i32 50528, i8 16, i8 4, i8 0, ptr null }, %struct.samsung_div_clock { i32 101, ptr @.str.101, ptr @.str.100, i32 0, i32 50532, i8 8, i8 6, i8 0, ptr null }, %struct.samsung_div_clock { i32 102, ptr @.str.102, ptr @.str.103, i32 0, i32 83200, i8 28, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 103, ptr @.str.104, ptr @.str.51, i32 0, i32 83200, i8 24, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 104, ptr @.str.105, ptr @.str.102, i32 0, i32 83200, i8 20, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 105, ptr @.str.106, ptr @.str.102, i32 0, i32 83200, i8 16, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 106, ptr @.str.107, ptr @.str.102, i32 0, i32 83200, i8 4, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 107, ptr @.str.103, ptr @.str.50, i32 0, i32 83200, i8 0, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 108, ptr @.str.108, ptr @.str.109, i32 0, i32 83204, i8 4, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 109, ptr @.str.109, ptr @.str.49, i32 0, i32 83204, i8 0, i8 3, i8 0, ptr null }], section ".init.rodata", align 4
@gate_clks = internal constant [118 x %struct.samsung_gate_clock] [%struct.samsung_gate_clock { i32 128, ptr @.str.110, ptr @.str.71, i32 8, i32 18432, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 129, ptr @.str.111, ptr @.str.71, i32 8, i32 18432, i8 4, i8 0 }, %struct.samsung_gate_clock { i32 130, ptr @.str.112, ptr @.str.71, i32 8, i32 18432, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 131, ptr @.str.113, ptr @.str.71, i32 8, i32 18432, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 132, ptr @.str.114, ptr @.str.71, i32 8, i32 34816, i8 9, i8 0 }, %struct.samsung_gate_clock { i32 133, ptr @.str.115, ptr @.str.71, i32 8, i32 34816, i8 5, i8 0 }, %struct.samsung_gate_clock { i32 134, ptr @.str.116, ptr @.str.71, i32 8, i32 34816, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 135, ptr @.str.117, ptr @.str.71, i32 8, i32 34816, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 136, ptr @.str.118, ptr @.str.71, i32 8, i32 34816, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 137, ptr @.str.119, ptr @.str.71, i32 8, i32 34816, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 138, ptr @.str.120, ptr @.str.71, i32 8, i32 35168, i8 22, i8 0 }, %struct.samsung_gate_clock { i32 139, ptr @.str.121, ptr @.str.71, i32 8, i32 35168, i8 21, i8 0 }, %struct.samsung_gate_clock { i32 140, ptr @.str.122, ptr @.str.71, i32 8, i32 35168, i8 20, i8 0 }, %struct.samsung_gate_clock { i32 141, ptr @.str.123, ptr @.str.71, i32 8, i32 35168, i8 19, i8 0 }, %struct.samsung_gate_clock { i32 142, ptr @.str.124, ptr @.str.71, i32 8, i32 35168, i8 18, i8 0 }, %struct.samsung_gate_clock { i32 143, ptr @.str.125, ptr @.str.71, i32 0, i32 35168, i8 17, i8 0 }, %struct.samsung_gate_clock { i32 144, ptr @.str.126, ptr @.str.71, i32 0, i32 35168, i8 16, i8 0 }, %struct.samsung_gate_clock { i32 145, ptr @.str.127, ptr @.str.71, i32 0, i32 35168, i8 15, i8 0 }, %struct.samsung_gate_clock { i32 146, ptr @.str.128, ptr @.str.71, i32 0, i32 35168, i8 14, i8 0 }, %struct.samsung_gate_clock { i32 147, ptr @.str.129, ptr @.str.71, i32 0, i32 35168, i8 13, i8 0 }, %struct.samsung_gate_clock { i32 148, ptr @.str.130, ptr @.str.71, i32 8, i32 35168, i8 12, i8 0 }, %struct.samsung_gate_clock { i32 149, ptr @.str.131, ptr @.str.71, i32 8, i32 35168, i8 10, i8 0 }, %struct.samsung_gate_clock { i32 150, ptr @.str.132, ptr @.str.71, i32 8, i32 35168, i8 9, i8 0 }, %struct.samsung_gate_clock { i32 151, ptr @.str.133, ptr @.str.71, i32 8, i32 35168, i8 8, i8 0 }, %struct.samsung_gate_clock { i32 152, ptr @.str.134, ptr @.str.71, i32 8, i32 35168, i8 7, i8 0 }, %struct.samsung_gate_clock { i32 153, ptr @.str.135, ptr @.str.71, i32 8, i32 35168, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 154, ptr @.str.136, ptr @.str.71, i32 8, i32 35168, i8 5, i8 0 }, %struct.samsung_gate_clock { i32 155, ptr @.str.137, ptr @.str.71, i32 8, i32 35168, i8 4, i8 0 }, %struct.samsung_gate_clock { i32 156, ptr @.str.138, ptr @.str.71, i32 8, i32 35168, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 157, ptr @.str.139, ptr @.str.71, i32 8, i32 35168, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 158, ptr @.str.140, ptr @.str.71, i32 8, i32 35168, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 159, ptr @.str.141, ptr @.str.71, i32 8, i32 35168, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 224, ptr @.str.142, ptr @.str.73, i32 4, i32 51232, i8 8, i8 0 }, %struct.samsung_gate_clock { i32 225, ptr @.str.143, ptr @.str.73, i32 4, i32 51232, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 226, ptr @.str.144, ptr @.str.73, i32 4, i32 51232, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 227, ptr @.str.145, ptr @.str.73, i32 4, i32 51232, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 228, ptr @.str.146, ptr @.str.74, i32 4, i32 51240, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 229, ptr @.str.147, ptr @.str.75, i32 4, i32 51244, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 230, ptr @.str.148, ptr @.str.77, i32 4, i32 51252, i8 4, i8 0 }, %struct.samsung_gate_clock { i32 231, ptr @.str.149, ptr @.str.76, i32 4, i32 51252, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 232, ptr @.str.150, ptr @.str.78, i32 4, i32 51252, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 233, ptr @.str.151, ptr @.str.72, i32 4, i32 51256, i8 4, i8 0 }, %struct.samsung_gate_clock { i32 234, ptr @.str.152, ptr @.str.79, i32 4, i32 51256, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 235, ptr @.str.153, ptr @.str.81, i32 4, i32 51256, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 236, ptr @.str.154, ptr @.str.83, i32 4, i32 51256, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 237, ptr @.str.155, ptr @.str.19, i32 0, i32 51264, i8 10, i8 0 }, %struct.samsung_gate_clock { i32 238, ptr @.str.156, ptr @.str.84, i32 4, i32 51264, i8 9, i8 0 }, %struct.samsung_gate_clock { i32 239, ptr @.str.157, ptr @.str.70, i32 4, i32 51264, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 249, ptr @.str.158, ptr @.str.90, i32 4, i32 51264, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 240, ptr @.str.159, ptr @.str.86, i32 4, i32 51264, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 241, ptr @.str.160, ptr @.str.88, i32 4, i32 51264, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 242, ptr @.str.161, ptr @.str.101, i32 4, i32 51280, i8 18, i8 0 }, %struct.samsung_gate_clock { i32 243, ptr @.str.162, ptr @.str.99, i32 4, i32 51280, i8 16, i8 0 }, %struct.samsung_gate_clock { i32 244, ptr @.str.163, ptr @.str.95, i32 4, i32 51280, i8 7, i8 0 }, %struct.samsung_gate_clock { i32 245, ptr @.str.164, ptr @.str.97, i32 4, i32 51280, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 248, ptr @.str.165, ptr @.str.92, i32 4, i32 51280, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 246, ptr @.str.166, ptr @.str.93, i32 4, i32 51280, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 247, ptr @.str.167, ptr @.str.94, i32 4, i32 51280, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 160, ptr @.str.168, ptr @.str.61, i32 8, i32 51488, i8 19, i8 0 }, %struct.samsung_gate_clock { i32 161, ptr @.str.169, ptr @.str.61, i32 8, i32 51488, i8 18, i8 0 }, %struct.samsung_gate_clock { i32 162, ptr @.str.170, ptr @.str.61, i32 8, i32 51488, i8 17, i8 0 }, %struct.samsung_gate_clock { i32 163, ptr @.str.171, ptr @.str.61, i32 8, i32 51488, i8 16, i8 0 }, %struct.samsung_gate_clock { i32 164, ptr @.str.172, ptr @.str.61, i32 8, i32 51488, i8 14, i8 0 }, %struct.samsung_gate_clock { i32 165, ptr @.str.173, ptr @.str.61, i32 8, i32 51488, i8 13, i8 0 }, %struct.samsung_gate_clock { i32 166, ptr @.str.174, ptr @.str.61, i32 8, i32 51488, i8 12, i8 0 }, %struct.samsung_gate_clock { i32 167, ptr @.str.175, ptr @.str.61, i32 0, i32 51488, i8 11, i8 0 }, %struct.samsung_gate_clock { i32 168, ptr @.str.176, ptr @.str.61, i32 0, i32 51488, i8 9, i8 0 }, %struct.samsung_gate_clock { i32 169, ptr @.str.177, ptr @.str.61, i32 0, i32 51488, i8 8, i8 0 }, %struct.samsung_gate_clock { i32 170, ptr @.str.178, ptr @.str.61, i32 0, i32 51488, i8 7, i8 0 }, %struct.samsung_gate_clock { i32 171, ptr @.str.179, ptr @.str.61, i32 0, i32 51488, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 172, ptr @.str.180, ptr @.str.61, i32 0, i32 51488, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 173, ptr @.str.181, ptr @.str.61, i32 0, i32 51488, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 174, ptr @.str.182, ptr @.str.61, i32 0, i32 51488, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 175, ptr @.str.183, ptr @.str.53, i32 8, i32 51496, i8 5, i8 0 }, %struct.samsung_gate_clock { i32 176, ptr @.str.184, ptr @.str.53, i32 8, i32 51496, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 177, ptr @.str.185, ptr @.str.53, i32 0, i32 51496, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 178, ptr @.str.186, ptr @.str.53, i32 0, i32 51496, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 179, ptr @.str.187, ptr @.str.53, i32 0, i32 51500, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 180, ptr @.str.188, ptr @.str.53, i32 8, i32 51500, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 181, ptr @.str.189, ptr @.str.53, i32 8, i32 51500, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 182, ptr @.str.190, ptr @.str.53, i32 0, i32 51500, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 183, ptr @.str.191, ptr @.str.54, i32 8, i32 51508, i8 7, i8 0 }, %struct.samsung_gate_clock { i32 184, ptr @.str.192, ptr @.str.54, i32 8, i32 51508, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 185, ptr @.str.193, ptr @.str.54, i32 8, i32 51508, i8 5, i8 0 }, %struct.samsung_gate_clock { i32 186, ptr @.str.194, ptr @.str.54, i32 0, i32 51508, i8 4, i8 0 }, %struct.samsung_gate_clock { i32 187, ptr @.str.195, ptr @.str.54, i32 0, i32 51508, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 221, ptr @.str.196, ptr @.str.54, i32 0, i32 51508, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 188, ptr @.str.197, ptr @.str.54, i32 0, i32 51508, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 189, ptr @.str.198, ptr @.str.21, i32 0, i32 51512, i8 5, i8 0 }, %struct.samsung_gate_clock { i32 190, ptr @.str.199, ptr @.str.21, i32 0, i32 51512, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 191, ptr @.str.200, ptr @.str.21, i32 0, i32 51512, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 192, ptr @.str.201, ptr @.str.21, i32 0, i32 51512, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 193, ptr @.str.202, ptr @.str.53, i32 0, i32 51520, i8 20, i8 0 }, %struct.samsung_gate_clock { i32 194, ptr @.str.203, ptr @.str.53, i32 8, i32 51520, i8 17, i8 0 }, %struct.samsung_gate_clock { i32 195, ptr @.str.204, ptr @.str.53, i32 0, i32 51520, i8 13, i8 0 }, %struct.samsung_gate_clock { i32 196, ptr @.str.205, ptr @.str.53, i32 0, i32 51520, i8 12, i8 0 }, %struct.samsung_gate_clock { i32 197, ptr @.str.206, ptr @.str.53, i32 0, i32 51520, i8 11, i8 0 }, %struct.samsung_gate_clock { i32 223, ptr @.str.207, ptr @.str.53, i32 0, i32 51520, i8 7, i8 0 }, %struct.samsung_gate_clock { i32 198, ptr @.str.208, ptr @.str.53, i32 0, i32 51520, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 199, ptr @.str.209, ptr @.str.53, i32 0, i32 51520, i8 5, i8 0 }, %struct.samsung_gate_clock { i32 200, ptr @.str.210, ptr @.str.53, i32 0, i32 51520, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 201, ptr @.str.211, ptr @.str.53, i32 0, i32 51520, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 202, ptr @.str.212, ptr @.str.71, i32 0, i32 51536, i8 24, i8 0 }, %struct.samsung_gate_clock { i32 203, ptr @.str.213, ptr @.str.71, i32 0, i32 51536, i8 23, i8 0 }, %struct.samsung_gate_clock { i32 204, ptr @.str.214, ptr @.str.71, i32 0, i32 51536, i8 21, i8 0 }, %struct.samsung_gate_clock { i32 205, ptr @.str.215, ptr @.str.71, i32 0, i32 51536, i8 17, i8 0 }, %struct.samsung_gate_clock { i32 206, ptr @.str.216, ptr @.str.71, i32 0, i32 51536, i8 16, i8 0 }, %struct.samsung_gate_clock { i32 207, ptr @.str.217, ptr @.str.71, i32 0, i32 51536, i8 13, i8 0 }, %struct.samsung_gate_clock { i32 208, ptr @.str.218, ptr @.str.71, i32 0, i32 51536, i8 12, i8 0 }, %struct.samsung_gate_clock { i32 209, ptr @.str.219, ptr @.str.71, i32 0, i32 51536, i8 11, i8 0 }, %struct.samsung_gate_clock { i32 210, ptr @.str.220, ptr @.str.71, i32 0, i32 51536, i8 10, i8 0 }, %struct.samsung_gate_clock { i32 211, ptr @.str.221, ptr @.str.71, i32 0, i32 51536, i8 9, i8 0 }, %struct.samsung_gate_clock { i32 212, ptr @.str.222, ptr @.str.71, i32 0, i32 51536, i8 8, i8 0 }, %struct.samsung_gate_clock { i32 213, ptr @.str.223, ptr @.str.71, i32 0, i32 51536, i8 7, i8 0 }, %struct.samsung_gate_clock { i32 214, ptr @.str.224, ptr @.str.71, i32 0, i32 51536, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 222, ptr @.str.225, ptr @.str.71, i32 0, i32 51536, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 215, ptr @.str.226, ptr @.str.71, i32 0, i32 51536, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 216, ptr @.str.227, ptr @.str.71, i32 0, i32 51536, i8 0, i8 0 }], section ".init.rodata", align 4
@fixed_factor_clks = internal constant [6 x %struct.samsung_fixed_factor_clock] [%struct.samsung_fixed_factor_clock { i32 0, ptr @.str.228, ptr @.str.22, i32 1, i32 1, i32 0 }, %struct.samsung_fixed_factor_clock { i32 0, ptr @.str.69, ptr @.str.22, i32 1, i32 2, i32 0 }, %struct.samsung_fixed_factor_clock { i32 0, ptr @.str.229, ptr @.str.230, i32 1, i32 2, i32 0 }, %struct.samsung_fixed_factor_clock { i32 0, ptr @.str.61, ptr @.str.228, i32 1, i32 5, i32 0 }, %struct.samsung_fixed_factor_clock { i32 0, ptr @.str.63, ptr @.str.228, i32 1, i32 11, i32 0 }, %struct.samsung_fixed_factor_clock { i32 2, ptr @.str.1, ptr @.str.59, i32 1, i32 1, i32 0 }], section ".init.rodata", align 4
@exynos3250_cpu_clks = internal constant [1 x %struct.samsung_cpu_clock] [%struct.samsung_cpu_clock { i32 7, ptr @.str.231, i32 59, i32 56, i32 1, i32 82432, ptr @e3250_armclk_d }], section ".init.rodata", align 4
@exynos3250_cmu_clk_regs = internal constant [67 x i32] [i32 16896, i32 17664, i32 18432, i32 33280, i32 34048, i32 34816, i32 35168, i32 49168, i32 49424, i32 49184, i32 49440, i32 49200, i32 49456, i32 49680, i32 49684, i32 49696, i32 49704, i32 49708, i32 49716, i32 49720, i32 49728, i32 49744, i32 49748, i32 49936, i32 49952, i32 49972, i32 49976, i32 49984, i32 50000, i32 50004, i32 50448, i32 50464, i32 50472, i32 50476, i32 50484, i32 50488, i32 50496, i32 50500, i32 50504, i32 50512, i32 50516, i32 50524, i32 50528, i32 50532, i32 50536, i32 50560, i32 51232, i32 51240, i32 51244, i32 51252, i32 51256, i32 51264, i32 51280, i32 51488, i32 51496, i32 51500, i32 51508, i32 51512, i32 51520, i32 51536, i32 51568, i32 81920, i32 82432, i32 83200, i32 83204, i32 86048, i32 86052], section ".init.rodata", align 4
@.str = private unnamed_addr constant [10 x i8] c"fout_apll\00", align 1
@.str.1 = private unnamed_addr constant [8 x i8] c"fin_pll\00", align 1
@exynos3250_pll_rates = internal constant [18 x %struct.samsung_pll_rate_table] [%struct.samsung_pll_rate_table { i32 1200000000, i32 4, i32 400, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 1100000000, i32 3, i32 275, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 1066000000, i32 6, i32 533, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 1000000000, i32 3, i32 250, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 960000000, i32 4, i32 320, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 900000000, i32 4, i32 300, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 850000000, i32 6, i32 425, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 800000000, i32 3, i32 200, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 700000000, i32 3, i32 175, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 667000000, i32 12, i32 667, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 600000000, i32 4, i32 400, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 533000000, i32 6, i32 533, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 520000000, i32 3, i32 260, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 500000000, i32 3, i32 250, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 400000000, i32 3, i32 200, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 200000000, i32 3, i32 200, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 100000000, i32 3, i32 200, i32 4, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table zeroinitializer], section ".init.rodata", align 4
@.str.2 = private unnamed_addr constant [10 x i8] c"fout_mpll\00", align 1
@.str.3 = private unnamed_addr constant [10 x i8] c"fout_vpll\00", align 1
@exynos3250_vpll_rates = internal constant [27 x %struct.samsung_pll_rate_table] [%struct.samsung_pll_rate_table { i32 600000000, i32 2, i32 100, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 533000000, i32 3, i32 266, i32 2, i32 32768, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 519230987, i32 2, i32 173, i32 2, i32 5046, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 500000000, i32 3, i32 250, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 445500000, i32 2, i32 148, i32 2, i32 32768, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 445055007, i32 2, i32 148, i32 2, i32 23047, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 400000000, i32 3, i32 200, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 371250000, i32 2, i32 123, i32 2, i32 49152, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 370878997, i32 3, i32 185, i32 2, i32 28803, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 340000000, i32 3, i32 170, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 335000015, i32 2, i32 111, i32 2, i32 43691, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 333000000, i32 2, i32 111, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 330000000, i32 2, i32 110, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 320000015, i32 2, i32 106, i32 2, i32 43691, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 300000000, i32 2, i32 100, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 275000000, i32 3, i32 275, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 222750000, i32 2, i32 148, i32 3, i32 32768, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 222528007, i32 2, i32 148, i32 3, i32 23069, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 160000000, i32 3, i32 160, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 148500000, i32 2, i32 99, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 148352005, i32 2, i32 98, i32 3, i32 59070, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 108000000, i32 2, i32 144, i32 4, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 74250000, i32 2, i32 99, i32 4, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 74176002, i32 2, i32 98, i32 4, i32 59070, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 54054000, i32 3, i32 216, i32 5, i32 14156, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 54000000, i32 2, i32 144, i32 5, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table zeroinitializer], section ".init.rodata", align 4
@.str.4 = private unnamed_addr constant [10 x i8] c"fout_upll\00", align 1
@.str.5 = private unnamed_addr constant [17 x i8] c"mout_mpll_user_l\00", align 1
@mout_mpll_user_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.52], section ".init.rodata", align 4
@.str.6 = private unnamed_addr constant [9 x i8] c"mout_gdl\00", align 1
@mout_gdl_p = internal constant [1 x ptr] [ptr @.str.5], section ".init.rodata", align 4
@.str.7 = private unnamed_addr constant [17 x i8] c"mout_mpll_user_r\00", align 1
@.str.8 = private unnamed_addr constant [9 x i8] c"mout_gdr\00", align 1
@mout_gdr_p = internal constant [1 x ptr] [ptr @.str.7], section ".init.rodata", align 4
@.str.9 = private unnamed_addr constant [9 x i8] c"mout_ebi\00", align 1
@mout_ebi_p = internal constant [2 x ptr] [ptr @.str.53, ptr @.str.54], section ".init.rodata", align 4
@.str.10 = private unnamed_addr constant [14 x i8] c"mout_aclk_200\00", align 1
@group_div_mpll_pre_p = internal constant [1 x ptr] [ptr @.str.52], section ".init.rodata", align 4
@.str.11 = private unnamed_addr constant [14 x i8] c"mout_aclk_160\00", align 1
@.str.12 = private unnamed_addr constant [14 x i8] c"mout_aclk_100\00", align 1
@.str.13 = private unnamed_addr constant [16 x i8] c"mout_aclk_266_1\00", align 1
@mout_aclk_266_1_p = internal constant [1 x ptr] [ptr @.str.17], section ".init.rodata", align 4
@.str.14 = private unnamed_addr constant [16 x i8] c"mout_aclk_266_0\00", align 1
@mout_aclk_266_0_p = internal constant [2 x ptr] [ptr @.str.52, ptr @.str.16], section ".init.rodata", align 4
@.str.15 = private unnamed_addr constant [14 x i8] c"mout_aclk_266\00", align 1
@mout_aclk_266_p = internal constant [2 x ptr] [ptr @.str.14, ptr @.str.13], section ".init.rodata", align 4
@.str.16 = private unnamed_addr constant [10 x i8] c"mout_vpll\00", align 1
@mout_vpll_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.3], section ".init.rodata", align 4
@.str.17 = private unnamed_addr constant [15 x i8] c"mout_epll_user\00", align 1
@mout_epll_user_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.55], section ".init.rodata", align 4
@.str.18 = private unnamed_addr constant [11 x i8] c"mout_ebi_1\00", align 1
@mout_ebi_1_p = internal constant [2 x ptr] [ptr @.str.9, ptr @.str.16], section ".init.rodata", align 4
@.str.19 = private unnamed_addr constant [10 x i8] c"mout_upll\00", align 1
@mout_upll_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.4], section ".init.rodata", align 4
@.str.20 = private unnamed_addr constant [25 x i8] c"mout_aclk_400_mcuisp_sub\00", align 1
@mout_aclk_400_mcuisp_sub_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.56], section ".init.rodata", align 4
@.str.21 = private unnamed_addr constant [18 x i8] c"mout_aclk_266_sub\00", align 1
@mout_aclk_266_sub_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.57], section ".init.rodata", align 4
@.str.22 = private unnamed_addr constant [10 x i8] c"mout_mpll\00", align 1
@mout_mpll_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.2], section ".init.rodata", align 4
@.str.23 = private unnamed_addr constant [21 x i8] c"mout_aclk_400_mcuisp\00", align 1
@.str.24 = private unnamed_addr constant [13 x i8] c"mout_vpllsrc\00", align 1
@mout_vpllsrc_p = internal constant [1 x ptr] [ptr @.str.1], section ".init.rodata", align 4
@.str.25 = private unnamed_addr constant [10 x i8] c"mout_cam1\00", align 1
@group_sclk_p = internal constant [9 x ptr] [ptr @.str.58, ptr @.str.59, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.52, ptr @.str.17, ptr @.str.16], section ".init.rodata", align 4
@.str.26 = private unnamed_addr constant [13 x i8] c"mout_cam_blk\00", align 1
@group_sclk_cam_blk_p = internal constant [13 x ptr] [ptr @.str.58, ptr @.str.59, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.52, ptr @.str.17, ptr @.str.16, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.61], section ".init.rodata", align 4
@.str.27 = private unnamed_addr constant [9 x i8] c"mout_mfc\00", align 1
@mout_mfc_p = internal constant [2 x ptr] [ptr @.str.29, ptr @.str.28], section ".init.rodata", align 4
@.str.28 = private unnamed_addr constant [11 x i8] c"mout_mfc_1\00", align 1
@group_epll_vpll_p = internal constant [2 x ptr] [ptr @.str.17, ptr @.str.16], section ".init.rodata", align 4
@.str.29 = private unnamed_addr constant [11 x i8] c"mout_mfc_0\00", align 1
@.str.30 = private unnamed_addr constant [9 x i8] c"mout_g3d\00", align 1
@mout_g3d_p = internal constant [2 x ptr] [ptr @.str.32, ptr @.str.31], section ".init.rodata", align 4
@.str.31 = private unnamed_addr constant [11 x i8] c"mout_g3d_1\00", align 1
@.str.32 = private unnamed_addr constant [11 x i8] c"mout_g3d_0\00", align 1
@.str.33 = private unnamed_addr constant [11 x i8] c"mout_mipi0\00", align 1
@.str.34 = private unnamed_addr constant [11 x i8] c"mout_fimd0\00", align 1
@group_sclk_fimd0_p = internal constant [13 x ptr] [ptr @.str.58, ptr @.str.59, ptr @.str.62, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.52, ptr @.str.17, ptr @.str.16, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.63], section ".init.rodata", align 4
@.str.35 = private unnamed_addr constant [14 x i8] c"mout_uart_isp\00", align 1
@.str.36 = private unnamed_addr constant [14 x i8] c"mout_spi1_isp\00", align 1
@.str.37 = private unnamed_addr constant [14 x i8] c"mout_spi0_isp\00", align 1
@.str.38 = private unnamed_addr constant [11 x i8] c"mout_tsadc\00", align 1
@.str.39 = private unnamed_addr constant [10 x i8] c"mout_mmc2\00", align 1
@.str.40 = private unnamed_addr constant [10 x i8] c"mout_mmc1\00", align 1
@.str.41 = private unnamed_addr constant [10 x i8] c"mout_mmc0\00", align 1
@.str.42 = private unnamed_addr constant [11 x i8] c"mout_uart2\00", align 1
@.str.43 = private unnamed_addr constant [11 x i8] c"mout_uart1\00", align 1
@.str.44 = private unnamed_addr constant [11 x i8] c"mout_uart0\00", align 1
@.str.45 = private unnamed_addr constant [10 x i8] c"mout_spi1\00", align 1
@.str.46 = private unnamed_addr constant [10 x i8] c"mout_spi0\00", align 1
@.str.47 = private unnamed_addr constant [11 x i8] c"mout_audio\00", align 1
@group_sclk_audio_p = internal constant [9 x ptr] [ptr @.str.64, ptr @.str.60, ptr @.str.60, ptr @.str.60, ptr @.str.58, ptr @.str.59, ptr @.str.52, ptr @.str.17, ptr @.str.16], section ".init.rodata", align 4
@.str.48 = private unnamed_addr constant [17 x i8] c"mout_mpll_user_c\00", align 1
@.str.49 = private unnamed_addr constant [9 x i8] c"mout_hpm\00", align 1
@mout_hpm_p = internal constant [2 x ptr] [ptr @.str.51, ptr @.str.48], section ".init.rodata", align 4
@.str.50 = private unnamed_addr constant [10 x i8] c"mout_core\00", align 1
@mout_core_p = internal constant [2 x ptr] [ptr @.str.51, ptr @.str.48], section ".init.rodata", align 4
@.str.51 = private unnamed_addr constant [10 x i8] c"mout_apll\00", align 1
@mout_apll_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str], section ".init.rodata", align 4
@.str.52 = private unnamed_addr constant [13 x i8] c"div_mpll_pre\00", align 1
@.str.53 = private unnamed_addr constant [13 x i8] c"div_aclk_200\00", align 1
@.str.54 = private unnamed_addr constant [13 x i8] c"div_aclk_160\00", align 1
@.str.55 = private unnamed_addr constant [10 x i8] c"mout_epll\00", align 1
@.str.56 = private unnamed_addr constant [20 x i8] c"div_aclk_400_mcuisp\00", align 1
@.str.57 = private unnamed_addr constant [13 x i8] c"div_aclk_266\00", align 1
@.str.58 = private unnamed_addr constant [5 x i8] c"xxti\00", align 1
@.str.59 = private unnamed_addr constant [8 x i8] c"xusbxti\00", align 1
@.str.60 = private unnamed_addr constant [5 x i8] c"none\00", align 1
@.str.61 = private unnamed_addr constant [16 x i8] c"div_cam_blk_320\00", align 1
@.str.62 = private unnamed_addr constant [18 x i8] c"m_bitclkhsdiv4_2l\00", align 1
@.str.63 = private unnamed_addr constant [16 x i8] c"div_lcd_blk_145\00", align 1
@.str.64 = private unnamed_addr constant [11 x i8] c"audiocdclk\00", align 1
@.str.65 = private unnamed_addr constant [8 x i8] c"div_gpl\00", align 1
@.str.66 = private unnamed_addr constant [8 x i8] c"div_gdl\00", align 1
@.str.67 = private unnamed_addr constant [8 x i8] c"div_gpr\00", align 1
@.str.68 = private unnamed_addr constant [8 x i8] c"div_gdr\00", align 1
@.str.69 = private unnamed_addr constant [14 x i8] c"sclk_mpll_mif\00", align 1
@.str.70 = private unnamed_addr constant [8 x i8] c"div_ebi\00", align 1
@.str.71 = private unnamed_addr constant [13 x i8] c"div_aclk_100\00", align 1
@.str.72 = private unnamed_addr constant [9 x i8] c"div_cam1\00", align 1
@.str.73 = private unnamed_addr constant [12 x i8] c"div_cam_blk\00", align 1
@.str.74 = private unnamed_addr constant [8 x i8] c"div_mfc\00", align 1
@.str.75 = private unnamed_addr constant [8 x i8] c"div_g3d\00", align 1
@.str.76 = private unnamed_addr constant [14 x i8] c"div_mipi0_pre\00", align 1
@.str.77 = private unnamed_addr constant [10 x i8] c"div_mipi0\00", align 1
@.str.78 = private unnamed_addr constant [10 x i8] c"div_fimd0\00", align 1
@.str.79 = private unnamed_addr constant [13 x i8] c"div_uart_isp\00", align 1
@.str.80 = private unnamed_addr constant [17 x i8] c"div_spi1_isp_pre\00", align 1
@.str.81 = private unnamed_addr constant [13 x i8] c"div_spi1_isp\00", align 1
@.str.82 = private unnamed_addr constant [17 x i8] c"div_spi0_isp_pre\00", align 1
@.str.83 = private unnamed_addr constant [13 x i8] c"div_spi0_isp\00", align 1
@.str.84 = private unnamed_addr constant [14 x i8] c"div_tsadc_pre\00", align 1
@.str.85 = private unnamed_addr constant [10 x i8] c"div_tsadc\00", align 1
@.str.86 = private unnamed_addr constant [13 x i8] c"div_mmc1_pre\00", align 1
@.str.87 = private unnamed_addr constant [9 x i8] c"div_mmc1\00", align 1
@.str.88 = private unnamed_addr constant [13 x i8] c"div_mmc0_pre\00", align 1
@.str.89 = private unnamed_addr constant [9 x i8] c"div_mmc0\00", align 1
@.str.90 = private unnamed_addr constant [13 x i8] c"div_mmc2_pre\00", align 1
@.str.91 = private unnamed_addr constant [9 x i8] c"div_mmc2\00", align 1
@.str.92 = private unnamed_addr constant [10 x i8] c"div_uart2\00", align 1
@.str.93 = private unnamed_addr constant [10 x i8] c"div_uart1\00", align 1
@.str.94 = private unnamed_addr constant [10 x i8] c"div_uart0\00", align 1
@.str.95 = private unnamed_addr constant [13 x i8] c"div_spi1_pre\00", align 1
@.str.96 = private unnamed_addr constant [9 x i8] c"div_spi1\00", align 1
@.str.97 = private unnamed_addr constant [13 x i8] c"div_spi0_pre\00", align 1
@.str.98 = private unnamed_addr constant [9 x i8] c"div_spi0\00", align 1
@.str.99 = private unnamed_addr constant [8 x i8] c"div_pcm\00", align 1
@.str.100 = private unnamed_addr constant [10 x i8] c"div_audio\00", align 1
@.str.101 = private unnamed_addr constant [8 x i8] c"div_i2s\00", align 1
@.str.102 = private unnamed_addr constant [10 x i8] c"div_core2\00", align 1
@.str.103 = private unnamed_addr constant [9 x i8] c"div_core\00", align 1
@.str.104 = private unnamed_addr constant [9 x i8] c"div_apll\00", align 1
@.str.105 = private unnamed_addr constant [13 x i8] c"div_pclk_dbg\00", align 1
@.str.106 = private unnamed_addr constant [8 x i8] c"div_atb\00", align 1
@.str.107 = private unnamed_addr constant [10 x i8] c"div_corem\00", align 1
@.str.108 = private unnamed_addr constant [8 x i8] c"div_hpm\00", align 1
@.str.109 = private unnamed_addr constant [9 x i8] c"div_copy\00", align 1
@.str.110 = private unnamed_addr constant [10 x i8] c"async_g3d\00", align 1
@.str.111 = private unnamed_addr constant [11 x i8] c"async_mfcl\00", align 1
@.str.112 = private unnamed_addr constant [9 x i8] c"ppmuleft\00", align 1
@.str.113 = private unnamed_addr constant [10 x i8] c"gpio_left\00", align 1
@.str.114 = private unnamed_addr constant [12 x i8] c"async_ispmx\00", align 1
@.str.115 = private unnamed_addr constant [12 x i8] c"async_fsysd\00", align 1
@.str.116 = private unnamed_addr constant [12 x i8] c"async_lcd0x\00", align 1
@.str.117 = private unnamed_addr constant [11 x i8] c"async_camx\00", align 1
@.str.118 = private unnamed_addr constant [10 x i8] c"ppmuright\00", align 1
@.str.119 = private unnamed_addr constant [11 x i8] c"gpio_right\00", align 1
@.str.120 = private unnamed_addr constant [8 x i8] c"monocnt\00", align 1
@.str.121 = private unnamed_addr constant [6 x i8] c"tzpc6\00", align 1
@.str.122 = private unnamed_addr constant [14 x i8] c"provisionkey1\00", align 1
@.str.123 = private unnamed_addr constant [14 x i8] c"provisionkey0\00", align 1
@.str.124 = private unnamed_addr constant [12 x i8] c"cmu_isppart\00", align 1
@.str.125 = private unnamed_addr constant [10 x i8] c"tmu_apbif\00", align 1
@.str.126 = private unnamed_addr constant [6 x i8] c"keyif\00", align 1
@.str.127 = private unnamed_addr constant [4 x i8] c"rtc\00", align 1
@.str.128 = private unnamed_addr constant [4 x i8] c"wdt\00", align 1
@.str.129 = private unnamed_addr constant [4 x i8] c"mct\00", align 1
@.str.130 = private unnamed_addr constant [7 x i8] c"seckey\00", align 1
@.str.131 = private unnamed_addr constant [6 x i8] c"tzpc5\00", align 1
@.str.132 = private unnamed_addr constant [6 x i8] c"tzpc4\00", align 1
@.str.133 = private unnamed_addr constant [6 x i8] c"tzpc3\00", align 1
@.str.134 = private unnamed_addr constant [6 x i8] c"tzpc2\00", align 1
@.str.135 = private unnamed_addr constant [6 x i8] c"tzpc1\00", align 1
@.str.136 = private unnamed_addr constant [6 x i8] c"tzpc0\00", align 1
@.str.137 = private unnamed_addr constant [13 x i8] c"cmu_corepart\00", align 1
@.str.138 = private unnamed_addr constant [12 x i8] c"cmu_toppart\00", align 1
@.str.139 = private unnamed_addr constant [10 x i8] c"pmu_apbif\00", align 1
@.str.140 = private unnamed_addr constant [7 x i8] c"sysreg\00", align 1
@.str.141 = private unnamed_addr constant [8 x i8] c"chip_id\00", align 1
@.str.142 = private unnamed_addr constant [10 x i8] c"sclk_jpeg\00", align 1
@.str.143 = private unnamed_addr constant [15 x i8] c"sclk_m2mscaler\00", align 1
@.str.144 = private unnamed_addr constant [14 x i8] c"sclk_gscaler1\00", align 1
@.str.145 = private unnamed_addr constant [14 x i8] c"sclk_gscaler0\00", align 1
@.str.146 = private unnamed_addr constant [9 x i8] c"sclk_mfc\00", align 1
@.str.147 = private unnamed_addr constant [9 x i8] c"sclk_g3d\00", align 1
@.str.148 = private unnamed_addr constant [16 x i8] c"sclk_mipidphy2l\00", align 1
@.str.149 = private unnamed_addr constant [11 x i8] c"sclk_mipi0\00", align 1
@.str.150 = private unnamed_addr constant [11 x i8] c"sclk_fimd0\00", align 1
@.str.151 = private unnamed_addr constant [10 x i8] c"sclk_cam1\00", align 1
@.str.152 = private unnamed_addr constant [14 x i8] c"sclk_uart_isp\00", align 1
@.str.153 = private unnamed_addr constant [14 x i8] c"sclk_spi1_isp\00", align 1
@.str.154 = private unnamed_addr constant [14 x i8] c"sclk_spi0_isp\00", align 1
@.str.155 = private unnamed_addr constant [10 x i8] c"sclk_upll\00", align 1
@.str.156 = private unnamed_addr constant [11 x i8] c"sclk_tsadc\00", align 1
@.str.157 = private unnamed_addr constant [9 x i8] c"sclk_ebi\00", align 1
@.str.158 = private unnamed_addr constant [10 x i8] c"sclk_mmc2\00", align 1
@.str.159 = private unnamed_addr constant [10 x i8] c"sclk_mmc1\00", align 1
@.str.160 = private unnamed_addr constant [10 x i8] c"sclk_mmc0\00", align 1
@.str.161 = private unnamed_addr constant [9 x i8] c"sclk_i2s\00", align 1
@.str.162 = private unnamed_addr constant [9 x i8] c"sclk_pcm\00", align 1
@.str.163 = private unnamed_addr constant [10 x i8] c"sclk_spi1\00", align 1
@.str.164 = private unnamed_addr constant [10 x i8] c"sclk_spi0\00", align 1
@.str.165 = private unnamed_addr constant [11 x i8] c"sclk_uart2\00", align 1
@.str.166 = private unnamed_addr constant [11 x i8] c"sclk_uart1\00", align 1
@.str.167 = private unnamed_addr constant [11 x i8] c"sclk_uart0\00", align 1
@.str.168 = private unnamed_addr constant [7 x i8] c"qejpeg\00", align 1
@.str.169 = private unnamed_addr constant [13 x i8] c"pixelasyncm1\00", align 1
@.str.170 = private unnamed_addr constant [13 x i8] c"pixelasyncm0\00", align 1
@.str.171 = private unnamed_addr constant [10 x i8] c"ppmucamif\00", align 1
@.str.172 = private unnamed_addr constant [12 x i8] c"qem2mscaler\00", align 1
@.str.173 = private unnamed_addr constant [11 x i8] c"qegscaler1\00", align 1
@.str.174 = private unnamed_addr constant [11 x i8] c"qegscaler0\00", align 1
@.str.175 = private unnamed_addr constant [9 x i8] c"smmujpeg\00", align 1
@.str.176 = private unnamed_addr constant [15 x i8] c"smmum2m2scaler\00", align 1
@.str.177 = private unnamed_addr constant [13 x i8] c"smmugscaler1\00", align 1
@.str.178 = private unnamed_addr constant [13 x i8] c"smmugscaler0\00", align 1
@.str.179 = private unnamed_addr constant [5 x i8] c"jpeg\00", align 1
@.str.180 = private unnamed_addr constant [10 x i8] c"m2mscaler\00", align 1
@.str.181 = private unnamed_addr constant [9 x i8] c"gscaler1\00", align 1
@.str.182 = private unnamed_addr constant [9 x i8] c"gscaler0\00", align 1
@.str.183 = private unnamed_addr constant [6 x i8] c"qemfc\00", align 1
@.str.184 = private unnamed_addr constant [10 x i8] c"ppmumfc_l\00", align 1
@.str.185 = private unnamed_addr constant [10 x i8] c"smmumfc_l\00", align 1
@.str.186 = private unnamed_addr constant [4 x i8] c"mfc\00", align 1
@.str.187 = private unnamed_addr constant [8 x i8] c"smmug3d\00", align 1
@.str.188 = private unnamed_addr constant [6 x i8] c"qeg3d\00", align 1
@.str.189 = private unnamed_addr constant [8 x i8] c"ppmug3d\00", align 1
@.str.190 = private unnamed_addr constant [4 x i8] c"g3d\00", align 1
@.str.191 = private unnamed_addr constant [11 x i8] c"qe_ch1_lcd\00", align 1
@.str.192 = private unnamed_addr constant [11 x i8] c"qe_ch0_lcd\00", align 1
@.str.193 = private unnamed_addr constant [9 x i8] c"ppmulcd0\00", align 1
@.str.194 = private unnamed_addr constant [10 x i8] c"smmufimd0\00", align 1
@.str.195 = private unnamed_addr constant [6 x i8] c"dsim0\00", align 1
@.str.196 = private unnamed_addr constant [6 x i8] c"smies\00", align 1
@.str.197 = private unnamed_addr constant [6 x i8] c"fimd0\00", align 1
@.str.198 = private unnamed_addr constant [5 x i8] c"cam1\00", align 1
@.str.199 = private unnamed_addr constant [13 x i8] c"uart_isp_top\00", align 1
@.str.200 = private unnamed_addr constant [13 x i8] c"spi1_isp_top\00", align 1
@.str.201 = private unnamed_addr constant [13 x i8] c"spi0_isp_top\00", align 1
@.str.202 = private unnamed_addr constant [6 x i8] c"tsadc\00", align 1
@.str.203 = private unnamed_addr constant [9 x i8] c"ppmufile\00", align 1
@.str.204 = private unnamed_addr constant [7 x i8] c"usbotg\00", align 1
@.str.205 = private unnamed_addr constant [8 x i8] c"usbhost\00", align 1
@.str.206 = private unnamed_addr constant [6 x i8] c"sromc\00", align 1
@.str.207 = private unnamed_addr constant [7 x i8] c"sdmmc2\00", align 1
@.str.208 = private unnamed_addr constant [7 x i8] c"sdmmc1\00", align 1
@.str.209 = private unnamed_addr constant [7 x i8] c"sdmmc0\00", align 1
@.str.210 = private unnamed_addr constant [6 x i8] c"pdma1\00", align 1
@.str.211 = private unnamed_addr constant [6 x i8] c"pdma0\00", align 1
@.str.212 = private unnamed_addr constant [4 x i8] c"pwm\00", align 1
@.str.213 = private unnamed_addr constant [4 x i8] c"pcm\00", align 1
@.str.214 = private unnamed_addr constant [4 x i8] c"i2s\00", align 1
@.str.215 = private unnamed_addr constant [5 x i8] c"spi1\00", align 1
@.str.216 = private unnamed_addr constant [5 x i8] c"spi0\00", align 1
@.str.217 = private unnamed_addr constant [5 x i8] c"i2c7\00", align 1
@.str.218 = private unnamed_addr constant [5 x i8] c"i2c6\00", align 1
@.str.219 = private unnamed_addr constant [5 x i8] c"i2c5\00", align 1
@.str.220 = private unnamed_addr constant [5 x i8] c"i2c4\00", align 1
@.str.221 = private unnamed_addr constant [5 x i8] c"i2c3\00", align 1
@.str.222 = private unnamed_addr constant [5 x i8] c"i2c2\00", align 1
@.str.223 = private unnamed_addr constant [5 x i8] c"i2c1\00", align 1
@.str.224 = private unnamed_addr constant [5 x i8] c"i2c0\00", align 1
@.str.225 = private unnamed_addr constant [6 x i8] c"uart2\00", align 1
@.str.226 = private unnamed_addr constant [6 x i8] c"uart1\00", align 1
@.str.227 = private unnamed_addr constant [6 x i8] c"uart0\00", align 1
@.str.228 = private unnamed_addr constant [15 x i8] c"sclk_mpll_1600\00", align 1
@.str.229 = private unnamed_addr constant [10 x i8] c"sclk_bpll\00", align 1
@.str.230 = private unnamed_addr constant [10 x i8] c"fout_bpll\00", align 1
@.str.231 = private unnamed_addr constant [7 x i8] c"armclk\00", align 1
@e3250_armclk_d = internal constant [11 x %struct.exynos_cpuclk_cfg_data] [%struct.exynos_cpuclk_cfg_data { i32 1000000, i32 24379408, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 900000, i32 24313872, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 800000, i32 24313872, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 700000, i32 24313872, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 600000, i32 24313872, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 500000, i32 24313872, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 400000, i32 24313872, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 300000, i32 22216720, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 200000, i32 20119568, i32 119 }, %struct.exynos_cpuclk_cfg_data { i32 100000, i32 17891344, i32 119 }, %struct.exynos_cpuclk_cfg_data zeroinitializer], section ".init.rodata", align 4
@dmc_cmu_info = internal constant %struct.samsung_cmu_info { ptr @exynos3250_dmc_plls, i32 2, ptr @dmc_mux_clks, i32 5, ptr @dmc_div_clks, i32 5, ptr null, i32 0, ptr null, i32 0, ptr null, i32 0, i32 21, ptr null, i32 0, ptr @exynos3250_cmu_dmc_clk_regs, i32 18, ptr null, i32 0, ptr null }, section ".init.rodata", align 4
@exynos3250_dmc_plls = internal constant [2 x %struct.samsung_pll_clock] [%struct.samsung_pll_clock { i32 1, ptr @.str.230, ptr @.str.1, i32 64, i32 536, i32 280, i32 2, ptr @exynos3250_pll_rates }, %struct.samsung_pll_clock { i32 2, ptr @.str.232, ptr @.str.1, i32 64, i32 4372, i32 4368, i32 3, ptr @exynos3250_epll_rates }], section ".init.rodata", align 4
@dmc_mux_clks = internal constant [5 x %struct.samsung_mux_clock] [%struct.samsung_mux_clock { i32 8, ptr @.str.233, ptr @mout_mpll_mif_p, i8 2, i32 128, i32 768, i8 12, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 9, ptr @.str.234, ptr @mout_bpll_p, i8 2, i32 128, i32 768, i8 10, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 10, ptr @.str.235, ptr @mout_dphy_p, i8 2, i32 128, i32 768, i8 8, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 11, ptr @.str.236, ptr @mout_dphy_p, i8 2, i32 128, i32 768, i8 4, i8 1, i8 0 }, %struct.samsung_mux_clock { i32 12, ptr @.str.55, ptr @mout_epll_p, i8 2, i32 128, i32 4384, i8 4, i8 1, i8 0 }], section ".init.rodata", align 4
@dmc_div_clks = internal constant [5 x %struct.samsung_div_clock] [%struct.samsung_div_clock { i32 16, ptr @.str.237, ptr @.str.238, i32 0, i32 1284, i8 27, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 17, ptr @.str.239, ptr @.str.235, i32 0, i32 1284, i8 23, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 18, ptr @.str.238, ptr @.str.236, i32 0, i32 1284, i8 19, i8 2, i8 0, ptr null }, %struct.samsung_div_clock { i32 19, ptr @.str.240, ptr @.str.241, i32 0, i32 1284, i8 15, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 20, ptr @.str.241, ptr @.str.237, i32 0, i32 1284, i8 11, i8 3, i8 0, ptr null }], section ".init.rodata", align 4
@exynos3250_cmu_dmc_clk_regs = internal constant [18 x i32] [i32 280, i32 536, i32 540, i32 544, i32 768, i32 1284, i32 1792, i32 1796, i32 1800, i32 1804, i32 2048, i32 2304, i32 2308, i32 4368, i32 4372, i32 4376, i32 4380, i32 4384], section ".init.rodata", align 4
@.str.232 = private unnamed_addr constant [10 x i8] c"fout_epll\00", align 1
@exynos3250_epll_rates = internal constant [15 x %struct.samsung_pll_rate_table] [%struct.samsung_pll_rate_table { i32 800000000, i32 3, i32 200, i32 1, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 288000000, i32 2, i32 96, i32 2, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 192000000, i32 2, i32 128, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 144000000, i32 2, i32 96, i32 3, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 96000000, i32 2, i32 128, i32 4, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 84000000, i32 2, i32 112, i32 4, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 80000003, i32 2, i32 106, i32 4, i32 43691, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 73728000, i32 2, i32 98, i32 4, i32 19923, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 67737598, i32 3, i32 270, i32 5, i32 62285, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 65535999, i32 2, i32 174, i32 5, i32 49982, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 50000000, i32 3, i32 200, i32 5, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 49152002, i32 2, i32 131, i32 5, i32 4719, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 48000000, i32 2, i32 128, i32 5, i32 0, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table { i32 45158401, i32 3, i32 180, i32 5, i32 41524, i32 0, i32 0, i32 0, i32 0 }, %struct.samsung_pll_rate_table zeroinitializer], section ".init.rodata", align 4
@.str.233 = private unnamed_addr constant [14 x i8] c"mout_mpll_mif\00", align 1
@mout_mpll_mif_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.69], section ".init.rodata", align 4
@.str.234 = private unnamed_addr constant [10 x i8] c"mout_bpll\00", align 1
@mout_bpll_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.230], section ".init.rodata", align 4
@.str.235 = private unnamed_addr constant [10 x i8] c"mout_dphy\00", align 1
@mout_dphy_p = internal constant [2 x ptr] [ptr @.str.233, ptr @.str.234], section ".init.rodata", align 4
@.str.236 = private unnamed_addr constant [13 x i8] c"mout_dmc_bus\00", align 1
@mout_epll_p = internal constant [2 x ptr] [ptr @.str.1, ptr @.str.232], section ".init.rodata", align 4
@.str.237 = private unnamed_addr constant [8 x i8] c"div_dmc\00", align 1
@.str.238 = private unnamed_addr constant [12 x i8] c"div_dmc_pre\00", align 1
@.str.239 = private unnamed_addr constant [9 x i8] c"div_dphy\00", align 1
@.str.240 = private unnamed_addr constant [9 x i8] c"div_dmcp\00", align 1
@.str.241 = private unnamed_addr constant [9 x i8] c"div_dmcd\00", align 1
@exynos3250_cmu_isp_driver = internal global %struct.platform_driver { ptr null, ptr null, ptr null, ptr null, ptr null, %struct.device_driver { ptr @.str.242, ptr null, ptr null, ptr null, i8 1, i32 0, ptr @exynos3250_cmu_isp_of_match, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null }, ptr null, i8 0 }, section ".init.data", align 4
@.str.242 = private unnamed_addr constant [19 x i8] c"exynos3250-cmu-isp\00", align 1
@exynos3250_cmu_isp_of_match = internal constant [2 x %struct.of_device_id] [%struct.of_device_id { [32 x i8] zeroinitializer, [32 x i8] zeroinitializer, [128 x i8] c"samsung,exynos3250-cmu-isp\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00\00", ptr null }, %struct.of_device_id zeroinitializer], section ".init.rodata", align 4
@isp_cmu_info = internal constant %struct.samsung_cmu_info { ptr null, i32 0, ptr null, i32 0, ptr @isp_div_clks, i32 5, ptr @isp_gate_clks, i32 40, ptr null, i32 0, ptr null, i32 0, i32 48, ptr null, i32 0, ptr null, i32 0, ptr null, i32 0, ptr null }, section ".init.rodata", align 4
@isp_div_clks = internal constant [5 x %struct.samsung_div_clock] [%struct.samsung_div_clock { i32 1, ptr @.str.243, ptr @.str.21, i32 0, i32 768, i8 4, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 2, ptr @.str.244, ptr @.str.21, i32 0, i32 768, i8 0, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 3, ptr @.str.245, ptr @.str.20, i32 0, i32 772, i8 8, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 4, ptr @.str.246, ptr @.str.20, i32 0, i32 772, i8 4, i8 3, i8 0, ptr null }, %struct.samsung_div_clock { i32 5, ptr @.str.247, ptr @.str.243, i32 0, i32 772, i8 0, i8 3, i8 0, ptr null }], section ".init.rodata", align 4
@isp_gate_clks = internal constant [40 x %struct.samsung_gate_clock] [%struct.samsung_gate_clock { i32 8, ptr @.str.248, ptr @.str.199, i32 8, i32 2048, i8 31, i8 0 }, %struct.samsung_gate_clock { i32 9, ptr @.str.249, ptr @.str.21, i32 8, i32 2048, i8 30, i8 0 }, %struct.samsung_gate_clock { i32 10, ptr @.str.250, ptr @.str.21, i32 8, i32 2048, i8 28, i8 0 }, %struct.samsung_gate_clock { i32 11, ptr @.str.251, ptr @.str.21, i32 8, i32 2048, i8 26, i8 0 }, %struct.samsung_gate_clock { i32 12, ptr @.str.252, ptr @.str.21, i32 8, i32 2048, i8 25, i8 0 }, %struct.samsung_gate_clock { i32 13, ptr @.str.253, ptr @.str.21, i32 8, i32 2048, i8 24, i8 0 }, %struct.samsung_gate_clock { i32 14, ptr @.str.254, ptr @.str.21, i32 8, i32 2048, i8 23, i8 0 }, %struct.samsung_gate_clock { i32 15, ptr @.str.255, ptr @.str.21, i32 8, i32 2048, i8 21, i8 0 }, %struct.samsung_gate_clock { i32 16, ptr @.str.256, ptr @.str.21, i32 8, i32 2048, i8 20, i8 0 }, %struct.samsung_gate_clock { i32 17, ptr @.str.257, ptr @.str.21, i32 8, i32 2048, i8 18, i8 0 }, %struct.samsung_gate_clock { i32 18, ptr @.str.258, ptr @.str.21, i32 8, i32 2048, i8 17, i8 0 }, %struct.samsung_gate_clock { i32 19, ptr @.str.259, ptr @.str.21, i32 8, i32 2048, i8 16, i8 0 }, %struct.samsung_gate_clock { i32 20, ptr @.str.260, ptr @.str.21, i32 8, i32 2048, i8 15, i8 0 }, %struct.samsung_gate_clock { i32 21, ptr @.str.261, ptr @.str.21, i32 8, i32 2048, i8 14, i8 0 }, %struct.samsung_gate_clock { i32 22, ptr @.str.262, ptr @.str.21, i32 8, i32 2048, i8 13, i8 0 }, %struct.samsung_gate_clock { i32 23, ptr @.str.263, ptr @.str.21, i32 8, i32 2048, i8 12, i8 0 }, %struct.samsung_gate_clock { i32 24, ptr @.str.264, ptr @.str.21, i32 8, i32 2048, i8 11, i8 0 }, %struct.samsung_gate_clock { i32 25, ptr @.str.265, ptr @.str.21, i32 8, i32 2048, i8 10, i8 0 }, %struct.samsung_gate_clock { i32 26, ptr @.str.266, ptr @.str.21, i32 8, i32 2048, i8 9, i8 0 }, %struct.samsung_gate_clock { i32 27, ptr @.str.267, ptr @.str.21, i32 8, i32 2048, i8 8, i8 0 }, %struct.samsung_gate_clock { i32 28, ptr @.str.268, ptr @.str.21, i32 8, i32 2048, i8 7, i8 0 }, %struct.samsung_gate_clock { i32 29, ptr @.str.269, ptr @.str.21, i32 8, i32 2048, i8 6, i8 0 }, %struct.samsung_gate_clock { i32 30, ptr @.str.270, ptr @.str.21, i32 8, i32 2048, i8 5, i8 0 }, %struct.samsung_gate_clock { i32 31, ptr @.str.271, ptr @.str.21, i32 8, i32 2048, i8 4, i8 0 }, %struct.samsung_gate_clock { i32 32, ptr @.str.272, ptr @.str.21, i32 8, i32 2048, i8 3, i8 0 }, %struct.samsung_gate_clock { i32 33, ptr @.str.273, ptr @.str.21, i32 8, i32 2048, i8 2, i8 0 }, %struct.samsung_gate_clock { i32 34, ptr @.str.274, ptr @.str.21, i32 8, i32 2048, i8 1, i8 0 }, %struct.samsung_gate_clock { i32 35, ptr @.str.275, ptr @.str.21, i32 8, i32 2048, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 36, ptr @.str.276, ptr @.str.199, i32 8, i32 2048, i8 21, i8 0 }, %struct.samsung_gate_clock { i32 37, ptr @.str.277, ptr @.str.199, i32 8, i32 2048, i8 20, i8 0 }, %struct.samsung_gate_clock { i32 38, ptr @.str.278, ptr @.str.199, i32 8, i32 2048, i8 19, i8 0 }, %struct.samsung_gate_clock { i32 39, ptr @.str.279, ptr @.str.199, i32 8, i32 2048, i8 18, i8 0 }, %struct.samsung_gate_clock { i32 40, ptr @.str.280, ptr @.str.199, i32 8, i32 2048, i8 17, i8 0 }, %struct.samsung_gate_clock { i32 41, ptr @.str.281, ptr @.str.199, i32 8, i32 2048, i8 16, i8 0 }, %struct.samsung_gate_clock { i32 42, ptr @.str.282, ptr @.str.199, i32 8, i32 2048, i8 15, i8 0 }, %struct.samsung_gate_clock { i32 43, ptr @.str.283, ptr @.str.199, i32 8, i32 2048, i8 13, i8 0 }, %struct.samsung_gate_clock { i32 44, ptr @.str.284, ptr @.str.199, i32 8, i32 2048, i8 12, i8 0 }, %struct.samsung_gate_clock { i32 45, ptr @.str.285, ptr @.str.199, i32 8, i32 2048, i8 4, i8 0 }, %struct.samsung_gate_clock { i32 46, ptr @.str.286, ptr @.str.199, i32 8, i32 2048, i8 0, i8 0 }, %struct.samsung_gate_clock { i32 47, ptr @.str.287, ptr @.str.247, i32 8, i32 2304, i8 0, i8 0 }], section ".init.rodata", align 4
@.str.243 = private unnamed_addr constant [9 x i8] c"div_isp1\00", align 1
@.str.244 = private unnamed_addr constant [9 x i8] c"div_isp0\00", align 1
@.str.245 = private unnamed_addr constant [12 x i8] c"div_mcuisp1\00", align 1
@.str.246 = private unnamed_addr constant [12 x i8] c"div_mcuisp0\00", align 1
@.str.247 = private unnamed_addr constant [9 x i8] c"div_mpwm\00", align 1
@.str.248 = private unnamed_addr constant [9 x i8] c"uart_isp\00", align 1
@.str.249 = private unnamed_addr constant [8 x i8] c"wdt_isp\00", align 1
@.str.250 = private unnamed_addr constant [8 x i8] c"pwm_isp\00", align 1
@.str.251 = private unnamed_addr constant [9 x i8] c"i2c1_isp\00", align 1
@.str.252 = private unnamed_addr constant [9 x i8] c"i2c0_isp\00", align 1
@.str.253 = private unnamed_addr constant [9 x i8] c"mpwm_isp\00", align 1
@.str.254 = private unnamed_addr constant [11 x i8] c"mcuctl_isp\00", align 1
@.str.255 = private unnamed_addr constant [9 x i8] c"ppmuispx\00", align 1
@.str.256 = private unnamed_addr constant [10 x i8] c"ppmuispmx\00", align 1
@.str.257 = private unnamed_addr constant [9 x i8] c"qe_lite1\00", align 1
@.str.258 = private unnamed_addr constant [9 x i8] c"qe_lite0\00", align 1
@.str.259 = private unnamed_addr constant [6 x i8] c"qe_fd\00", align 1
@.str.260 = private unnamed_addr constant [7 x i8] c"qe_drc\00", align 1
@.str.261 = private unnamed_addr constant [7 x i8] c"qe_isp\00", align 1
@.str.262 = private unnamed_addr constant [6 x i8] c"csis1\00", align 1
@.str.263 = private unnamed_addr constant [11 x i8] c"smmu_lite1\00", align 1
@.str.264 = private unnamed_addr constant [11 x i8] c"smmu_lite0\00", align 1
@.str.265 = private unnamed_addr constant [8 x i8] c"smmu_fd\00", align 1
@.str.266 = private unnamed_addr constant [9 x i8] c"smmu_drc\00", align 1
@.str.267 = private unnamed_addr constant [9 x i8] c"smmu_isp\00", align 1
@.str.268 = private unnamed_addr constant [7 x i8] c"gicisp\00", align 1
@.str.269 = private unnamed_addr constant [6 x i8] c"csis0\00", align 1
@.str.270 = private unnamed_addr constant [7 x i8] c"mcuisp\00", align 1
@.str.271 = private unnamed_addr constant [6 x i8] c"lite1\00", align 1
@.str.272 = private unnamed_addr constant [6 x i8] c"lite0\00", align 1
@.str.273 = private unnamed_addr constant [3 x i8] c"fd\00", align 1
@.str.274 = private unnamed_addr constant [4 x i8] c"drc\00", align 1
@.str.275 = private unnamed_addr constant [4 x i8] c"isp\00", align 1
@.str.276 = private unnamed_addr constant [9 x i8] c"qe_ispcx\00", align 1
@.str.277 = private unnamed_addr constant [11 x i8] c"qe_scalerp\00", align 1
@.str.278 = private unnamed_addr constant [11 x i8] c"qe_scalerc\00", align 1
@.str.279 = private unnamed_addr constant [13 x i8] c"smmu_scalerp\00", align 1
@.str.280 = private unnamed_addr constant [13 x i8] c"smmu_scalerc\00", align 1
@.str.281 = private unnamed_addr constant [8 x i8] c"scalerp\00", align 1
@.str.282 = private unnamed_addr constant [8 x i8] c"scalerc\00", align 1
@.str.283 = private unnamed_addr constant [9 x i8] c"spi1_isp\00", align 1
@.str.284 = private unnamed_addr constant [9 x i8] c"spi0_isp\00", align 1
@.str.285 = private unnamed_addr constant [11 x i8] c"smmu_ispcx\00", align 1
@.str.286 = private unnamed_addr constant [10 x i8] c"asyncaxim\00", align 1
@.str.287 = private unnamed_addr constant [14 x i8] c"sclk_mpwm_isp\00", align 1
@llvm.compiler.used = appending global [3 x ptr] [ptr @__initcall__kmod_clk_exynos3250__162_1099_exynos3250_cmu_platform_init4, ptr @__of_table_exynos3250_cmu, ptr @__of_table_exynos3250_cmu_dmc], section "llvm.metadata"

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal void @exynos3250_cmu_init(ptr noundef %0) #0 section ".init.text" {
  %2 = tail call ptr @samsung_cmu_register_one(ptr noundef %0, ptr noundef nonnull @cmu_info) #2
  %3 = icmp eq ptr %2, null
  br i1 %3, label %8, label %4

4:                                                ; preds = %1
  %5 = load ptr, ptr %2, align 4
  %6 = getelementptr i8, ptr %5, i32 86048
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %6, i32 1879507763) #2, !srcloc !8
  %7 = getelementptr i8, ptr %5, i32 86052
  tail call void asm sideeffect "str $1, $0", "*Qo,r"(ptr elementtype(i32) %7, i32 0) #2, !srcloc !8
  br label %8

8:                                                ; preds = %4, %1
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal void @exynos3250_cmu_dmc_init(ptr noundef %0) #0 section ".init.text" {
  %2 = tail call ptr @samsung_cmu_register_one(ptr noundef %0, ptr noundef nonnull @dmc_cmu_info) #2
  ret void
}

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal i32 @exynos3250_cmu_platform_init() #0 section ".init.text" {
  %1 = tail call i32 @__platform_driver_probe(ptr noundef nonnull @exynos3250_cmu_isp_driver, ptr noundef nonnull @exynos3250_cmu_isp_probe, ptr noundef null) #2
  ret i32 %1
}

; Function Attrs: null_pointer_is_valid
declare dso_local ptr @samsung_cmu_register_one(ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @__platform_driver_probe(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #1

; Function Attrs: cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync)
define internal i32 @exynos3250_cmu_isp_probe(ptr nocapture noundef readonly %0) #0 section ".init.text" {
  %2 = getelementptr inbounds %struct.platform_device, ptr %0, i32 0, i32 3, i32 25
  %3 = load ptr, ptr %2, align 8
  %4 = tail call ptr @samsung_cmu_register_one(ptr noundef %3, ptr noundef nonnull @isp_cmu_info) #2
  ret i32 0
}

attributes #0 = { cold nounwind null_pointer_is_valid optsize sspstrong uwtable(sync) "frame-pointer"="none" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { null_pointer_is_valid "frame-pointer"="none" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="generic" "target-features"="+armv7-a,+dsp,+read-tp-hard,+soft-float,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4, !5, !6}
!llvm.ident = !{!7}

!0 = !{i32 1, !"wchar_size", i32 2}
!1 = !{i32 1, !"min_enum_size", i32 4}
!2 = !{i32 8, !"branch-target-enforcement", i32 0}
!3 = !{i32 8, !"sign-return-address", i32 0}
!4 = !{i32 8, !"sign-return-address-all", i32 0}
!5 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!6 = !{i32 7, !"uwtable", i32 1}
!7 = !{!"clang version 15.0.0 (/llk/llvm-project-main/clang 126a1f78513fb688819156df98cf7ea83b5e8c18)"}
!8 = !{i64 2881627}
