# compile verilog/system verilog design source files
verilog xil_defaultlib  "selector_mode_tb_time_synth.v"
verilog xil_defaultlib  "../../../../controler.srcs/sources_1/new/selector_mode.v"
verilog xil_defaultlib  "../../../../controler.srcs/sim_1/new/selector_mode_tb.v"

# Do not sort compile order
nosort
