
# Lab 2 Writeup
### William Derksen, Alexander Hoppe, Sam Myers, Taylor Sheneman

## Input Conditioner
- tests (sync, debounce, edges)
- Waveforms
- Structural Schematic
- Debounce glitch time analysis

## Shift register
- tests (serial to parallel, parallel to serial)
- Test bench strategy

## Midpoint (?)
- maybe briefly mention results

## Finite State Machine
- Paper FSM
- Implementation
- Tests

## SPI peripheral components
- Data Memory Module
- Address Latch Module
- Buffer Module
- DFF Module

## SPI Memory
- Testing strategy

## Work Plan Reflection
