// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "01/03/2022 10:35:55"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mcu (
	CLK,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LED,
	SW,
	BTN);
input 	CLK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LED;
input 	[9:0] SW;
input 	[2:0] BTN;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[0]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mcu_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \BTN[1]~input_o ;
wire \BTN[2]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \BTN[0]~input_o ;
wire \cpu1|Stack|stack~0_combout ;
wire \cpu1|ps.T5~q ;
wire \cpu1|ps~14_combout ;
wire \cpu1|ps.T6~q ;
wire \cpu1|ps.0000~q ;
wire \cpu1|ps~16_combout ;
wire \cpu1|ps.T1~q ;
wire \cpu1|ps~17_combout ;
wire \cpu1|ps.T2~q ;
wire \cpu1|ps~15_combout ;
wire \cpu1|ps.T3~q ;
wire \cpu1|ps~13_combout ;
wire \cpu1|ps.T4~q ;
wire \cpu1|load_ir~0_combout ;
wire \cpu1|rom|Equal2~0_combout ;
wire \cpu1|Stack|stk_ptr[0]~_wirecell_combout ;
wire \cpu1|Stack|Add1~0_combout ;
wire \cpu1|Stack|stk_ptr~3_combout ;
wire \cpu1|Stack|stk_ptr~4_combout ;
wire \cpu1|Stack|Add0~1_combout ;
wire \cpu1|Stack|stk_ptr~5_combout ;
wire \cpu1|Stack|stk_ptr~6_combout ;
wire \cpu1|Stack|Add0~2_combout ;
wire \cpu1|Add2~1 ;
wire \cpu1|Add2~3 ;
wire \cpu1|Add2~4_combout ;
wire \cpu1|rom|Equal0~2_combout ;
wire \cpu1|mar_q~3_combout ;
wire \cpu1|mar_q[8]~1_combout ;
wire \cpu1|ir_q~60_combout ;
wire \cpu1|rom|Equal28~0_combout ;
wire \cpu1|rom|Equal24~1_combout ;
wire \cpu1|ir_q~36_combout ;
wire \cpu1|ir_q~39_combout ;
wire \cpu1|ir_q~40_combout ;
wire \cpu1|ir_q[1]~feeder_combout ;
wire \cpu1|Equal34~0_combout ;
wire \cpu1|sel_pc.0100~0_combout ;
wire \cpu1|sel_pc.0011~0_combout ;
wire \cpu1|sel_pc.0011~1_combout ;
wire \cpu1|ir_q~29_combout ;
wire \cpu1|rom|Equal3~0_combout ;
wire \cpu1|rom|WideNor0~20_combout ;
wire \cpu1|rom|WideOr4~0_combout ;
wire \cpu1|ir_q~46_combout ;
wire \cpu1|ir_q~47_combout ;
wire \cpu1|ir_q[5]~feeder_combout ;
wire \cpu1|sel_pc.0001~0_combout ;
wire \cpu1|mar_q~9_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a9 ;
wire \cpu1|pc_out~27_combout ;
wire \cpu1|Add2~17 ;
wire \cpu1|Add2~18_combout ;
wire \cpu1|ir_q~49_combout ;
wire \cpu1|Selector20~8_combout ;
wire \cpu1|Selector20~9_combout ;
wire \cpu1|Equal7~1_combout ;
wire \cpu1|ir_q~56_combout ;
wire \cpu1|ir_q~30_combout ;
wire \cpu1|ir_q~50_combout ;
wire \cpu1|ir_q~48_combout ;
wire \cpu1|ir_q[6]~feeder_combout ;
wire \cpu1|Equal7~0_combout ;
wire \cpu1|Equal7~2_combout ;
wire \cpu1|Selector20~4_combout ;
wire \cpu1|Selector20~2_combout ;
wire \cpu1|Selector20~3_combout ;
wire \cpu1|Selector20~5_combout ;
wire \cpu1|Selector19~0_combout ;
wire \cpu1|Equal19~0_combout ;
wire \cpu1|reset_ir~0_combout ;
wire \cpu1|Selector46~2_combout ;
wire \cpu1|Selector45~0_combout ;
wire \cpu1|Selector45~1_combout ;
wire \cpu1|Selector45~2_combout ;
wire \cpu1|Selector45~3_combout ;
wire \cpu1|sel_RAM_mux.0001~0_combout ;
wire \cpu1|mux1_out[7]~12_combout ;
wire \cpu1|databus[7]~6_combout ;
wire \cpu1|Selector46~3_combout ;
wire \cpu1|Equal36~0_combout ;
wire \cpu1|Equal36~1_combout ;
wire \cpu1|Selector46~7_combout ;
wire \cpu1|Selector46~4_combout ;
wire \cpu1|Selector46~5_combout ;
wire \cpu1|Selector46~6_combout ;
wire \cpu1|ram|ram_rtl_0_bypass[0]~feeder_combout ;
wire \cpu1|ram|ram~3_combout ;
wire \cpu1|ram|ram_rtl_0_bypass[9]~feeder_combout ;
wire \cpu1|ram|ram_rtl_0_bypass[12]~feeder_combout ;
wire \cpu1|ram|ram~2_combout ;
wire \cpu1|ram|ram_rtl_0_bypass[6]~feeder_combout ;
wire \cpu1|ram|ram~1_combout ;
wire \cpu1|ram|ram~0_combout ;
wire \cpu1|ram|ram~4_combout ;
wire \cpu1|mux1_out[0]~2_combout ;
wire \cpu1|mux1_out[1]~6_combout ;
wire \cpu1|ram|ram_rtl_0_bypass[16]~feeder_combout ;
wire \cpu1|Selector20~17_combout ;
wire \cpu1|Selector20~18_combout ;
wire \cpu1|mux1_out[2]~10_combout ;
wire \cpu1|Selector20~28_combout ;
wire \cpu1|Selector20~10_combout ;
wire \cpu1|Selector20~11_combout ;
wire \cpu1|Selector20~15_combout ;
wire \cpu1|Selector20~16_combout ;
wire \cpu1|Selector26~4_combout ;
wire \cpu1|Selector20~13_combout ;
wire \cpu1|Selector20~14_combout ;
wire \cpu1|Selector23~4_combout ;
wire \cpu1|Selector20~12_combout ;
wire \cpu1|Add7~1 ;
wire \cpu1|Add7~3 ;
wire \cpu1|Add7~5 ;
wire \cpu1|Add7~6_combout ;
wire \cpu1|Selector23~0_combout ;
wire \cpu1|Selector20~6_combout ;
wire \cpu1|Selector20~7_combout ;
wire \cpu1|Add8~1 ;
wire \cpu1|Add8~3 ;
wire \cpu1|Add8~5 ;
wire \cpu1|Add8~6_combout ;
wire \cpu1|Selector44~0_combout ;
wire \cpu1|Selector44~1_combout ;
wire \cpu1|Selector44~2_combout ;
wire \cpu1|Selector44~3_combout ;
wire \cpu1|Add6~1 ;
wire \cpu1|Add6~3 ;
wire \cpu1|Add6~5 ;
wire \cpu1|Add6~6_combout ;
wire \cpu1|Selector23~1_combout ;
wire \cpu1|Selector23~2_combout ;
wire \cpu1|Selector23~3_combout ;
wire \cpu1|Selector23~5_combout ;
wire \cpu1|databus[3]~7_combout ;
wire \cpu1|mux1_out[4]~0_combout ;
wire \cpu1|mux1_out[6]~8_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu1|ram|ram_rtl_0_bypass[21]~feeder_combout ;
wire \cpu1|ram|ram~9_combout ;
wire \cpu1|mux1_out[6]~9_combout ;
wire \cpu1|Add8~7 ;
wire \cpu1|Add8~9 ;
wire \cpu1|Add8~11 ;
wire \cpu1|Add8~12_combout ;
wire \cpu1|Add7~7 ;
wire \cpu1|Add7~9 ;
wire \cpu1|Add7~11 ;
wire \cpu1|Add7~12_combout ;
wire \cpu1|Selector20~25_combout ;
wire \cpu1|Selector20~21_combout ;
wire \cpu1|Selector20~22_combout ;
wire \cpu1|Selector20~23_combout ;
wire \cpu1|Selector20~19_combout ;
wire \cpu1|Selector20~20_combout ;
wire \cpu1|Add6~7 ;
wire \cpu1|Add6~9 ;
wire \cpu1|Add6~11 ;
wire \cpu1|Add6~12_combout ;
wire \cpu1|Selector20~24_combout ;
wire \cpu1|Selector20~26_combout ;
wire \cpu1|databus[6]~4_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu1|ram|ram~7_combout ;
wire \cpu1|mux1_out[5]~4_combout ;
wire \cpu1|mux1_out[5]~5_combout ;
wire \cpu1|Selector21~0_combout ;
wire \cpu1|Selector21~5_combout ;
wire \cpu1|Selector21~1_combout ;
wire \cpu1|Selector21~2_combout ;
wire \cpu1|Add7~10_combout ;
wire \cpu1|Add8~10_combout ;
wire \cpu1|Add6~10_combout ;
wire \cpu1|Selector21~3_combout ;
wire \cpu1|Selector21~4_combout ;
wire \cpu1|Selector21~6_combout ;
wire \cpu1|databus[5]~2_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu1|ram|ram~5_combout ;
wire \cpu1|mux1_out[4]~1_combout ;
wire \cpu1|Selector22~0_combout ;
wire \cpu1|Selector22~5_combout ;
wire \cpu1|Selector22~6_combout ;
wire \cpu1|Add7~8_combout ;
wire \cpu1|Selector22~1_combout ;
wire \cpu1|Add8~8_combout ;
wire \cpu1|Add6~8_combout ;
wire \cpu1|Selector22~2_combout ;
wire \cpu1|Selector22~3_combout ;
wire \cpu1|Selector22~4_combout ;
wire \cpu1|Selector22~7_combout ;
wire \cpu1|databus[4]~0_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu1|ram|ram~10_combout ;
wire \cpu1|mux1_out[2]~11_combout ;
wire \cpu1|Selector24~4_combout ;
wire \cpu1|Selector24~0_combout ;
wire \cpu1|Add8~4_combout ;
wire \cpu1|Add6~4_combout ;
wire \cpu1|Selector24~1_combout ;
wire \cpu1|Selector24~2_combout ;
wire \cpu1|Add7~4_combout ;
wire \cpu1|Selector24~3_combout ;
wire \cpu1|Selector24~5_combout ;
wire \cpu1|Selector24~6_combout ;
wire \cpu1|w_q[2]~feeder_combout ;
wire \cpu1|Selector24~7_combout ;
wire \cpu1|databus[2]~5_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu1|ram|ram~8_combout ;
wire \cpu1|mux1_out[1]~7_combout ;
wire \cpu1|Selector25~4_combout ;
wire \cpu1|Add7~2_combout ;
wire \cpu1|Selector25~0_combout ;
wire \cpu1|Add8~2_combout ;
wire \cpu1|Add6~2_combout ;
wire \cpu1|Selector25~1_combout ;
wire \cpu1|Selector25~2_combout ;
wire \cpu1|Selector25~3_combout ;
wire \cpu1|Selector25~5_combout ;
wire \cpu1|Selector25~6_combout ;
wire \cpu1|databus[1]~3_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu1|ram|ram~6_combout ;
wire \cpu1|mux1_out[0]~3_combout ;
wire \cpu1|Selector26~0_combout ;
wire \cpu1|Add7~0_combout ;
wire \cpu1|Add6~0_combout ;
wire \cpu1|Add8~0_combout ;
wire \cpu1|Selector26~1_combout ;
wire \cpu1|Selector26~2_combout ;
wire \cpu1|Selector26~3_combout ;
wire \cpu1|Selector26~5_combout ;
wire \cpu1|Selector26~6_combout ;
wire \cpu1|Selector26~7_combout ;
wire \cpu1|databus[0]~1_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu1|ram|ram~11_combout ;
wire \cpu1|mux1_out[7]~13_combout ;
wire \cpu1|Add6~13 ;
wire \cpu1|Add6~14_combout ;
wire \cpu1|Selector19~1_combout ;
wire \cpu1|Selector19~2_combout ;
wire \cpu1|Selector19~3_combout ;
wire \cpu1|Selector19~4_combout ;
wire \cpu1|Add8~13 ;
wire \cpu1|Add8~14_combout ;
wire \cpu1|Add7~13 ;
wire \cpu1|Add7~14_combout ;
wire \cpu1|Selector19~5_combout ;
wire \cpu1|Selector19~6_combout ;
wire \cpu1|Add0~1 ;
wire \cpu1|Add0~3 ;
wire \cpu1|Add0~5 ;
wire \cpu1|Add0~7 ;
wire \cpu1|Add0~9 ;
wire \cpu1|Add0~11 ;
wire \cpu1|Add0~13 ;
wire \cpu1|Add0~15 ;
wire \cpu1|Add0~16_combout ;
wire \cpu1|Add0~14_combout ;
wire \cpu1|Add0~12_combout ;
wire \cpu1|Add0~10_combout ;
wire \cpu1|Add0~8_combout ;
wire \cpu1|Add0~6_combout ;
wire \cpu1|Add0~4_combout ;
wire \cpu1|Add0~2_combout ;
wire \cpu1|Add0~0_combout ;
wire \cpu1|Add4~1 ;
wire \cpu1|Add4~3 ;
wire \cpu1|Add4~5 ;
wire \cpu1|Add4~7 ;
wire \cpu1|Add4~9 ;
wire \cpu1|Add4~11 ;
wire \cpu1|Add4~13 ;
wire \cpu1|Add4~15 ;
wire \cpu1|Add4~17 ;
wire \cpu1|Add4~18_combout ;
wire \cpu1|Add1~11 ;
wire \cpu1|Add1~13 ;
wire \cpu1|Add1~15 ;
wire \cpu1|Add1~17 ;
wire \cpu1|Add1~18_combout ;
wire \cpu1|Add1~16_combout ;
wire \cpu1|Add1~14_combout ;
wire \cpu1|Add1~12_combout ;
wire \cpu1|Add1~1 ;
wire \cpu1|Add1~3 ;
wire \cpu1|Add1~5 ;
wire \cpu1|Add1~7 ;
wire \cpu1|Add1~8_combout ;
wire \cpu1|Add1~6_combout ;
wire \cpu1|Add1~4_combout ;
wire \cpu1|Add1~2_combout ;
wire \cpu1|Add1~0_combout ;
wire \cpu1|Add3~1 ;
wire \cpu1|Add3~3 ;
wire \cpu1|Add3~5 ;
wire \cpu1|Add3~7 ;
wire \cpu1|Add3~9 ;
wire \cpu1|Add3~11 ;
wire \cpu1|Add3~13 ;
wire \cpu1|Add3~15 ;
wire \cpu1|Add3~17 ;
wire \cpu1|Add3~18_combout ;
wire \cpu1|pc_out~25_combout ;
wire \cpu1|pc_out~26_combout ;
wire \cpu1|pc_out~28_combout ;
wire \cpu1|pc_out[4]~4_combout ;
wire \cpu1|mar_q~7_combout ;
wire \cpu1|rom|WideNor0~10_combout ;
wire \cpu1|rom|WideNor0~11_combout ;
wire \cpu1|rom|WideNor0~9_combout ;
wire \cpu1|rom|WideNor0~5_combout ;
wire \cpu1|mar_q~5_combout ;
wire \cpu1|mar_q~4_combout ;
wire \cpu1|rom|WideNor0~22_combout ;
wire \cpu1|ir_q~44_combout ;
wire \cpu1|ir_q~45_combout ;
wire \cpu1|Add1~9 ;
wire \cpu1|Add1~10_combout ;
wire \cpu1|Add3~10_combout ;
wire \cpu1|pc_out~33_combout ;
wire \cpu1|Add4~10_combout ;
wire \cpu1|pc_out~34_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu1|pc_out~35_combout ;
wire \cpu1|Add2~5 ;
wire \cpu1|Add2~7 ;
wire \cpu1|Add2~9 ;
wire \cpu1|Add2~10_combout ;
wire \cpu1|pc_out~36_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu1|pc_out~31_combout ;
wire \cpu1|Add2~8_combout ;
wire \cpu1|Add4~8_combout ;
wire \cpu1|Add3~8_combout ;
wire \cpu1|pc_out~29_combout ;
wire \cpu1|pc_out~30_combout ;
wire \cpu1|pc_out~32_combout ;
wire \cpu1|mar_q~8_combout ;
wire \cpu1|rom|Equal16~0_combout ;
wire \cpu1|ir_q~59_combout ;
wire \cpu1|rom|Equal24~0_combout ;
wire \cpu1|rom|Equal0~1_combout ;
wire \cpu1|rom|Equal16~1_combout ;
wire \cpu1|ir_q~31_combout ;
wire \cpu1|ir_q~32_combout ;
wire \cpu1|ir_q~33_combout ;
wire \cpu1|ir_q~34_combout ;
wire \cpu1|rom|WideNor0~combout ;
wire \cpu1|ir_q~35_combout ;
wire \cpu1|rom|Equal12~0_combout ;
wire \cpu1|rom|Equal20~0_combout ;
wire \cpu1|ir_q~58_combout ;
wire \cpu1|ir_q~42_combout ;
wire \cpu1|ir_q~43_combout ;
wire \cpu1|mux1_out[3]~14_combout ;
wire \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu1|ram|ram~12_combout ;
wire \cpu1|mux1_out[3]~15_combout ;
wire \cpu1|Selector23~6_combout ;
wire \cpu1|Selector23~7_combout ;
wire \cpu1|reset_ir~4_combout ;
wire \cpu1|Selector20~27_combout ;
wire \cpu1|Mux0~0_combout ;
wire \cpu1|Mux0~1_combout ;
wire \cpu1|Mux0~2_combout ;
wire \cpu1|Mux0~3_combout ;
wire \cpu1|reset_ir~1_combout ;
wire \cpu1|reset_ir~2_combout ;
wire \cpu1|reset_ir~3_combout ;
wire \cpu1|reset_ir~5_combout ;
wire \cpu1|reset_ir~6_combout ;
wire \cpu1|ir_q~52_combout ;
wire \cpu1|Selector27~0_combout ;
wire \cpu1|Selector27~2_combout ;
wire \cpu1|sel_pc.0000~0_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu1|pc_out~11_combout ;
wire \cpu1|Add4~4_combout ;
wire \cpu1|Add3~4_combout ;
wire \cpu1|pc_out~9_combout ;
wire \cpu1|pc_out~10_combout ;
wire \cpu1|pc_out~12_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu1|pc_out~15_combout ;
wire \cpu1|Add2~11 ;
wire \cpu1|Add2~12_combout ;
wire \cpu1|Add4~12_combout ;
wire \cpu1|Add3~12_combout ;
wire \cpu1|pc_out~13_combout ;
wire \cpu1|pc_out~14_combout ;
wire \cpu1|pc_out~16_combout ;
wire \cpu1|Add2~13 ;
wire \cpu1|Add2~14_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu1|pc_out~19_combout ;
wire \cpu1|Add3~14_combout ;
wire \cpu1|pc_out~17_combout ;
wire \cpu1|Add4~14_combout ;
wire \cpu1|pc_out~18_combout ;
wire \cpu1|pc_out~20_combout ;
wire \cpu1|Add2~15 ;
wire \cpu1|Add2~16_combout ;
wire \cpu1|Add4~16_combout ;
wire \cpu1|Add3~16_combout ;
wire \cpu1|pc_out~21_combout ;
wire \cpu1|pc_out~22_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a8 ;
wire \cpu1|pc_out~23_combout ;
wire \cpu1|pc_out~24_combout ;
wire \cpu1|mar_q~6_combout ;
wire \cpu1|rom|Equal0~0_combout ;
wire \cpu1|rom|Equal32~0_combout ;
wire \cpu1|ir_q~61_combout ;
wire \cpu1|rom|Equal8~0_combout ;
wire \cpu1|rom|Equal4~0_combout ;
wire \cpu1|ir_q~28_combout ;
wire \cpu1|ir_q~37_combout ;
wire \cpu1|ir_q~38_combout ;
wire \cpu1|ir_q[0]~feeder_combout ;
wire \cpu1|Selector27~1_combout ;
wire \cpu1|Selector27~3_combout ;
wire \cpu1|Add2~19 ;
wire \cpu1|Add2~20_combout ;
wire \cpu1|Add1~19 ;
wire \cpu1|Add1~20_combout ;
wire \cpu1|Add3~19 ;
wire \cpu1|Add3~20_combout ;
wire \cpu1|Add4~19 ;
wire \cpu1|Add4~20_combout ;
wire \cpu1|pc_out~38_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a10 ;
wire \cpu1|pc_out~37_combout ;
wire \cpu1|pc_out~39_combout ;
wire \cpu1|pc_out~40_combout ;
wire \cpu1|mar_q~10_combout ;
wire \cpu1|rom|Equal32~1_combout ;
wire \cpu1|ir_q~57_combout ;
wire \cpu1|ir_q~54_combout ;
wire \cpu1|push~0_combout ;
wire \cpu1|Stack|stk_ptr~1_combout ;
wire \cpu1|Stack|stk_ptr~2_combout ;
wire \cpu1|Stack|Add0~0_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu1|pc_out~43_combout ;
wire \cpu1|Add2~6_combout ;
wire \cpu1|Add4~6_combout ;
wire \cpu1|Add3~6_combout ;
wire \cpu1|pc_out~41_combout ;
wire \cpu1|pc_out~42_combout ;
wire \cpu1|pc_out~44_combout ;
wire \cpu1|mar_q~11_combout ;
wire \cpu1|rom|WideOr10~0_combout ;
wire \cpu1|rom|WideOr10~1_combout ;
wire \cpu1|rom|WideOr10~2_combout ;
wire \cpu1|rom|WideOr10~3_combout ;
wire \cpu1|rom|WideOr10~combout ;
wire \cpu1|ir_q~41_combout ;
wire \cpu1|Equal32~0_combout ;
wire \cpu1|Equal32~1_combout ;
wire \cpu1|pop~0_combout ;
wire \cpu1|Stack|stk_ptr~0_combout ;
wire \cpu1|Stack|stack_rtl_0_bypass[1]~0_combout ;
wire \cpu1|Stack|stack~1_combout ;
wire \cpu1|Stack|stack~2_combout ;
wire \cpu1|Stack|stack~3_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu1|pc_out~2_combout ;
wire \cpu1|Add4~2_combout ;
wire \cpu1|Add3~2_combout ;
wire \cpu1|pc_out~0_combout ;
wire \cpu1|pc_out~1_combout ;
wire \cpu1|Add2~2_combout ;
wire \cpu1|pc_out~3_combout ;
wire \cpu1|mar_q~0_combout ;
wire \cpu1|rom|WideOr8~2_combout ;
wire \cpu1|rom|WideNor0~21_combout ;
wire \cpu1|ir_q~53_combout ;
wire \cpu1|Stack|stack~4_combout ;
wire \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu1|pc_out~7_combout ;
wire \cpu1|Add2~0_combout ;
wire \cpu1|Add4~0_combout ;
wire \cpu1|Add3~0_combout ;
wire \cpu1|pc_out~5_combout ;
wire \cpu1|pc_out~6_combout ;
wire \cpu1|pc_out~8_combout ;
wire \cpu1|mar_q~2_combout ;
wire \cpu1|rom|Equal1~0_combout ;
wire \cpu1|ir_q~51_combout ;
wire \cpu1|ir_q~55_combout ;
wire \cpu1|Equal16~0_combout ;
wire \cpu1|sel_bus~0_combout ;
wire \cpu1|port_b_out~0_combout ;
wire \cpu1|port_b_out[5]~1_combout ;
wire \cpu1|port_b_out~3_combout ;
wire \cpu1|port_b_out~4_combout ;
wire \cpu1|port_b_out~2_combout ;
wire \seg1|WideOr6~0_combout ;
wire \seg1|WideOr5~0_combout ;
wire \seg1|WideOr4~0_combout ;
wire \seg1|WideOr3~0_combout ;
wire \seg1|WideOr2~0_combout ;
wire \seg1|WideOr1~0_combout ;
wire \seg1|WideOr0~0_combout ;
wire \cpu1|port_b_out~5_combout ;
wire \cpu1|port_b_out~6_combout ;
wire \cpu1|port_b_out~7_combout ;
wire \cpu1|port_b_out~8_combout ;
wire [3:0] \cpu1|Stack|stk_ptr ;
wire [0:22] \cpu1|ram|ram_rtl_0_bypass ;
wire [10:0] \cpu1|pc_out ;
wire [7:0] \cpu1|w_q ;
wire [7:0] \cpu1|port_b_out ;
wire [13:0] \cpu1|ir_q ;
wire [10:0] \cpu1|mar_q ;
wire [0:19] \cpu1|Stack|stack_rtl_0_bypass ;

wire [35:0] \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a1  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a2  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a3  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a4  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a5  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a6  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a7  = \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a1  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a2  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a3  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a4  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a5  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a6  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a7  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a8  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a9  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a10  = \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1[0]~output (
	.i(\seg1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1[1]~output (
	.i(\seg1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1[2]~output (
	.i(\seg1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1[3]~output (
	.i(\seg1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1[4]~output (
	.i(\seg1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1[5]~output (
	.i(\seg1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1[6]~output (
	.i(!\seg1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneiii_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \LED[0]~output (
	.i(\cpu1|port_b_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \LED[1]~output (
	.i(\cpu1|port_b_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \LED[2]~output (
	.i(\cpu1|port_b_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \LED[3]~output (
	.i(\cpu1|port_b_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \LED[4]~output (
	.i(\cpu1|port_b_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \LED[5]~output (
	.i(\cpu1|port_b_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \LED[6]~output (
	.i(\cpu1|port_b_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \LED[7]~output (
	.i(\cpu1|port_b_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneiii_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneiii_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \BTN[0]~input (
	.i(BTN[0]),
	.ibar(gnd),
	.o(\BTN[0]~input_o ));
// synopsys translate_off
defparam \BTN[0]~input .bus_hold = "false";
defparam \BTN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneiii_lcell_comb \cpu1|Stack|stack~0 (
// Equation(s):
// \cpu1|Stack|stack~0_combout  = (\BTN[0]~input_o  & \cpu1|ps.T4~q )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu1|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu1|Stack|stack~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stack~0 .lut_mask = 16'hCC00;
defparam \cpu1|Stack|stack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \cpu1|ps.T5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|Stack|stack~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ps.T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ps.T5 .is_wysiwyg = "true";
defparam \cpu1|ps.T5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneiii_lcell_comb \cpu1|ps~14 (
// Equation(s):
// \cpu1|ps~14_combout  = (\cpu1|ps.T5~q  & \BTN[0]~input_o )

	.dataa(\cpu1|ps.T5~q ),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ps~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ps~14 .lut_mask = 16'hA0A0;
defparam \cpu1|ps~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \cpu1|ps.T6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ps~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ps.T6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ps.T6 .is_wysiwyg = "true";
defparam \cpu1|ps.T6 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \cpu1|ps.0000 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BTN[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ps.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ps.0000 .is_wysiwyg = "true";
defparam \cpu1|ps.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneiii_lcell_comb \cpu1|ps~16 (
// Equation(s):
// \cpu1|ps~16_combout  = (\BTN[0]~input_o  & !\cpu1|ps.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|ps.0000~q ),
	.cin(gnd),
	.combout(\cpu1|ps~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ps~16 .lut_mask = 16'h00F0;
defparam \cpu1|ps~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \cpu1|ps.T1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ps~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ps.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ps.T1 .is_wysiwyg = "true";
defparam \cpu1|ps.T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneiii_lcell_comb \cpu1|ps~17 (
// Equation(s):
// \cpu1|ps~17_combout  = (\BTN[0]~input_o  & \cpu1|ps.T1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|ps.T1~q ),
	.cin(gnd),
	.combout(\cpu1|ps~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ps~17 .lut_mask = 16'hF000;
defparam \cpu1|ps~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \cpu1|ps.T2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ps~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ps.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ps.T2 .is_wysiwyg = "true";
defparam \cpu1|ps.T2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneiii_lcell_comb \cpu1|ps~15 (
// Equation(s):
// \cpu1|ps~15_combout  = (\BTN[0]~input_o  & \cpu1|ps.T2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|ps.T2~q ),
	.cin(gnd),
	.combout(\cpu1|ps~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ps~15 .lut_mask = 16'hF000;
defparam \cpu1|ps~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \cpu1|ps.T3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ps~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ps.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ps.T3 .is_wysiwyg = "true";
defparam \cpu1|ps.T3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneiii_lcell_comb \cpu1|ps~13 (
// Equation(s):
// \cpu1|ps~13_combout  = (\BTN[0]~input_o  & ((\cpu1|ps.T6~q ) # (\cpu1|ps.T3~q )))

	.dataa(\cpu1|ps.T6~q ),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu1|ps~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ps~13 .lut_mask = 16'hF0A0;
defparam \cpu1|ps~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \cpu1|ps.T4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ps~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ps.T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ps.T4 .is_wysiwyg = "true";
defparam \cpu1|ps.T4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneiii_lcell_comb \cpu1|load_ir~0 (
// Equation(s):
// \cpu1|load_ir~0_combout  = (\cpu1|ps.T6~q ) # (\cpu1|ps.T3~q )

	.dataa(\cpu1|ps.T6~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ps.T3~q ),
	.cin(gnd),
	.combout(\cpu1|load_ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|load_ir~0 .lut_mask = 16'hFFAA;
defparam \cpu1|load_ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneiii_lcell_comb \cpu1|rom|Equal2~0 (
// Equation(s):
// \cpu1|rom|Equal2~0_combout  = (\cpu1|mar_q [1] & !\cpu1|mar_q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|mar_q [1]),
	.datad(\cpu1|mar_q [0]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal2~0 .lut_mask = 16'h00F0;
defparam \cpu1|rom|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \cpu1|Stack|stack_rtl_0_bypass[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \cpu1|Stack|stk_ptr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|stk_ptr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stk_ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr[0] .is_wysiwyg = "true";
defparam \cpu1|Stack|stk_ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr[0]~_wirecell (
// Equation(s):
// \cpu1|Stack|stk_ptr[0]~_wirecell_combout  = !\cpu1|Stack|stk_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|Stack|stk_ptr [0]),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr[0]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu1|Stack|stk_ptr[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneiii_lcell_comb \cpu1|Stack|Add1~0 (
// Equation(s):
// \cpu1|Stack|Add1~0_combout  = (\cpu1|Stack|stk_ptr [1]) # (\cpu1|Stack|stk_ptr [0])

	.dataa(gnd),
	.datab(\cpu1|Stack|stk_ptr [1]),
	.datac(gnd),
	.datad(\cpu1|Stack|stk_ptr [0]),
	.cin(gnd),
	.combout(\cpu1|Stack|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|Add1~0 .lut_mask = 16'hFFCC;
defparam \cpu1|Stack|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr~3 (
// Equation(s):
// \cpu1|Stack|stk_ptr~3_combout  = (!\cpu1|push~0_combout  & (\cpu1|Stack|stk_ptr [2] $ (((\cpu1|pop~0_combout  & !\cpu1|Stack|Add1~0_combout )))))

	.dataa(\cpu1|pop~0_combout ),
	.datab(\cpu1|push~0_combout ),
	.datac(\cpu1|Stack|stk_ptr [2]),
	.datad(\cpu1|Stack|Add1~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr~3 .lut_mask = 16'h3012;
defparam \cpu1|Stack|stk_ptr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr~4 (
// Equation(s):
// \cpu1|Stack|stk_ptr~4_combout  = ((\cpu1|Stack|stk_ptr~3_combout ) # ((\cpu1|push~0_combout  & \cpu1|Stack|Add0~1_combout ))) # (!\BTN[0]~input_o )

	.dataa(\BTN[0]~input_o ),
	.datab(\cpu1|Stack|stk_ptr~3_combout ),
	.datac(\cpu1|push~0_combout ),
	.datad(\cpu1|Stack|Add0~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr~4 .lut_mask = 16'hFDDD;
defparam \cpu1|Stack|stk_ptr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \cpu1|Stack|stk_ptr[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|stk_ptr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stk_ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr[2] .is_wysiwyg = "true";
defparam \cpu1|Stack|stk_ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneiii_lcell_comb \cpu1|Stack|Add0~1 (
// Equation(s):
// \cpu1|Stack|Add0~1_combout  = \cpu1|Stack|stk_ptr [2] $ (((\cpu1|Stack|stk_ptr [1] & \cpu1|Stack|stk_ptr [0])))

	.dataa(gnd),
	.datab(\cpu1|Stack|stk_ptr [1]),
	.datac(\cpu1|Stack|stk_ptr [2]),
	.datad(\cpu1|Stack|stk_ptr [0]),
	.cin(gnd),
	.combout(\cpu1|Stack|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|Add0~1 .lut_mask = 16'h3CF0;
defparam \cpu1|Stack|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr~5 (
// Equation(s):
// \cpu1|Stack|stk_ptr~5_combout  = \cpu1|Stack|stk_ptr [3] $ (((!\cpu1|Stack|Add1~0_combout  & (!\cpu1|Stack|stk_ptr [2] & \cpu1|pop~0_combout ))))

	.dataa(\cpu1|Stack|Add1~0_combout ),
	.datab(\cpu1|Stack|stk_ptr [2]),
	.datac(\cpu1|pop~0_combout ),
	.datad(\cpu1|Stack|stk_ptr [3]),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr~5 .lut_mask = 16'hEF10;
defparam \cpu1|Stack|stk_ptr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr~6 (
// Equation(s):
// \cpu1|Stack|stk_ptr~6_combout  = ((\cpu1|push~0_combout  & ((\cpu1|Stack|Add0~2_combout ))) # (!\cpu1|push~0_combout  & (\cpu1|Stack|stk_ptr~5_combout ))) # (!\BTN[0]~input_o )

	.dataa(\cpu1|Stack|stk_ptr~5_combout ),
	.datab(\cpu1|push~0_combout ),
	.datac(\cpu1|Stack|Add0~2_combout ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr~6 .lut_mask = 16'hE2FF;
defparam \cpu1|Stack|stk_ptr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \cpu1|Stack|stk_ptr[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|stk_ptr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stk_ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr[3] .is_wysiwyg = "true";
defparam \cpu1|Stack|stk_ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneiii_lcell_comb \cpu1|Stack|Add0~2 (
// Equation(s):
// \cpu1|Stack|Add0~2_combout  = \cpu1|Stack|stk_ptr [3] $ (((\cpu1|Stack|stk_ptr [0] & (\cpu1|Stack|stk_ptr [1] & \cpu1|Stack|stk_ptr [2]))))

	.dataa(\cpu1|Stack|stk_ptr [0]),
	.datab(\cpu1|Stack|stk_ptr [1]),
	.datac(\cpu1|Stack|stk_ptr [2]),
	.datad(\cpu1|Stack|stk_ptr [3]),
	.cin(gnd),
	.combout(\cpu1|Stack|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|Add0~2 .lut_mask = 16'h7F80;
defparam \cpu1|Stack|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiii_lcell_comb \cpu1|Add2~0 (
// Equation(s):
// \cpu1|Add2~0_combout  = \cpu1|pc_out [0] $ (VCC)
// \cpu1|Add2~1  = CARRY(\cpu1|pc_out [0])

	.dataa(gnd),
	.datab(\cpu1|pc_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add2~0_combout ),
	.cout(\cpu1|Add2~1 ));
// synopsys translate_off
defparam \cpu1|Add2~0 .lut_mask = 16'h33CC;
defparam \cpu1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiii_lcell_comb \cpu1|Add2~2 (
// Equation(s):
// \cpu1|Add2~2_combout  = (\cpu1|pc_out [1] & (!\cpu1|Add2~1 )) # (!\cpu1|pc_out [1] & ((\cpu1|Add2~1 ) # (GND)))
// \cpu1|Add2~3  = CARRY((!\cpu1|Add2~1 ) # (!\cpu1|pc_out [1]))

	.dataa(\cpu1|pc_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~1 ),
	.combout(\cpu1|Add2~2_combout ),
	.cout(\cpu1|Add2~3 ));
// synopsys translate_off
defparam \cpu1|Add2~2 .lut_mask = 16'h5A5F;
defparam \cpu1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiii_lcell_comb \cpu1|Add2~4 (
// Equation(s):
// \cpu1|Add2~4_combout  = (\cpu1|pc_out [2] & (\cpu1|Add2~3  $ (GND))) # (!\cpu1|pc_out [2] & (!\cpu1|Add2~3  & VCC))
// \cpu1|Add2~5  = CARRY((\cpu1|pc_out [2] & !\cpu1|Add2~3 ))

	.dataa(\cpu1|pc_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~3 ),
	.combout(\cpu1|Add2~4_combout ),
	.cout(\cpu1|Add2~5 ));
// synopsys translate_off
defparam \cpu1|Add2~4 .lut_mask = 16'hA50A;
defparam \cpu1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \cpu1|Stack|stack_rtl_0_bypass[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneiii_lcell_comb \cpu1|rom|Equal0~2 (
// Equation(s):
// \cpu1|rom|Equal0~2_combout  = (!\cpu1|mar_q [0] & !\cpu1|mar_q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|mar_q [0]),
	.datad(\cpu1|mar_q [1]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal0~2 .lut_mask = 16'h000F;
defparam \cpu1|rom|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiii_lcell_comb \cpu1|mar_q~3 (
// Equation(s):
// \cpu1|mar_q~3_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [2])

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu1|pc_out [2]),
	.cin(gnd),
	.combout(\cpu1|mar_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~3 .lut_mask = 16'hCC00;
defparam \cpu1|mar_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiii_lcell_comb \cpu1|mar_q[8]~1 (
// Equation(s):
// \cpu1|mar_q[8]~1_combout  = (\cpu1|ps.T1~q ) # ((\cpu1|ps.T4~q ) # (!\BTN[0]~input_o ))

	.dataa(gnd),
	.datab(\cpu1|ps.T1~q ),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu1|mar_q[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q[8]~1 .lut_mask = 16'hFFCF;
defparam \cpu1|mar_q[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \cpu1|mar_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[2] .is_wysiwyg = "true";
defparam \cpu1|mar_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N8
cycloneiii_lcell_comb \cpu1|ir_q~60 (
// Equation(s):
// \cpu1|ir_q~60_combout  = (((\cpu1|mar_q [1]) # (!\cpu1|rom|Equal16~0_combout )) # (!\cpu1|mar_q [3])) # (!\cpu1|mar_q [2])

	.dataa(\cpu1|mar_q [2]),
	.datab(\cpu1|mar_q [3]),
	.datac(\cpu1|rom|Equal16~0_combout ),
	.datad(\cpu1|mar_q [1]),
	.cin(gnd),
	.combout(\cpu1|ir_q~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~60 .lut_mask = 16'hFF7F;
defparam \cpu1|ir_q~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneiii_lcell_comb \cpu1|rom|Equal28~0 (
// Equation(s):
// \cpu1|rom|Equal28~0_combout  = (\cpu1|mar_q [2] & (\cpu1|mar_q [3] & \cpu1|rom|Equal16~0_combout ))

	.dataa(\cpu1|mar_q [2]),
	.datab(\cpu1|mar_q [3]),
	.datac(\cpu1|rom|Equal16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|rom|Equal28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal28~0 .lut_mask = 16'h8080;
defparam \cpu1|rom|Equal28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiii_lcell_comb \cpu1|rom|Equal24~1 (
// Equation(s):
// \cpu1|rom|Equal24~1_combout  = (!\cpu1|mar_q [2] & (\cpu1|rom|Equal16~0_combout  & \cpu1|mar_q [3]))

	.dataa(\cpu1|mar_q [2]),
	.datab(\cpu1|rom|Equal16~0_combout ),
	.datac(\cpu1|mar_q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|rom|Equal24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal24~1 .lut_mask = 16'h4040;
defparam \cpu1|rom|Equal24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneiii_lcell_comb \cpu1|ir_q~36 (
// Equation(s):
// \cpu1|ir_q~36_combout  = (\cpu1|rom|Equal28~0_combout  & (!\cpu1|rom|Equal2~0_combout  & ((!\cpu1|rom|Equal24~1_combout ) # (!\cpu1|rom|Equal1~0_combout )))) # (!\cpu1|rom|Equal28~0_combout  & (((!\cpu1|rom|Equal24~1_combout )) # 
// (!\cpu1|rom|Equal1~0_combout )))

	.dataa(\cpu1|rom|Equal28~0_combout ),
	.datab(\cpu1|rom|Equal1~0_combout ),
	.datac(\cpu1|rom|Equal2~0_combout ),
	.datad(\cpu1|rom|Equal24~1_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~36 .lut_mask = 16'h135F;
defparam \cpu1|ir_q~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneiii_lcell_comb \cpu1|ir_q~39 (
// Equation(s):
// \cpu1|ir_q~39_combout  = (((\cpu1|rom|Equal32~1_combout  & \cpu1|rom|Equal0~2_combout )) # (!\cpu1|ir_q~36_combout )) # (!\cpu1|ir_q~60_combout )

	.dataa(\cpu1|rom|Equal32~1_combout ),
	.datab(\cpu1|rom|Equal0~2_combout ),
	.datac(\cpu1|ir_q~60_combout ),
	.datad(\cpu1|ir_q~36_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~39 .lut_mask = 16'h8FFF;
defparam \cpu1|ir_q~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneiii_lcell_comb \cpu1|ir_q~40 (
// Equation(s):
// \cpu1|ir_q~40_combout  = (!\cpu1|reset_ir~6_combout  & ((\cpu1|load_ir~0_combout  & (\cpu1|ir_q~39_combout )) # (!\cpu1|load_ir~0_combout  & ((\cpu1|ir_q [1])))))

	.dataa(\cpu1|load_ir~0_combout ),
	.datab(\cpu1|ir_q~39_combout ),
	.datac(\cpu1|ir_q [1]),
	.datad(\cpu1|reset_ir~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~40 .lut_mask = 16'h00D8;
defparam \cpu1|ir_q~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneiii_lcell_comb \cpu1|ir_q[1]~feeder (
// Equation(s):
// \cpu1|ir_q[1]~feeder_combout  = \cpu1|ir_q~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ir_q~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ir_q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|ir_q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \cpu1|ir_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[1] .is_wysiwyg = "true";
defparam \cpu1|ir_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneiii_lcell_comb \cpu1|Equal34~0 (
// Equation(s):
// \cpu1|Equal34~0_combout  = ((!\cpu1|Equal32~1_combout ) # (!\cpu1|ir_q [1])) # (!\cpu1|ir_q [0])

	.dataa(gnd),
	.datab(\cpu1|ir_q [0]),
	.datac(\cpu1|ir_q [1]),
	.datad(\cpu1|Equal32~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Equal34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal34~0 .lut_mask = 16'h3FFF;
defparam \cpu1|Equal34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneiii_lcell_comb \cpu1|sel_pc.0100~0 (
// Equation(s):
// \cpu1|sel_pc.0100~0_combout  = ((\cpu1|Equal34~0_combout ) # (!\cpu1|Selector27~2_combout )) # (!\cpu1|ps.T5~q )

	.dataa(\cpu1|ps.T5~q ),
	.datab(\cpu1|Selector27~2_combout ),
	.datac(gnd),
	.datad(\cpu1|Equal34~0_combout ),
	.cin(gnd),
	.combout(\cpu1|sel_pc.0100~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|sel_pc.0100~0 .lut_mask = 16'hFF77;
defparam \cpu1|sel_pc.0100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneiii_lcell_comb \cpu1|sel_pc.0011~0 (
// Equation(s):
// \cpu1|sel_pc.0011~0_combout  = (\cpu1|ir_q [13] & \cpu1|ir_q [12])

	.dataa(gnd),
	.datab(\cpu1|ir_q [13]),
	.datac(gnd),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|sel_pc.0011~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|sel_pc.0011~0 .lut_mask = 16'hCC00;
defparam \cpu1|sel_pc.0011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneiii_lcell_comb \cpu1|sel_pc.0011~1 (
// Equation(s):
// \cpu1|sel_pc.0011~1_combout  = (\cpu1|ps.T5~q  & (\cpu1|sel_pc.0011~0_combout  & (!\cpu1|ir_q [11] & \cpu1|ir_q [9])))

	.dataa(\cpu1|ps.T5~q ),
	.datab(\cpu1|sel_pc.0011~0_combout ),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|sel_pc.0011~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|sel_pc.0011~1 .lut_mask = 16'h0800;
defparam \cpu1|sel_pc.0011~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneiii_lcell_comb \cpu1|ir_q~29 (
// Equation(s):
// \cpu1|ir_q~29_combout  = (\cpu1|mar_q [0] & (!\cpu1|rom|Equal28~0_combout  & ((\cpu1|mar_q [1]) # (!\cpu1|rom|Equal32~1_combout )))) # (!\cpu1|mar_q [0] & (((\cpu1|mar_q [1]) # (!\cpu1|rom|Equal28~0_combout ))))

	.dataa(\cpu1|mar_q [0]),
	.datab(\cpu1|rom|Equal32~1_combout ),
	.datac(\cpu1|mar_q [1]),
	.datad(\cpu1|rom|Equal28~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~29 .lut_mask = 16'h50F7;
defparam \cpu1|ir_q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneiii_lcell_comb \cpu1|rom|Equal3~0 (
// Equation(s):
// \cpu1|rom|Equal3~0_combout  = (\cpu1|mar_q [0] & \cpu1|mar_q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|mar_q [0]),
	.datad(\cpu1|mar_q [1]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal3~0 .lut_mask = 16'hF000;
defparam \cpu1|rom|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneiii_lcell_comb \cpu1|rom|WideNor0~20 (
// Equation(s):
// \cpu1|rom|WideNor0~20_combout  = (\cpu1|rom|Equal2~0_combout  & (((!\cpu1|rom|Equal28~0_combout  & !\cpu1|rom|Equal32~1_combout )))) # (!\cpu1|rom|Equal2~0_combout  & (((!\cpu1|rom|Equal32~1_combout )) # (!\cpu1|rom|Equal0~2_combout )))

	.dataa(\cpu1|rom|Equal0~2_combout ),
	.datab(\cpu1|rom|Equal2~0_combout ),
	.datac(\cpu1|rom|Equal28~0_combout ),
	.datad(\cpu1|rom|Equal32~1_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0~20 .lut_mask = 16'h113F;
defparam \cpu1|rom|WideNor0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneiii_lcell_comb \cpu1|rom|WideOr4~0 (
// Equation(s):
// \cpu1|rom|WideOr4~0_combout  = (\cpu1|ir_q~29_combout  & (\cpu1|rom|WideNor0~20_combout  & ((!\cpu1|rom|Equal24~1_combout ) # (!\cpu1|rom|Equal3~0_combout ))))

	.dataa(\cpu1|ir_q~29_combout ),
	.datab(\cpu1|rom|Equal3~0_combout ),
	.datac(\cpu1|rom|Equal24~1_combout ),
	.datad(\cpu1|rom|WideNor0~20_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideOr4~0 .lut_mask = 16'h2A00;
defparam \cpu1|rom|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneiii_lcell_comb \cpu1|ir_q~46 (
// Equation(s):
// \cpu1|ir_q~46_combout  = (\cpu1|load_ir~0_combout  & (((\cpu1|rom|Equal24~1_combout  & \cpu1|rom|Equal2~0_combout )) # (!\cpu1|rom|WideOr4~0_combout )))

	.dataa(\cpu1|rom|WideOr4~0_combout ),
	.datab(\cpu1|load_ir~0_combout ),
	.datac(\cpu1|rom|Equal24~1_combout ),
	.datad(\cpu1|rom|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~46 .lut_mask = 16'hC444;
defparam \cpu1|ir_q~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneiii_lcell_comb \cpu1|ir_q~47 (
// Equation(s):
// \cpu1|ir_q~47_combout  = (!\cpu1|reset_ir~6_combout  & ((\cpu1|ir_q~46_combout ) # ((!\cpu1|load_ir~0_combout  & \cpu1|ir_q [5]))))

	.dataa(\cpu1|load_ir~0_combout ),
	.datab(\cpu1|ir_q~46_combout ),
	.datac(\cpu1|ir_q [5]),
	.datad(\cpu1|reset_ir~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~47 .lut_mask = 16'h00DC;
defparam \cpu1|ir_q~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneiii_lcell_comb \cpu1|ir_q[5]~feeder (
// Equation(s):
// \cpu1|ir_q[5]~feeder_combout  = \cpu1|ir_q~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ir_q~47_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|ir_q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \cpu1|ir_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[5] .is_wysiwyg = "true";
defparam \cpu1|ir_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneiii_lcell_comb \cpu1|sel_pc.0001~0 (
// Equation(s):
// \cpu1|sel_pc.0001~0_combout  = (\cpu1|ps.T5~q  & (\cpu1|ir_q [13] & !\cpu1|ir_q [12]))

	.dataa(\cpu1|ps.T5~q ),
	.datab(gnd),
	.datac(\cpu1|ir_q [13]),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|sel_pc.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|sel_pc.0001~0 .lut_mask = 16'h00A0;
defparam \cpu1|sel_pc.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneiii_lcell_comb \cpu1|mar_q~9 (
// Equation(s):
// \cpu1|mar_q~9_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [5])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|pc_out [5]),
	.cin(gnd),
	.combout(\cpu1|mar_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~9 .lut_mask = 16'hAA00;
defparam \cpu1|mar_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \cpu1|mar_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[5] .is_wysiwyg = "true";
defparam \cpu1|mar_q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \cpu1|Stack|stack_rtl_0_bypass[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y18_N0
cycloneiii_ram_block \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu1|Stack|stack~4_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu1|pc_out [10],\cpu1|pc_out [9],\cpu1|pc_out [8],\cpu1|pc_out [7],\cpu1|pc_out [6],\cpu1|pc_out [5],\cpu1|pc_out [4],\cpu1|pc_out [3],\cpu1|pc_out [2],\cpu1|pc_out [1],\cpu1|pc_out [0]}),
	.portaaddr({\cpu1|Stack|Add0~2_combout ,\cpu1|Stack|Add0~1_combout ,\cpu1|Stack|Add0~0_combout ,\cpu1|Stack|stk_ptr[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu1|Stack|stk_ptr~6_combout ,\cpu1|Stack|stk_ptr~4_combout ,\cpu1|Stack|stk_ptr~2_combout ,\cpu1|Stack|stk_ptr~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu1|stack:Stack|altsyncram:stack_rtl_0|altsyncram_9bc1:auto_generated|ALTSYNCRAM";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 11;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 11;
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneiii_lcell_comb \cpu1|pc_out~27 (
// Equation(s):
// \cpu1|pc_out~27_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a9 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [18]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [18]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~27 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiii_lcell_comb \cpu1|Add2~16 (
// Equation(s):
// \cpu1|Add2~16_combout  = (\cpu1|pc_out [8] & (\cpu1|Add2~15  $ (GND))) # (!\cpu1|pc_out [8] & (!\cpu1|Add2~15  & VCC))
// \cpu1|Add2~17  = CARRY((\cpu1|pc_out [8] & !\cpu1|Add2~15 ))

	.dataa(gnd),
	.datab(\cpu1|pc_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~15 ),
	.combout(\cpu1|Add2~16_combout ),
	.cout(\cpu1|Add2~17 ));
// synopsys translate_off
defparam \cpu1|Add2~16 .lut_mask = 16'hC30C;
defparam \cpu1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiii_lcell_comb \cpu1|Add2~18 (
// Equation(s):
// \cpu1|Add2~18_combout  = (\cpu1|pc_out [9] & (!\cpu1|Add2~17 )) # (!\cpu1|pc_out [9] & ((\cpu1|Add2~17 ) # (GND)))
// \cpu1|Add2~19  = CARRY((!\cpu1|Add2~17 ) # (!\cpu1|pc_out [9]))

	.dataa(gnd),
	.datab(\cpu1|pc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~17 ),
	.combout(\cpu1|Add2~18_combout ),
	.cout(\cpu1|Add2~19 ));
// synopsys translate_off
defparam \cpu1|Add2~18 .lut_mask = 16'h3C3F;
defparam \cpu1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneiii_lcell_comb \cpu1|ir_q~49 (
// Equation(s):
// \cpu1|ir_q~49_combout  = (!\cpu1|rom|WideOr4~0_combout  & !\cpu1|reset_ir~6_combout )

	.dataa(\cpu1|rom|WideOr4~0_combout ),
	.datab(gnd),
	.datac(\cpu1|reset_ir~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ir_q~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~49 .lut_mask = 16'h0505;
defparam \cpu1|ir_q~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \cpu1|ir_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[8] .is_wysiwyg = "true";
defparam \cpu1|ir_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneiii_lcell_comb \cpu1|Selector20~8 (
// Equation(s):
// \cpu1|Selector20~8_combout  = (!\cpu1|ir_q [11] & (!\cpu1|ir_q [13] & (!\cpu1|ps.T6~q  & !\cpu1|ir_q [12])))

	.dataa(\cpu1|ir_q [11]),
	.datab(\cpu1|ir_q [13]),
	.datac(\cpu1|ps.T6~q ),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|Selector20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~8 .lut_mask = 16'h0001;
defparam \cpu1|Selector20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneiii_lcell_comb \cpu1|Selector20~9 (
// Equation(s):
// \cpu1|Selector20~9_combout  = (\cpu1|ir_q [9] & (!\cpu1|ir_q [8] & \cpu1|Selector20~8_combout ))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ir_q [8]),
	.datac(gnd),
	.datad(\cpu1|Selector20~8_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~9 .lut_mask = 16'h2200;
defparam \cpu1|Selector20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneiii_lcell_comb \cpu1|Equal7~1 (
// Equation(s):
// \cpu1|Equal7~1_combout  = (\cpu1|ir_q [8] & !\cpu1|ir_q [3])

	.dataa(gnd),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal7~1 .lut_mask = 16'h0C0C;
defparam \cpu1|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneiii_lcell_comb \cpu1|ir_q~56 (
// Equation(s):
// \cpu1|ir_q~56_combout  = (\cpu1|ir_q~29_combout  & (((!\cpu1|mar_q [1]) # (!\cpu1|rom|Equal24~1_combout )) # (!\cpu1|mar_q [0])))

	.dataa(\cpu1|mar_q [0]),
	.datab(\cpu1|rom|Equal24~1_combout ),
	.datac(\cpu1|mar_q [1]),
	.datad(\cpu1|ir_q~29_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~56 .lut_mask = 16'h7F00;
defparam \cpu1|ir_q~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneiii_lcell_comb \cpu1|ir_q~30 (
// Equation(s):
// \cpu1|ir_q~30_combout  = (\cpu1|ir_q~56_combout  & (\cpu1|rom|WideOr10~3_combout  & ((!\cpu1|rom|Equal24~1_combout ) # (!\cpu1|rom|Equal2~0_combout ))))

	.dataa(\cpu1|rom|Equal2~0_combout ),
	.datab(\cpu1|rom|Equal24~1_combout ),
	.datac(\cpu1|ir_q~56_combout ),
	.datad(\cpu1|rom|WideOr10~3_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~30 .lut_mask = 16'h7000;
defparam \cpu1|ir_q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneiii_lcell_comb \cpu1|ir_q~50 (
// Equation(s):
// \cpu1|ir_q~50_combout  = (!\cpu1|reset_ir~6_combout  & ((!\cpu1|ir_q~30_combout ) # (!\cpu1|rom|WideNor0~20_combout )))

	.dataa(\cpu1|rom|WideNor0~20_combout ),
	.datab(\cpu1|ir_q~30_combout ),
	.datac(\cpu1|reset_ir~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ir_q~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~50 .lut_mask = 16'h0707;
defparam \cpu1|ir_q~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \cpu1|ir_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[7] .is_wysiwyg = "true";
defparam \cpu1|ir_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneiii_lcell_comb \cpu1|ir_q~48 (
// Equation(s):
// \cpu1|ir_q~48_combout  = (!\cpu1|reset_ir~6_combout  & ((\cpu1|load_ir~0_combout  & (!\cpu1|rom|WideNor0~20_combout )) # (!\cpu1|load_ir~0_combout  & ((\cpu1|ir_q [6])))))

	.dataa(\cpu1|load_ir~0_combout ),
	.datab(\cpu1|rom|WideNor0~20_combout ),
	.datac(\cpu1|ir_q [6]),
	.datad(\cpu1|reset_ir~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~48 .lut_mask = 16'h0072;
defparam \cpu1|ir_q~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneiii_lcell_comb \cpu1|ir_q[6]~feeder (
// Equation(s):
// \cpu1|ir_q[6]~feeder_combout  = \cpu1|ir_q~48_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ir_q~48_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q[6]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|ir_q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \cpu1|ir_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[6] .is_wysiwyg = "true";
defparam \cpu1|ir_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiii_lcell_comb \cpu1|Equal7~0 (
// Equation(s):
// \cpu1|Equal7~0_combout  = (!\cpu1|ir_q [7] & (!\cpu1|ir_q [4] & (!\cpu1|ir_q [5] & !\cpu1|ir_q [6])))

	.dataa(\cpu1|ir_q [7]),
	.datab(\cpu1|ir_q [4]),
	.datac(\cpu1|ir_q [5]),
	.datad(\cpu1|ir_q [6]),
	.cin(gnd),
	.combout(\cpu1|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal7~0 .lut_mask = 16'h0001;
defparam \cpu1|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneiii_lcell_comb \cpu1|Equal7~2 (
// Equation(s):
// \cpu1|Equal7~2_combout  = (!\cpu1|ir_q [2] & (\cpu1|Equal7~1_combout  & (\cpu1|Equal16~0_combout  & \cpu1|Equal7~0_combout )))

	.dataa(\cpu1|ir_q [2]),
	.datab(\cpu1|Equal7~1_combout ),
	.datac(\cpu1|Equal16~0_combout ),
	.datad(\cpu1|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Equal7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal7~2 .lut_mask = 16'h4000;
defparam \cpu1|Equal7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneiii_lcell_comb \cpu1|Selector20~4 (
// Equation(s):
// \cpu1|Selector20~4_combout  = ((\cpu1|ir_q [8] & ((\cpu1|ir_q [9]) # (!\cpu1|ir_q [11]))) # (!\cpu1|ir_q [8] & (!\cpu1|ir_q [11] & \cpu1|ir_q [9]))) # (!\cpu1|ir_q [12])

	.dataa(\cpu1|ir_q [12]),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~4 .lut_mask = 16'hDF5D;
defparam \cpu1|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneiii_lcell_comb \cpu1|Selector20~2 (
// Equation(s):
// \cpu1|Selector20~2_combout  = (\cpu1|ir_q [11] & (((!\cpu1|ir_q [9]) # (!\cpu1|ir_q [8])))) # (!\cpu1|ir_q [11] & ((\cpu1|ir_q [9]) # ((\cpu1|ir_q [7] & \cpu1|ir_q [8]))))

	.dataa(\cpu1|ir_q [7]),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~2 .lut_mask = 16'h3FF8;
defparam \cpu1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneiii_lcell_comb \cpu1|Selector20~3 (
// Equation(s):
// \cpu1|Selector20~3_combout  = (\cpu1|ir_q [12] & (((\cpu1|ir_q [11] & !\cpu1|ir_q [13])))) # (!\cpu1|ir_q [12] & (!\cpu1|Selector20~2_combout ))

	.dataa(\cpu1|ir_q [12]),
	.datab(\cpu1|Selector20~2_combout ),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [13]),
	.cin(gnd),
	.combout(\cpu1|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~3 .lut_mask = 16'h11B1;
defparam \cpu1|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneiii_lcell_comb \cpu1|Selector20~5 (
// Equation(s):
// \cpu1|Selector20~5_combout  = (!\cpu1|ps.T6~q  & ((\cpu1|Selector20~3_combout ) # ((\cpu1|ir_q [13] & \cpu1|Selector20~4_combout ))))

	.dataa(\cpu1|ps.T6~q ),
	.datab(\cpu1|ir_q [13]),
	.datac(\cpu1|Selector20~4_combout ),
	.datad(\cpu1|Selector20~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~5 .lut_mask = 16'h5540;
defparam \cpu1|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneiii_lcell_comb \cpu1|Selector19~0 (
// Equation(s):
// \cpu1|Selector19~0_combout  = (!\cpu1|Equal7~2_combout  & (\cpu1|mux1_out[3]~15_combout  & \cpu1|Selector20~5_combout ))

	.dataa(gnd),
	.datab(\cpu1|Equal7~2_combout ),
	.datac(\cpu1|mux1_out[3]~15_combout ),
	.datad(\cpu1|Selector20~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~0 .lut_mask = 16'h3000;
defparam \cpu1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneiii_lcell_comb \cpu1|Equal19~0 (
// Equation(s):
// \cpu1|Equal19~0_combout  = (\cpu1|ir_q [11] & (!\cpu1|ir_q [13] & !\cpu1|ir_q [12]))

	.dataa(gnd),
	.datab(\cpu1|ir_q [11]),
	.datac(\cpu1|ir_q [13]),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal19~0 .lut_mask = 16'h000C;
defparam \cpu1|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneiii_lcell_comb \cpu1|reset_ir~0 (
// Equation(s):
// \cpu1|reset_ir~0_combout  = (\cpu1|ps.T6~q  & (\cpu1|ir_q [9] & (\cpu1|Equal19~0_combout  & \cpu1|ir_q [8])))

	.dataa(\cpu1|ps.T6~q ),
	.datab(\cpu1|ir_q [9]),
	.datac(\cpu1|Equal19~0_combout ),
	.datad(\cpu1|ir_q [8]),
	.cin(gnd),
	.combout(\cpu1|reset_ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|reset_ir~0 .lut_mask = 16'h8000;
defparam \cpu1|reset_ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneiii_lcell_comb \cpu1|Selector46~2 (
// Equation(s):
// \cpu1|Selector46~2_combout  = (!\cpu1|ir_q [13] & \cpu1|ps.T4~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ir_q [13]),
	.datad(\cpu1|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu1|Selector46~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector46~2 .lut_mask = 16'h0F00;
defparam \cpu1|Selector46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneiii_lcell_comb \cpu1|Selector45~0 (
// Equation(s):
// \cpu1|Selector45~0_combout  = (!\cpu1|ir_q [2] & (!\cpu1|ir_q [3] & (\cpu1|ir_q [8] & \cpu1|Equal7~0_combout )))

	.dataa(\cpu1|ir_q [2]),
	.datab(\cpu1|ir_q [3]),
	.datac(\cpu1|ir_q [8]),
	.datad(\cpu1|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector45~0 .lut_mask = 16'h1000;
defparam \cpu1|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneiii_lcell_comb \cpu1|Selector45~1 (
// Equation(s):
// \cpu1|Selector45~1_combout  = (\cpu1|ir_q [11] & ((!\cpu1|ir_q [9]) # (!\cpu1|ir_q [8]))) # (!\cpu1|ir_q [11] & ((\cpu1|ir_q [9])))

	.dataa(gnd),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector45~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector45~1 .lut_mask = 16'h3FF0;
defparam \cpu1|Selector45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneiii_lcell_comb \cpu1|Selector45~2 (
// Equation(s):
// \cpu1|Selector45~2_combout  = (\cpu1|ir_q [12] & (((!\cpu1|ir_q [11])))) # (!\cpu1|ir_q [12] & ((\cpu1|Selector45~1_combout ) # ((\cpu1|Selector45~0_combout  & !\cpu1|ir_q [11]))))

	.dataa(\cpu1|Selector45~0_combout ),
	.datab(\cpu1|ir_q [12]),
	.datac(\cpu1|Selector45~1_combout ),
	.datad(\cpu1|ir_q [11]),
	.cin(gnd),
	.combout(\cpu1|Selector45~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector45~2 .lut_mask = 16'h30FE;
defparam \cpu1|Selector45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneiii_lcell_comb \cpu1|Selector45~3 (
// Equation(s):
// \cpu1|Selector45~3_combout  = (\cpu1|reset_ir~0_combout  & ((\cpu1|Selector27~1_combout ) # ((\cpu1|Selector46~2_combout  & \cpu1|Selector45~2_combout )))) # (!\cpu1|reset_ir~0_combout  & (\cpu1|Selector46~2_combout  & ((\cpu1|Selector45~2_combout ))))

	.dataa(\cpu1|reset_ir~0_combout ),
	.datab(\cpu1|Selector46~2_combout ),
	.datac(\cpu1|Selector27~1_combout ),
	.datad(\cpu1|Selector45~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector45~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector45~3 .lut_mask = 16'hECA0;
defparam \cpu1|Selector45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneiii_lcell_comb \cpu1|sel_RAM_mux.0001~0 (
// Equation(s):
// \cpu1|sel_RAM_mux.0001~0_combout  = (!\cpu1|ir_q [11] & (\cpu1|ir_q [12] & (!\cpu1|ir_q [13] & \cpu1|ps.T4~q )))

	.dataa(\cpu1|ir_q [11]),
	.datab(\cpu1|ir_q [12]),
	.datac(\cpu1|ir_q [13]),
	.datad(\cpu1|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu1|sel_RAM_mux.0001~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|sel_RAM_mux.0001~0 .lut_mask = 16'h0400;
defparam \cpu1|sel_RAM_mux.0001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneiii_lcell_comb \cpu1|mux1_out[7]~12 (
// Equation(s):
// \cpu1|mux1_out[7]~12_combout  = (((!\cpu1|sel_RAM_mux.0001~0_combout ) # (!\cpu1|ir_q [7])) # (!\cpu1|ir_q [8])) # (!\cpu1|ir_q [9])

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [7]),
	.datad(\cpu1|sel_RAM_mux.0001~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[7]~12 .lut_mask = 16'h7FFF;
defparam \cpu1|mux1_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneiii_lcell_comb \cpu1|databus[7]~6 (
// Equation(s):
// \cpu1|databus[7]~6_combout  = (\cpu1|sel_bus~0_combout  & ((\cpu1|w_q [7]))) # (!\cpu1|sel_bus~0_combout  & (\cpu1|Selector19~6_combout ))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu1|Selector19~6_combout ),
	.datad(\cpu1|w_q [7]),
	.cin(gnd),
	.combout(\cpu1|databus[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[7]~6 .lut_mask = 16'hFA50;
defparam \cpu1|databus[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \cpu1|ram|ram_rtl_0_bypass[22] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|databus[7]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneiii_lcell_comb \cpu1|Selector46~3 (
// Equation(s):
// \cpu1|Selector46~3_combout  = (\cpu1|reset_ir~0_combout  & \cpu1|Selector27~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|reset_ir~0_combout ),
	.datad(\cpu1|Selector27~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector46~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector46~3 .lut_mask = 16'hF000;
defparam \cpu1|Selector46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneiii_lcell_comb \cpu1|Equal36~0 (
// Equation(s):
// \cpu1|Equal36~0_combout  = (!\cpu1|ir_q [6] & (\cpu1|ir_q [3] & (!\cpu1|ir_q [5] & !\cpu1|ir_q [4])))

	.dataa(\cpu1|ir_q [6]),
	.datab(\cpu1|ir_q [3]),
	.datac(\cpu1|ir_q [5]),
	.datad(\cpu1|ir_q [4]),
	.cin(gnd),
	.combout(\cpu1|Equal36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal36~0 .lut_mask = 16'h0004;
defparam \cpu1|Equal36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneiii_lcell_comb \cpu1|Equal36~1 (
// Equation(s):
// \cpu1|Equal36~1_combout  = (\cpu1|ir_q [0] & (\cpu1|Equal36~0_combout  & (!\cpu1|ir_q [1] & \cpu1|ir_q [2])))

	.dataa(\cpu1|ir_q [0]),
	.datab(\cpu1|Equal36~0_combout ),
	.datac(\cpu1|ir_q [1]),
	.datad(\cpu1|ir_q [2]),
	.cin(gnd),
	.combout(\cpu1|Equal36~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal36~1 .lut_mask = 16'h0800;
defparam \cpu1|Equal36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneiii_lcell_comb \cpu1|Selector46~7 (
// Equation(s):
// \cpu1|Selector46~7_combout  = (\cpu1|ir_q [11] & (((\cpu1|ir_q [8])))) # (!\cpu1|ir_q [11] & (\cpu1|Equal36~1_combout  & (!\cpu1|ir_q [8] & !\cpu1|ir_q [9])))

	.dataa(\cpu1|Equal36~1_combout ),
	.datab(\cpu1|ir_q [11]),
	.datac(\cpu1|ir_q [8]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector46~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector46~7 .lut_mask = 16'hC0C2;
defparam \cpu1|Selector46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneiii_lcell_comb \cpu1|Selector46~4 (
// Equation(s):
// \cpu1|Selector46~4_combout  = (\cpu1|ir_q [12]) # ((\cpu1|ir_q [8] & \cpu1|ir_q [9]))

	.dataa(gnd),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [9]),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|Selector46~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector46~4 .lut_mask = 16'hFFC0;
defparam \cpu1|Selector46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneiii_lcell_comb \cpu1|Selector46~5 (
// Equation(s):
// \cpu1|Selector46~5_combout  = (\cpu1|Selector46~4_combout  & ((\cpu1|ir_q [11] $ (!\cpu1|ir_q [7])))) # (!\cpu1|Selector46~4_combout  & (\cpu1|Selector46~7_combout  & (\cpu1|ir_q [11] $ (\cpu1|ir_q [7]))))

	.dataa(\cpu1|Selector46~7_combout ),
	.datab(\cpu1|Selector46~4_combout ),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [7]),
	.cin(gnd),
	.combout(\cpu1|Selector46~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector46~5 .lut_mask = 16'hC22C;
defparam \cpu1|Selector46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneiii_lcell_comb \cpu1|Selector46~6 (
// Equation(s):
// \cpu1|Selector46~6_combout  = (\cpu1|ir_q [7] & ((\cpu1|Selector46~3_combout ) # ((\cpu1|Selector46~2_combout  & !\cpu1|Selector46~5_combout )))) # (!\cpu1|ir_q [7] & (\cpu1|Selector46~2_combout  & ((\cpu1|Selector46~5_combout ))))

	.dataa(\cpu1|Selector46~2_combout ),
	.datab(\cpu1|ir_q [7]),
	.datac(\cpu1|Selector46~3_combout ),
	.datad(\cpu1|Selector46~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector46~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector46~6 .lut_mask = 16'hE2C8;
defparam \cpu1|Selector46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneiii_lcell_comb \cpu1|ram|ram_rtl_0_bypass[0]~feeder (
// Equation(s):
// \cpu1|ram|ram_rtl_0_bypass[0]~feeder_combout  = \cpu1|Selector46~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|Selector46~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ram|ram_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|ram|ram_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \cpu1|ram|ram_rtl_0_bypass[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ram|ram_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \cpu1|ram|ram_rtl_0_bypass[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \cpu1|ram|ram_rtl_0_bypass[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneiii_lcell_comb \cpu1|ram|ram~3 (
// Equation(s):
// \cpu1|ram|ram~3_combout  = (\cpu1|ram|ram_rtl_0_bypass [0] & (\cpu1|ram|ram_rtl_0_bypass [14] $ (!\cpu1|ram|ram_rtl_0_bypass [13])))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\cpu1|ram|ram_rtl_0_bypass [14]),
	.datad(\cpu1|ram|ram_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\cpu1|ram|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~3 .lut_mask = 16'hA00A;
defparam \cpu1|ram|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneiii_lcell_comb \cpu1|ram|ram_rtl_0_bypass[9]~feeder (
// Equation(s):
// \cpu1|ram|ram_rtl_0_bypass[9]~feeder_combout  = \cpu1|ir_q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ir_q [4]),
	.cin(gnd),
	.combout(\cpu1|ram|ram_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|ram|ram_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \cpu1|ram|ram_rtl_0_bypass[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ram|ram_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneiii_lcell_comb \cpu1|ram|ram_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cpu1|ram|ram_rtl_0_bypass[12]~feeder_combout  = \cpu1|ir_q~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ir_q~47_combout ),
	.cin(gnd),
	.combout(\cpu1|ram|ram_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|ram|ram_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \cpu1|ram|ram_rtl_0_bypass[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ram|ram_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \cpu1|ram|ram_rtl_0_bypass[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \cpu1|ram|ram_rtl_0_bypass[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneiii_lcell_comb \cpu1|ram|ram~2 (
// Equation(s):
// \cpu1|ram|ram~2_combout  = (\cpu1|ram|ram_rtl_0_bypass [9] & (\cpu1|ram|ram_rtl_0_bypass [10] & (\cpu1|ram|ram_rtl_0_bypass [12] $ (!\cpu1|ram|ram_rtl_0_bypass [11])))) # (!\cpu1|ram|ram_rtl_0_bypass [9] & (!\cpu1|ram|ram_rtl_0_bypass [10] & 
// (\cpu1|ram|ram_rtl_0_bypass [12] $ (!\cpu1|ram|ram_rtl_0_bypass [11]))))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [9]),
	.datab(\cpu1|ram|ram_rtl_0_bypass [12]),
	.datac(\cpu1|ram|ram_rtl_0_bypass [10]),
	.datad(\cpu1|ram|ram_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\cpu1|ram|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~2 .lut_mask = 16'h8421;
defparam \cpu1|ram|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \cpu1|ram|ram_rtl_0_bypass[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \cpu1|ram|ram_rtl_0_bypass[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \cpu1|ram|ram_rtl_0_bypass[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneiii_lcell_comb \cpu1|ram|ram_rtl_0_bypass[6]~feeder (
// Equation(s):
// \cpu1|ram|ram_rtl_0_bypass[6]~feeder_combout  = \cpu1|ir_q~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|ir_q~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ram|ram_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[6]~feeder .lut_mask = 16'hF0F0;
defparam \cpu1|ram|ram_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \cpu1|ram|ram_rtl_0_bypass[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ram|ram_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneiii_lcell_comb \cpu1|ram|ram~1 (
// Equation(s):
// \cpu1|ram|ram~1_combout  = (\cpu1|ram|ram_rtl_0_bypass [7] & (\cpu1|ram|ram_rtl_0_bypass [8] & (\cpu1|ram|ram_rtl_0_bypass [5] $ (!\cpu1|ram|ram_rtl_0_bypass [6])))) # (!\cpu1|ram|ram_rtl_0_bypass [7] & (!\cpu1|ram|ram_rtl_0_bypass [8] & 
// (\cpu1|ram|ram_rtl_0_bypass [5] $ (!\cpu1|ram|ram_rtl_0_bypass [6]))))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [7]),
	.datab(\cpu1|ram|ram_rtl_0_bypass [5]),
	.datac(\cpu1|ram|ram_rtl_0_bypass [8]),
	.datad(\cpu1|ram|ram_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\cpu1|ram|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~1 .lut_mask = 16'h8421;
defparam \cpu1|ram|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \cpu1|ram|ram_rtl_0_bypass[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \cpu1|ram|ram_rtl_0_bypass[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \cpu1|ram|ram_rtl_0_bypass[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \cpu1|ram|ram_rtl_0_bypass[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneiii_lcell_comb \cpu1|ram|ram~0 (
// Equation(s):
// \cpu1|ram|ram~0_combout  = (\cpu1|ram|ram_rtl_0_bypass [2] & (\cpu1|ram|ram_rtl_0_bypass [1] & (\cpu1|ram|ram_rtl_0_bypass [4] $ (!\cpu1|ram|ram_rtl_0_bypass [3])))) # (!\cpu1|ram|ram_rtl_0_bypass [2] & (!\cpu1|ram|ram_rtl_0_bypass [1] & 
// (\cpu1|ram|ram_rtl_0_bypass [4] $ (!\cpu1|ram|ram_rtl_0_bypass [3]))))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [2]),
	.datab(\cpu1|ram|ram_rtl_0_bypass [1]),
	.datac(\cpu1|ram|ram_rtl_0_bypass [4]),
	.datad(\cpu1|ram|ram_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\cpu1|ram|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~0 .lut_mask = 16'h9009;
defparam \cpu1|ram|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneiii_lcell_comb \cpu1|ram|ram~4 (
// Equation(s):
// \cpu1|ram|ram~4_combout  = (\cpu1|ram|ram~3_combout  & (\cpu1|ram|ram~2_combout  & (\cpu1|ram|ram~1_combout  & \cpu1|ram|ram~0_combout )))

	.dataa(\cpu1|ram|ram~3_combout ),
	.datab(\cpu1|ram|ram~2_combout ),
	.datac(\cpu1|ram|ram~1_combout ),
	.datad(\cpu1|ram|ram~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ram|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~4 .lut_mask = 16'h8000;
defparam \cpu1|ram|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneiii_lcell_comb \cpu1|mux1_out[0]~2 (
// Equation(s):
// \cpu1|mux1_out[0]~2_combout  = (\cpu1|ir_q [7]) # ((\cpu1|ir_q [8]) # ((\cpu1|ir_q [9]) # (!\cpu1|sel_RAM_mux.0001~0_combout )))

	.dataa(\cpu1|ir_q [7]),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|sel_RAM_mux.0001~0_combout ),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|mux1_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[0]~2 .lut_mask = 16'hFFEF;
defparam \cpu1|mux1_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \cpu1|ram|ram_rtl_0_bypass[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|databus[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiii_lcell_comb \cpu1|mux1_out[1]~6 (
// Equation(s):
// \cpu1|mux1_out[1]~6_combout  = (\cpu1|ir_q [8]) # ((\cpu1|ir_q [9]) # ((!\cpu1|sel_RAM_mux.0001~0_combout ) # (!\cpu1|ir_q [7])))

	.dataa(\cpu1|ir_q [8]),
	.datab(\cpu1|ir_q [9]),
	.datac(\cpu1|ir_q [7]),
	.datad(\cpu1|sel_RAM_mux.0001~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[1]~6 .lut_mask = 16'hEFFF;
defparam \cpu1|mux1_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneiii_lcell_comb \cpu1|ram|ram_rtl_0_bypass[16]~feeder (
// Equation(s):
// \cpu1|ram|ram_rtl_0_bypass[16]~feeder_combout  = \cpu1|databus[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|databus[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu1|ram|ram_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[16]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|ram|ram_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \cpu1|ram|ram_rtl_0_bypass[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ram|ram_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneiii_lcell_comb \cpu1|Selector20~17 (
// Equation(s):
// \cpu1|Selector20~17_combout  = (!\cpu1|ir_q [8] & \cpu1|ir_q [9])

	.dataa(gnd),
	.datab(\cpu1|ir_q [8]),
	.datac(gnd),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector20~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~17 .lut_mask = 16'h3300;
defparam \cpu1|Selector20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneiii_lcell_comb \cpu1|Selector20~18 (
// Equation(s):
// \cpu1|Selector20~18_combout  = (\cpu1|Selector20~17_combout  & (\cpu1|sel_pc.0011~0_combout  & (!\cpu1|ps.T6~q  & \cpu1|ir_q [11])))

	.dataa(\cpu1|Selector20~17_combout ),
	.datab(\cpu1|sel_pc.0011~0_combout ),
	.datac(\cpu1|ps.T6~q ),
	.datad(\cpu1|ir_q [11]),
	.cin(gnd),
	.combout(\cpu1|Selector20~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~18 .lut_mask = 16'h0800;
defparam \cpu1|Selector20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneiii_lcell_comb \cpu1|mux1_out[2]~10 (
// Equation(s):
// \cpu1|mux1_out[2]~10_combout  = (\cpu1|ir_q [9]) # (((\cpu1|ir_q [7]) # (!\cpu1|sel_RAM_mux.0001~0_combout )) # (!\cpu1|ir_q [8]))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [7]),
	.datad(\cpu1|sel_RAM_mux.0001~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[2]~10 .lut_mask = 16'hFBFF;
defparam \cpu1|mux1_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \cpu1|ram|ram_rtl_0_bypass[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|databus[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneiii_lcell_comb \cpu1|Selector20~28 (
// Equation(s):
// \cpu1|Selector20~28_combout  = (!\cpu1|ir_q [9] & (!\cpu1|ps.T6~q  & (\cpu1|ir_q [8] & \cpu1|Equal19~0_combout )))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ps.T6~q ),
	.datac(\cpu1|ir_q [8]),
	.datad(\cpu1|Equal19~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~28 .lut_mask = 16'h1000;
defparam \cpu1|Selector20~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneiii_lcell_comb \cpu1|Selector20~10 (
// Equation(s):
// \cpu1|Selector20~10_combout  = (!\cpu1|ir_q [8] & !\cpu1|ir_q [9])

	.dataa(gnd),
	.datab(\cpu1|ir_q [8]),
	.datac(gnd),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector20~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~10 .lut_mask = 16'h0033;
defparam \cpu1|Selector20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneiii_lcell_comb \cpu1|Selector20~11 (
// Equation(s):
// \cpu1|Selector20~11_combout  = (\cpu1|ir_q [11] & (\cpu1|Selector20~10_combout  & (!\cpu1|ps.T6~q  & \cpu1|sel_pc.0011~0_combout )))

	.dataa(\cpu1|ir_q [11]),
	.datab(\cpu1|Selector20~10_combout ),
	.datac(\cpu1|ps.T6~q ),
	.datad(\cpu1|sel_pc.0011~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~11 .lut_mask = 16'h0800;
defparam \cpu1|Selector20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneiii_lcell_comb \cpu1|Selector20~15 (
// Equation(s):
// \cpu1|Selector20~15_combout  = (\cpu1|ir_q [12] & (((!\cpu1|ir_q [9] & !\cpu1|ir_q [8])) # (!\cpu1|ir_q [13])))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ir_q [13]),
	.datac(\cpu1|ir_q [8]),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|Selector20~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~15 .lut_mask = 16'h3700;
defparam \cpu1|Selector20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneiii_lcell_comb \cpu1|Selector20~16 (
// Equation(s):
// \cpu1|Selector20~16_combout  = (\cpu1|ir_q [11] & (((\cpu1|Equal19~0_combout  & \cpu1|Selector20~10_combout )))) # (!\cpu1|ir_q [11] & ((\cpu1|Selector20~15_combout ) # ((\cpu1|Equal19~0_combout  & \cpu1|Selector20~10_combout ))))

	.dataa(\cpu1|ir_q [11]),
	.datab(\cpu1|Selector20~15_combout ),
	.datac(\cpu1|Equal19~0_combout ),
	.datad(\cpu1|Selector20~10_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~16 .lut_mask = 16'hF444;
defparam \cpu1|Selector20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneiii_lcell_comb \cpu1|Selector26~4 (
// Equation(s):
// \cpu1|Selector26~4_combout  = (!\cpu1|Selector20~11_combout  & ((\cpu1|ps.T6~q ) # (!\cpu1|Selector20~16_combout )))

	.dataa(gnd),
	.datab(\cpu1|Selector20~11_combout ),
	.datac(\cpu1|ps.T6~q ),
	.datad(\cpu1|Selector20~16_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~4 .lut_mask = 16'h3033;
defparam \cpu1|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cycloneiii_lcell_comb \cpu1|Selector20~13 (
// Equation(s):
// \cpu1|Selector20~13_combout  = (\cpu1|ir_q [8] & !\cpu1|ir_q [9])

	.dataa(gnd),
	.datab(\cpu1|ir_q [8]),
	.datac(gnd),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector20~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~13 .lut_mask = 16'h00CC;
defparam \cpu1|Selector20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneiii_lcell_comb \cpu1|Selector20~14 (
// Equation(s):
// \cpu1|Selector20~14_combout  = (!\cpu1|ps.T6~q  & (\cpu1|sel_pc.0011~0_combout  & (\cpu1|Selector20~13_combout  & \cpu1|ir_q [11])))

	.dataa(\cpu1|ps.T6~q ),
	.datab(\cpu1|sel_pc.0011~0_combout ),
	.datac(\cpu1|Selector20~13_combout ),
	.datad(\cpu1|ir_q [11]),
	.cin(gnd),
	.combout(\cpu1|Selector20~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~14 .lut_mask = 16'h4000;
defparam \cpu1|Selector20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cycloneiii_lcell_comb \cpu1|Selector23~4 (
// Equation(s):
// \cpu1|Selector23~4_combout  = (\cpu1|mux1_out[3]~15_combout  & (((\cpu1|w_q [3] & \cpu1|Selector20~14_combout )) # (!\cpu1|Selector26~4_combout )))

	.dataa(\cpu1|w_q [3]),
	.datab(\cpu1|Selector26~4_combout ),
	.datac(\cpu1|mux1_out[3]~15_combout ),
	.datad(\cpu1|Selector20~14_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~4 .lut_mask = 16'hB030;
defparam \cpu1|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneiii_lcell_comb \cpu1|Selector20~12 (
// Equation(s):
// \cpu1|Selector20~12_combout  = (\cpu1|ir_q [9] & ((\cpu1|Equal19~0_combout  & ((!\cpu1|ir_q [8]))) # (!\cpu1|Equal19~0_combout  & (\cpu1|ps.T6~q )))) # (!\cpu1|ir_q [9] & (\cpu1|ps.T6~q ))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ps.T6~q ),
	.datac(\cpu1|ir_q [8]),
	.datad(\cpu1|Equal19~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~12 .lut_mask = 16'h4ECC;
defparam \cpu1|Selector20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneiii_lcell_comb \cpu1|Add7~0 (
// Equation(s):
// \cpu1|Add7~0_combout  = \cpu1|mux1_out[0]~3_combout  $ (VCC)
// \cpu1|Add7~1  = CARRY(\cpu1|mux1_out[0]~3_combout )

	.dataa(\cpu1|mux1_out[0]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add7~0_combout ),
	.cout(\cpu1|Add7~1 ));
// synopsys translate_off
defparam \cpu1|Add7~0 .lut_mask = 16'h55AA;
defparam \cpu1|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneiii_lcell_comb \cpu1|Add7~2 (
// Equation(s):
// \cpu1|Add7~2_combout  = (\cpu1|mux1_out[1]~7_combout  & (!\cpu1|Add7~1 )) # (!\cpu1|mux1_out[1]~7_combout  & ((\cpu1|Add7~1 ) # (GND)))
// \cpu1|Add7~3  = CARRY((!\cpu1|Add7~1 ) # (!\cpu1|mux1_out[1]~7_combout ))

	.dataa(\cpu1|mux1_out[1]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add7~1 ),
	.combout(\cpu1|Add7~2_combout ),
	.cout(\cpu1|Add7~3 ));
// synopsys translate_off
defparam \cpu1|Add7~2 .lut_mask = 16'h5A5F;
defparam \cpu1|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneiii_lcell_comb \cpu1|Add7~4 (
// Equation(s):
// \cpu1|Add7~4_combout  = (\cpu1|mux1_out[2]~11_combout  & (\cpu1|Add7~3  $ (GND))) # (!\cpu1|mux1_out[2]~11_combout  & (!\cpu1|Add7~3  & VCC))
// \cpu1|Add7~5  = CARRY((\cpu1|mux1_out[2]~11_combout  & !\cpu1|Add7~3 ))

	.dataa(\cpu1|mux1_out[2]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add7~3 ),
	.combout(\cpu1|Add7~4_combout ),
	.cout(\cpu1|Add7~5 ));
// synopsys translate_off
defparam \cpu1|Add7~4 .lut_mask = 16'hA50A;
defparam \cpu1|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneiii_lcell_comb \cpu1|Add7~6 (
// Equation(s):
// \cpu1|Add7~6_combout  = (\cpu1|mux1_out[3]~15_combout  & (!\cpu1|Add7~5 )) # (!\cpu1|mux1_out[3]~15_combout  & ((\cpu1|Add7~5 ) # (GND)))
// \cpu1|Add7~7  = CARRY((!\cpu1|Add7~5 ) # (!\cpu1|mux1_out[3]~15_combout ))

	.dataa(gnd),
	.datab(\cpu1|mux1_out[3]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add7~5 ),
	.combout(\cpu1|Add7~6_combout ),
	.cout(\cpu1|Add7~7 ));
// synopsys translate_off
defparam \cpu1|Add7~6 .lut_mask = 16'h3C3F;
defparam \cpu1|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneiii_lcell_comb \cpu1|Selector23~0 (
// Equation(s):
// \cpu1|Selector23~0_combout  = (!\cpu1|Equal7~2_combout  & (\cpu1|Selector20~5_combout  & \cpu1|mux1_out[7]~13_combout ))

	.dataa(gnd),
	.datab(\cpu1|Equal7~2_combout ),
	.datac(\cpu1|Selector20~5_combout ),
	.datad(\cpu1|mux1_out[7]~13_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~0 .lut_mask = 16'h3000;
defparam \cpu1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneiii_lcell_comb \cpu1|Selector20~6 (
// Equation(s):
// \cpu1|Selector20~6_combout  = (\cpu1|ir_q [13]) # ((\cpu1|ir_q [12]) # (\cpu1|ir_q [11] $ (\cpu1|ps.T6~q )))

	.dataa(\cpu1|ir_q [13]),
	.datab(\cpu1|ir_q [12]),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ps.T6~q ),
	.cin(gnd),
	.combout(\cpu1|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~6 .lut_mask = 16'hEFFE;
defparam \cpu1|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneiii_lcell_comb \cpu1|Selector20~7 (
// Equation(s):
// \cpu1|Selector20~7_combout  = (\cpu1|ir_q [9] & (\cpu1|ir_q [8] & !\cpu1|Selector20~6_combout ))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|Selector20~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|Selector20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~7 .lut_mask = 16'h0808;
defparam \cpu1|Selector20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneiii_lcell_comb \cpu1|Add8~0 (
// Equation(s):
// \cpu1|Add8~0_combout  = \cpu1|mux1_out[0]~3_combout  $ (VCC)
// \cpu1|Add8~1  = CARRY(\cpu1|mux1_out[0]~3_combout )

	.dataa(\cpu1|mux1_out[0]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add8~0_combout ),
	.cout(\cpu1|Add8~1 ));
// synopsys translate_off
defparam \cpu1|Add8~0 .lut_mask = 16'h55AA;
defparam \cpu1|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneiii_lcell_comb \cpu1|Add8~2 (
// Equation(s):
// \cpu1|Add8~2_combout  = (\cpu1|mux1_out[1]~7_combout  & (\cpu1|Add8~1  & VCC)) # (!\cpu1|mux1_out[1]~7_combout  & (!\cpu1|Add8~1 ))
// \cpu1|Add8~3  = CARRY((!\cpu1|mux1_out[1]~7_combout  & !\cpu1|Add8~1 ))

	.dataa(\cpu1|mux1_out[1]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add8~1 ),
	.combout(\cpu1|Add8~2_combout ),
	.cout(\cpu1|Add8~3 ));
// synopsys translate_off
defparam \cpu1|Add8~2 .lut_mask = 16'hA505;
defparam \cpu1|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneiii_lcell_comb \cpu1|Add8~4 (
// Equation(s):
// \cpu1|Add8~4_combout  = (\cpu1|mux1_out[2]~11_combout  & ((GND) # (!\cpu1|Add8~3 ))) # (!\cpu1|mux1_out[2]~11_combout  & (\cpu1|Add8~3  $ (GND)))
// \cpu1|Add8~5  = CARRY((\cpu1|mux1_out[2]~11_combout ) # (!\cpu1|Add8~3 ))

	.dataa(gnd),
	.datab(\cpu1|mux1_out[2]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add8~3 ),
	.combout(\cpu1|Add8~4_combout ),
	.cout(\cpu1|Add8~5 ));
// synopsys translate_off
defparam \cpu1|Add8~4 .lut_mask = 16'h3CCF;
defparam \cpu1|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneiii_lcell_comb \cpu1|Add8~6 (
// Equation(s):
// \cpu1|Add8~6_combout  = (\cpu1|mux1_out[3]~15_combout  & (\cpu1|Add8~5  & VCC)) # (!\cpu1|mux1_out[3]~15_combout  & (!\cpu1|Add8~5 ))
// \cpu1|Add8~7  = CARRY((!\cpu1|mux1_out[3]~15_combout  & !\cpu1|Add8~5 ))

	.dataa(gnd),
	.datab(\cpu1|mux1_out[3]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add8~5 ),
	.combout(\cpu1|Add8~6_combout ),
	.cout(\cpu1|Add8~7 ));
// synopsys translate_off
defparam \cpu1|Add8~6 .lut_mask = 16'hC303;
defparam \cpu1|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneiii_lcell_comb \cpu1|Selector44~0 (
// Equation(s):
// \cpu1|Selector44~0_combout  = (\cpu1|ps.T4~q  & ((\cpu1|ir_q [8] & (\cpu1|ir_q [11] & !\cpu1|ir_q [9])) # (!\cpu1|ir_q [8] & ((\cpu1|ir_q [11]) # (!\cpu1|ir_q [9])))))

	.dataa(\cpu1|ps.T4~q ),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector44~0 .lut_mask = 16'h20A2;
defparam \cpu1|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneiii_lcell_comb \cpu1|Selector44~1 (
// Equation(s):
// \cpu1|Selector44~1_combout  = (\cpu1|ir_q [8] & (\cpu1|Equal7~2_combout  & (!\cpu1|ir_q [11] & !\cpu1|ir_q [9]))) # (!\cpu1|ir_q [8] & (((\cpu1|ir_q [11]) # (\cpu1|ir_q [9]))))

	.dataa(\cpu1|Equal7~2_combout ),
	.datab(\cpu1|ir_q [8]),
	.datac(\cpu1|ir_q [11]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector44~1 .lut_mask = 16'h3338;
defparam \cpu1|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneiii_lcell_comb \cpu1|Selector44~2 (
// Equation(s):
// \cpu1|Selector44~2_combout  = (\cpu1|Selector46~3_combout ) # ((!\cpu1|ir_q [12] & (\cpu1|Selector46~2_combout  & \cpu1|Selector44~1_combout )))

	.dataa(\cpu1|ir_q [12]),
	.datab(\cpu1|Selector46~2_combout ),
	.datac(\cpu1|Selector44~1_combout ),
	.datad(\cpu1|Selector46~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector44~2 .lut_mask = 16'hFF40;
defparam \cpu1|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneiii_lcell_comb \cpu1|Selector44~3 (
// Equation(s):
// \cpu1|Selector44~3_combout  = (\cpu1|ir_q [7] & (\cpu1|Selector44~0_combout  & (\cpu1|sel_pc.0011~0_combout ))) # (!\cpu1|ir_q [7] & ((\cpu1|Selector44~2_combout ) # ((\cpu1|Selector44~0_combout  & \cpu1|sel_pc.0011~0_combout ))))

	.dataa(\cpu1|ir_q [7]),
	.datab(\cpu1|Selector44~0_combout ),
	.datac(\cpu1|sel_pc.0011~0_combout ),
	.datad(\cpu1|Selector44~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector44~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector44~3 .lut_mask = 16'hD5C0;
defparam \cpu1|Selector44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \cpu1|w_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Selector26~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[0] .is_wysiwyg = "true";
defparam \cpu1|w_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneiii_lcell_comb \cpu1|Add6~0 (
// Equation(s):
// \cpu1|Add6~0_combout  = (\cpu1|mux1_out[0]~3_combout  & ((GND) # (!\cpu1|w_q [0]))) # (!\cpu1|mux1_out[0]~3_combout  & (\cpu1|w_q [0] $ (GND)))
// \cpu1|Add6~1  = CARRY((\cpu1|mux1_out[0]~3_combout ) # (!\cpu1|w_q [0]))

	.dataa(\cpu1|mux1_out[0]~3_combout ),
	.datab(\cpu1|w_q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add6~0_combout ),
	.cout(\cpu1|Add6~1 ));
// synopsys translate_off
defparam \cpu1|Add6~0 .lut_mask = 16'h66BB;
defparam \cpu1|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneiii_lcell_comb \cpu1|Add6~2 (
// Equation(s):
// \cpu1|Add6~2_combout  = (\cpu1|mux1_out[1]~7_combout  & ((\cpu1|w_q [1] & (!\cpu1|Add6~1 )) # (!\cpu1|w_q [1] & (\cpu1|Add6~1  & VCC)))) # (!\cpu1|mux1_out[1]~7_combout  & ((\cpu1|w_q [1] & ((\cpu1|Add6~1 ) # (GND))) # (!\cpu1|w_q [1] & (!\cpu1|Add6~1 
// ))))
// \cpu1|Add6~3  = CARRY((\cpu1|mux1_out[1]~7_combout  & (\cpu1|w_q [1] & !\cpu1|Add6~1 )) # (!\cpu1|mux1_out[1]~7_combout  & ((\cpu1|w_q [1]) # (!\cpu1|Add6~1 ))))

	.dataa(\cpu1|mux1_out[1]~7_combout ),
	.datab(\cpu1|w_q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add6~1 ),
	.combout(\cpu1|Add6~2_combout ),
	.cout(\cpu1|Add6~3 ));
// synopsys translate_off
defparam \cpu1|Add6~2 .lut_mask = 16'h694D;
defparam \cpu1|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneiii_lcell_comb \cpu1|Add6~4 (
// Equation(s):
// \cpu1|Add6~4_combout  = ((\cpu1|mux1_out[2]~11_combout  $ (\cpu1|w_q [2] $ (\cpu1|Add6~3 )))) # (GND)
// \cpu1|Add6~5  = CARRY((\cpu1|mux1_out[2]~11_combout  & ((!\cpu1|Add6~3 ) # (!\cpu1|w_q [2]))) # (!\cpu1|mux1_out[2]~11_combout  & (!\cpu1|w_q [2] & !\cpu1|Add6~3 )))

	.dataa(\cpu1|mux1_out[2]~11_combout ),
	.datab(\cpu1|w_q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add6~3 ),
	.combout(\cpu1|Add6~4_combout ),
	.cout(\cpu1|Add6~5 ));
// synopsys translate_off
defparam \cpu1|Add6~4 .lut_mask = 16'h962B;
defparam \cpu1|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneiii_lcell_comb \cpu1|Add6~6 (
// Equation(s):
// \cpu1|Add6~6_combout  = (\cpu1|w_q [3] & ((\cpu1|mux1_out[3]~15_combout  & (!\cpu1|Add6~5 )) # (!\cpu1|mux1_out[3]~15_combout  & ((\cpu1|Add6~5 ) # (GND))))) # (!\cpu1|w_q [3] & ((\cpu1|mux1_out[3]~15_combout  & (\cpu1|Add6~5  & VCC)) # 
// (!\cpu1|mux1_out[3]~15_combout  & (!\cpu1|Add6~5 ))))
// \cpu1|Add6~7  = CARRY((\cpu1|w_q [3] & ((!\cpu1|Add6~5 ) # (!\cpu1|mux1_out[3]~15_combout ))) # (!\cpu1|w_q [3] & (!\cpu1|mux1_out[3]~15_combout  & !\cpu1|Add6~5 )))

	.dataa(\cpu1|w_q [3]),
	.datab(\cpu1|mux1_out[3]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add6~5 ),
	.combout(\cpu1|Add6~6_combout ),
	.cout(\cpu1|Add6~7 ));
// synopsys translate_off
defparam \cpu1|Add6~6 .lut_mask = 16'h692B;
defparam \cpu1|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneiii_lcell_comb \cpu1|Selector23~1 (
// Equation(s):
// \cpu1|Selector23~1_combout  = (\cpu1|Selector20~7_combout  & ((\cpu1|Add8~6_combout ) # ((\cpu1|Selector20~9_combout  & \cpu1|Add6~6_combout )))) # (!\cpu1|Selector20~7_combout  & (\cpu1|Selector20~9_combout  & ((\cpu1|Add6~6_combout ))))

	.dataa(\cpu1|Selector20~7_combout ),
	.datab(\cpu1|Selector20~9_combout ),
	.datac(\cpu1|Add8~6_combout ),
	.datad(\cpu1|Add6~6_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~1 .lut_mask = 16'hECA0;
defparam \cpu1|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneiii_lcell_comb \cpu1|Selector23~2 (
// Equation(s):
// \cpu1|Selector23~2_combout  = (\cpu1|Selector23~1_combout ) # ((\cpu1|Selector20~11_combout  & \cpu1|w_q [3]))

	.dataa(gnd),
	.datab(\cpu1|Selector20~11_combout ),
	.datac(\cpu1|w_q [3]),
	.datad(\cpu1|Selector23~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~2 .lut_mask = 16'hFFC0;
defparam \cpu1|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneiii_lcell_comb \cpu1|Selector23~3 (
// Equation(s):
// \cpu1|Selector23~3_combout  = (\cpu1|Selector23~0_combout ) # ((\cpu1|Selector23~2_combout ) # ((\cpu1|Selector20~12_combout  & \cpu1|Add7~6_combout )))

	.dataa(\cpu1|Selector20~12_combout ),
	.datab(\cpu1|Add7~6_combout ),
	.datac(\cpu1|Selector23~0_combout ),
	.datad(\cpu1|Selector23~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~3 .lut_mask = 16'hFFF8;
defparam \cpu1|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneiii_lcell_comb \cpu1|Selector23~5 (
// Equation(s):
// \cpu1|Selector23~5_combout  = (\cpu1|Selector23~4_combout ) # ((\cpu1|Selector23~3_combout ) # ((\cpu1|Selector20~28_combout  & !\cpu1|mux1_out[3]~15_combout )))

	.dataa(\cpu1|Selector20~28_combout ),
	.datab(\cpu1|mux1_out[3]~15_combout ),
	.datac(\cpu1|Selector23~4_combout ),
	.datad(\cpu1|Selector23~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~5 .lut_mask = 16'hFFF2;
defparam \cpu1|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneiii_lcell_comb \cpu1|databus[3]~7 (
// Equation(s):
// \cpu1|databus[3]~7_combout  = (\cpu1|sel_bus~0_combout  & (((\cpu1|w_q [3])))) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector23~7_combout ) # ((\cpu1|Selector23~5_combout ))))

	.dataa(\cpu1|Selector23~7_combout ),
	.datab(\cpu1|sel_bus~0_combout ),
	.datac(\cpu1|w_q [3]),
	.datad(\cpu1|Selector23~5_combout ),
	.cin(gnd),
	.combout(\cpu1|databus[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[3]~7 .lut_mask = 16'hF3E2;
defparam \cpu1|databus[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneiii_lcell_comb \cpu1|mux1_out[4]~0 (
// Equation(s):
// \cpu1|mux1_out[4]~0_combout  = (\cpu1|ir_q [8]) # ((\cpu1|ir_q [7]) # ((!\cpu1|sel_RAM_mux.0001~0_combout ) # (!\cpu1|ir_q [9])))

	.dataa(\cpu1|ir_q [8]),
	.datab(\cpu1|ir_q [7]),
	.datac(\cpu1|ir_q [9]),
	.datad(\cpu1|sel_RAM_mux.0001~0_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[4]~0 .lut_mask = 16'hEFFF;
defparam \cpu1|mux1_out[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \cpu1|ram|ram_rtl_0_bypass[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|databus[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \cpu1|ram|ram_rtl_0_bypass[20] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|databus[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cycloneiii_lcell_comb \cpu1|mux1_out[6]~8 (
// Equation(s):
// \cpu1|mux1_out[6]~8_combout  = (((\cpu1|ir_q [7]) # (!\cpu1|ir_q [9])) # (!\cpu1|sel_RAM_mux.0001~0_combout )) # (!\cpu1|ir_q [8])

	.dataa(\cpu1|ir_q [8]),
	.datab(\cpu1|sel_RAM_mux.0001~0_combout ),
	.datac(\cpu1|ir_q [9]),
	.datad(\cpu1|ir_q [7]),
	.cin(gnd),
	.combout(\cpu1|mux1_out[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[6]~8 .lut_mask = 16'hFF7F;
defparam \cpu1|mux1_out[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X25_Y16_N0
cycloneiii_ram_block \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu1|Selector46~6_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~inputclkctrl_outclk ),
	.clk1(\CLK~inputclkctrl_outclk ),
	.ena0(\cpu1|Selector46~6_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu1|databus[7]~6_combout ,\cpu1|databus[6]~4_combout ,\cpu1|databus[5]~2_combout ,\cpu1|databus[4]~0_combout ,\cpu1|databus[3]~7_combout ,\cpu1|databus[2]~5_combout ,
\cpu1|databus[1]~3_combout ,\cpu1|databus[0]~1_combout }),
	.portaaddr({\cpu1|ir_q [6],\cpu1|ir_q [5],\cpu1|ir_q [4],\cpu1|ir_q [3],\cpu1|ir_q [2],\cpu1|ir_q [1],\cpu1|ir_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu1|ir_q~48_combout ,\cpu1|ir_q~47_combout ,\cpu1|ir_q~45_combout ,\cpu1|ir_q~43_combout ,\cpu1|ir_q~41_combout ,\cpu1|ir_q~40_combout ,\cpu1|ir_q~38_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu1|single_port_ram_128x8:ram|altsyncram:ram_rtl_0|altsyncram_3cc1:auto_generated|ALTSYNCRAM";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneiii_lcell_comb \cpu1|ram|ram_rtl_0_bypass[21]~feeder (
// Equation(s):
// \cpu1|ram|ram_rtl_0_bypass[21]~feeder_combout  = \cpu1|databus[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|databus[6]~4_combout ),
	.cin(gnd),
	.combout(\cpu1|ram|ram_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|ram|ram_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N5
dffeas \cpu1|ram|ram_rtl_0_bypass[21] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ram|ram_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cycloneiii_lcell_comb \cpu1|ram|ram~9 (
// Equation(s):
// \cpu1|ram|ram~9_combout  = (\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0_bypass [21]))) # (!\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a6 ))

	.dataa(\cpu1|ram|ram~4_combout ),
	.datab(gnd),
	.datac(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\cpu1|ram|ram_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\cpu1|ram|ram~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~9 .lut_mask = 16'hFA50;
defparam \cpu1|ram|ram~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneiii_lcell_comb \cpu1|mux1_out[6]~9 (
// Equation(s):
// \cpu1|mux1_out[6]~9_combout  = (\cpu1|Selector45~3_combout  & (((\cpu1|mux1_out[6]~8_combout  & \cpu1|ram|ram~9_combout )))) # (!\cpu1|Selector45~3_combout  & (\cpu1|ir_q [6]))

	.dataa(\cpu1|ir_q [6]),
	.datab(\cpu1|mux1_out[6]~8_combout ),
	.datac(\cpu1|Selector45~3_combout ),
	.datad(\cpu1|ram|ram~9_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[6]~9 .lut_mask = 16'hCA0A;
defparam \cpu1|mux1_out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneiii_lcell_comb \cpu1|Add8~8 (
// Equation(s):
// \cpu1|Add8~8_combout  = (\cpu1|mux1_out[4]~1_combout  & ((GND) # (!\cpu1|Add8~7 ))) # (!\cpu1|mux1_out[4]~1_combout  & (\cpu1|Add8~7  $ (GND)))
// \cpu1|Add8~9  = CARRY((\cpu1|mux1_out[4]~1_combout ) # (!\cpu1|Add8~7 ))

	.dataa(\cpu1|mux1_out[4]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add8~7 ),
	.combout(\cpu1|Add8~8_combout ),
	.cout(\cpu1|Add8~9 ));
// synopsys translate_off
defparam \cpu1|Add8~8 .lut_mask = 16'h5AAF;
defparam \cpu1|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneiii_lcell_comb \cpu1|Add8~10 (
// Equation(s):
// \cpu1|Add8~10_combout  = (\cpu1|mux1_out[5]~5_combout  & (\cpu1|Add8~9  & VCC)) # (!\cpu1|mux1_out[5]~5_combout  & (!\cpu1|Add8~9 ))
// \cpu1|Add8~11  = CARRY((!\cpu1|mux1_out[5]~5_combout  & !\cpu1|Add8~9 ))

	.dataa(gnd),
	.datab(\cpu1|mux1_out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add8~9 ),
	.combout(\cpu1|Add8~10_combout ),
	.cout(\cpu1|Add8~11 ));
// synopsys translate_off
defparam \cpu1|Add8~10 .lut_mask = 16'hC303;
defparam \cpu1|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneiii_lcell_comb \cpu1|Add8~12 (
// Equation(s):
// \cpu1|Add8~12_combout  = (\cpu1|mux1_out[6]~9_combout  & ((GND) # (!\cpu1|Add8~11 ))) # (!\cpu1|mux1_out[6]~9_combout  & (\cpu1|Add8~11  $ (GND)))
// \cpu1|Add8~13  = CARRY((\cpu1|mux1_out[6]~9_combout ) # (!\cpu1|Add8~11 ))

	.dataa(\cpu1|mux1_out[6]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add8~11 ),
	.combout(\cpu1|Add8~12_combout ),
	.cout(\cpu1|Add8~13 ));
// synopsys translate_off
defparam \cpu1|Add8~12 .lut_mask = 16'h5AAF;
defparam \cpu1|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneiii_lcell_comb \cpu1|Add7~8 (
// Equation(s):
// \cpu1|Add7~8_combout  = (\cpu1|mux1_out[4]~1_combout  & (\cpu1|Add7~7  $ (GND))) # (!\cpu1|mux1_out[4]~1_combout  & (!\cpu1|Add7~7  & VCC))
// \cpu1|Add7~9  = CARRY((\cpu1|mux1_out[4]~1_combout  & !\cpu1|Add7~7 ))

	.dataa(\cpu1|mux1_out[4]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add7~7 ),
	.combout(\cpu1|Add7~8_combout ),
	.cout(\cpu1|Add7~9 ));
// synopsys translate_off
defparam \cpu1|Add7~8 .lut_mask = 16'hA50A;
defparam \cpu1|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneiii_lcell_comb \cpu1|Add7~10 (
// Equation(s):
// \cpu1|Add7~10_combout  = (\cpu1|mux1_out[5]~5_combout  & (!\cpu1|Add7~9 )) # (!\cpu1|mux1_out[5]~5_combout  & ((\cpu1|Add7~9 ) # (GND)))
// \cpu1|Add7~11  = CARRY((!\cpu1|Add7~9 ) # (!\cpu1|mux1_out[5]~5_combout ))

	.dataa(\cpu1|mux1_out[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add7~9 ),
	.combout(\cpu1|Add7~10_combout ),
	.cout(\cpu1|Add7~11 ));
// synopsys translate_off
defparam \cpu1|Add7~10 .lut_mask = 16'h5A5F;
defparam \cpu1|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneiii_lcell_comb \cpu1|Add7~12 (
// Equation(s):
// \cpu1|Add7~12_combout  = (\cpu1|mux1_out[6]~9_combout  & (\cpu1|Add7~11  $ (GND))) # (!\cpu1|mux1_out[6]~9_combout  & (!\cpu1|Add7~11  & VCC))
// \cpu1|Add7~13  = CARRY((\cpu1|mux1_out[6]~9_combout  & !\cpu1|Add7~11 ))

	.dataa(\cpu1|mux1_out[6]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add7~11 ),
	.combout(\cpu1|Add7~12_combout ),
	.cout(\cpu1|Add7~13 ));
// synopsys translate_off
defparam \cpu1|Add7~12 .lut_mask = 16'hA50A;
defparam \cpu1|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneiii_lcell_comb \cpu1|Selector20~25 (
// Equation(s):
// \cpu1|Selector20~25_combout  = (\cpu1|Selector20~12_combout  & \cpu1|Add7~12_combout )

	.dataa(gnd),
	.datab(\cpu1|Selector20~12_combout ),
	.datac(gnd),
	.datad(\cpu1|Add7~12_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~25 .lut_mask = 16'hCC00;
defparam \cpu1|Selector20~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneiii_lcell_comb \cpu1|Selector20~21 (
// Equation(s):
// \cpu1|Selector20~21_combout  = (\cpu1|mux1_out[6]~9_combout  & (((\cpu1|w_q [6] & \cpu1|Selector20~14_combout )) # (!\cpu1|Selector26~4_combout )))

	.dataa(\cpu1|w_q [6]),
	.datab(\cpu1|Selector26~4_combout ),
	.datac(\cpu1|mux1_out[6]~9_combout ),
	.datad(\cpu1|Selector20~14_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~21 .lut_mask = 16'hB030;
defparam \cpu1|Selector20~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneiii_lcell_comb \cpu1|Selector20~22 (
// Equation(s):
// \cpu1|Selector20~22_combout  = (\cpu1|Selector20~5_combout  & (!\cpu1|Equal7~2_combout  & \cpu1|mux1_out[2]~11_combout ))

	.dataa(\cpu1|Selector20~5_combout ),
	.datab(\cpu1|Equal7~2_combout ),
	.datac(\cpu1|mux1_out[2]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|Selector20~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~22 .lut_mask = 16'h2020;
defparam \cpu1|Selector20~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneiii_lcell_comb \cpu1|Selector20~23 (
// Equation(s):
// \cpu1|Selector20~23_combout  = (\cpu1|Selector20~21_combout ) # ((\cpu1|Selector20~22_combout ) # ((!\cpu1|mux1_out[6]~9_combout  & \cpu1|Selector20~28_combout )))

	.dataa(\cpu1|mux1_out[6]~9_combout ),
	.datab(\cpu1|Selector20~28_combout ),
	.datac(\cpu1|Selector20~21_combout ),
	.datad(\cpu1|Selector20~22_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~23 .lut_mask = 16'hFFF4;
defparam \cpu1|Selector20~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneiii_lcell_comb \cpu1|Selector20~19 (
// Equation(s):
// \cpu1|Selector20~19_combout  = (\cpu1|Selector20~18_combout ) # ((\cpu1|mux1_out[2]~11_combout  & (\cpu1|Selector20~5_combout  & !\cpu1|Equal7~2_combout )))

	.dataa(\cpu1|Selector20~18_combout ),
	.datab(\cpu1|mux1_out[2]~11_combout ),
	.datac(\cpu1|Selector20~5_combout ),
	.datad(\cpu1|Equal7~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~19 .lut_mask = 16'hAAEA;
defparam \cpu1|Selector20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneiii_lcell_comb \cpu1|Selector20~20 (
// Equation(s):
// \cpu1|Selector20~20_combout  = (\cpu1|w_q [6] & ((\cpu1|Selector20~11_combout ) # ((!\cpu1|mux1_out[6]~9_combout  & \cpu1|Selector20~19_combout )))) # (!\cpu1|w_q [6] & (((\cpu1|mux1_out[6]~9_combout  & \cpu1|Selector20~19_combout ))))

	.dataa(\cpu1|w_q [6]),
	.datab(\cpu1|Selector20~11_combout ),
	.datac(\cpu1|mux1_out[6]~9_combout ),
	.datad(\cpu1|Selector20~19_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~20 .lut_mask = 16'hDA88;
defparam \cpu1|Selector20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneiii_lcell_comb \cpu1|Add6~8 (
// Equation(s):
// \cpu1|Add6~8_combout  = ((\cpu1|mux1_out[4]~1_combout  $ (\cpu1|w_q [4] $ (\cpu1|Add6~7 )))) # (GND)
// \cpu1|Add6~9  = CARRY((\cpu1|mux1_out[4]~1_combout  & ((!\cpu1|Add6~7 ) # (!\cpu1|w_q [4]))) # (!\cpu1|mux1_out[4]~1_combout  & (!\cpu1|w_q [4] & !\cpu1|Add6~7 )))

	.dataa(\cpu1|mux1_out[4]~1_combout ),
	.datab(\cpu1|w_q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add6~7 ),
	.combout(\cpu1|Add6~8_combout ),
	.cout(\cpu1|Add6~9 ));
// synopsys translate_off
defparam \cpu1|Add6~8 .lut_mask = 16'h962B;
defparam \cpu1|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneiii_lcell_comb \cpu1|Add6~10 (
// Equation(s):
// \cpu1|Add6~10_combout  = (\cpu1|mux1_out[5]~5_combout  & ((\cpu1|w_q [5] & (!\cpu1|Add6~9 )) # (!\cpu1|w_q [5] & (\cpu1|Add6~9  & VCC)))) # (!\cpu1|mux1_out[5]~5_combout  & ((\cpu1|w_q [5] & ((\cpu1|Add6~9 ) # (GND))) # (!\cpu1|w_q [5] & (!\cpu1|Add6~9 
// ))))
// \cpu1|Add6~11  = CARRY((\cpu1|mux1_out[5]~5_combout  & (\cpu1|w_q [5] & !\cpu1|Add6~9 )) # (!\cpu1|mux1_out[5]~5_combout  & ((\cpu1|w_q [5]) # (!\cpu1|Add6~9 ))))

	.dataa(\cpu1|mux1_out[5]~5_combout ),
	.datab(\cpu1|w_q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add6~9 ),
	.combout(\cpu1|Add6~10_combout ),
	.cout(\cpu1|Add6~11 ));
// synopsys translate_off
defparam \cpu1|Add6~10 .lut_mask = 16'h694D;
defparam \cpu1|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneiii_lcell_comb \cpu1|Add6~12 (
// Equation(s):
// \cpu1|Add6~12_combout  = ((\cpu1|mux1_out[6]~9_combout  $ (\cpu1|w_q [6] $ (\cpu1|Add6~11 )))) # (GND)
// \cpu1|Add6~13  = CARRY((\cpu1|mux1_out[6]~9_combout  & ((!\cpu1|Add6~11 ) # (!\cpu1|w_q [6]))) # (!\cpu1|mux1_out[6]~9_combout  & (!\cpu1|w_q [6] & !\cpu1|Add6~11 )))

	.dataa(\cpu1|mux1_out[6]~9_combout ),
	.datab(\cpu1|w_q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add6~11 ),
	.combout(\cpu1|Add6~12_combout ),
	.cout(\cpu1|Add6~13 ));
// synopsys translate_off
defparam \cpu1|Add6~12 .lut_mask = 16'h962B;
defparam \cpu1|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cycloneiii_lcell_comb \cpu1|Selector20~24 (
// Equation(s):
// \cpu1|Selector20~24_combout  = (\cpu1|Selector20~23_combout ) # ((\cpu1|Selector20~20_combout ) # ((\cpu1|Selector20~9_combout  & \cpu1|Add6~12_combout )))

	.dataa(\cpu1|Selector20~23_combout ),
	.datab(\cpu1|Selector20~9_combout ),
	.datac(\cpu1|Selector20~20_combout ),
	.datad(\cpu1|Add6~12_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~24 .lut_mask = 16'hFEFA;
defparam \cpu1|Selector20~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneiii_lcell_comb \cpu1|Selector20~26 (
// Equation(s):
// \cpu1|Selector20~26_combout  = (\cpu1|Selector20~25_combout ) # ((\cpu1|Selector20~24_combout ) # ((\cpu1|Selector20~7_combout  & \cpu1|Add8~12_combout )))

	.dataa(\cpu1|Selector20~7_combout ),
	.datab(\cpu1|Add8~12_combout ),
	.datac(\cpu1|Selector20~25_combout ),
	.datad(\cpu1|Selector20~24_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector20~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~26 .lut_mask = 16'hFFF8;
defparam \cpu1|Selector20~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \cpu1|w_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|Selector20~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[6] .is_wysiwyg = "true";
defparam \cpu1|w_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cycloneiii_lcell_comb \cpu1|databus[6]~4 (
// Equation(s):
// \cpu1|databus[6]~4_combout  = (\cpu1|sel_bus~0_combout  & (\cpu1|w_q [6])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector20~26_combout )))

	.dataa(gnd),
	.datab(\cpu1|sel_bus~0_combout ),
	.datac(\cpu1|w_q [6]),
	.datad(\cpu1|Selector20~26_combout ),
	.cin(gnd),
	.combout(\cpu1|databus[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[6]~4 .lut_mask = 16'hF3C0;
defparam \cpu1|databus[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneiii_lcell_comb \cpu1|ram|ram~7 (
// Equation(s):
// \cpu1|ram|ram~7_combout  = (\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0_bypass [20])) # (!\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [20]),
	.datab(gnd),
	.datac(\cpu1|ram|ram~4_combout ),
	.datad(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\cpu1|ram|ram~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~7 .lut_mask = 16'hAFA0;
defparam \cpu1|ram|ram~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneiii_lcell_comb \cpu1|mux1_out[5]~4 (
// Equation(s):
// \cpu1|mux1_out[5]~4_combout  = (((\cpu1|ir_q [8]) # (!\cpu1|ir_q [7])) # (!\cpu1|ir_q [9])) # (!\cpu1|sel_RAM_mux.0001~0_combout )

	.dataa(\cpu1|sel_RAM_mux.0001~0_combout ),
	.datab(\cpu1|ir_q [9]),
	.datac(\cpu1|ir_q [8]),
	.datad(\cpu1|ir_q [7]),
	.cin(gnd),
	.combout(\cpu1|mux1_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[5]~4 .lut_mask = 16'hF7FF;
defparam \cpu1|mux1_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneiii_lcell_comb \cpu1|mux1_out[5]~5 (
// Equation(s):
// \cpu1|mux1_out[5]~5_combout  = (\cpu1|Selector45~3_combout  & (((\cpu1|ram|ram~7_combout  & \cpu1|mux1_out[5]~4_combout )))) # (!\cpu1|Selector45~3_combout  & (\cpu1|ir_q [5]))

	.dataa(\cpu1|Selector45~3_combout ),
	.datab(\cpu1|ir_q [5]),
	.datac(\cpu1|ram|ram~7_combout ),
	.datad(\cpu1|mux1_out[5]~4_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[5]~5 .lut_mask = 16'hE444;
defparam \cpu1|mux1_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneiii_lcell_comb \cpu1|Selector21~0 (
// Equation(s):
// \cpu1|Selector21~0_combout  = (\cpu1|mux1_out[5]~5_combout  & (((\cpu1|w_q [5] & \cpu1|Selector20~14_combout )) # (!\cpu1|Selector26~4_combout )))

	.dataa(\cpu1|w_q [5]),
	.datab(\cpu1|Selector26~4_combout ),
	.datac(\cpu1|Selector20~14_combout ),
	.datad(\cpu1|mux1_out[5]~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~0 .lut_mask = 16'hB300;
defparam \cpu1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneiii_lcell_comb \cpu1|Selector21~5 (
// Equation(s):
// \cpu1|Selector21~5_combout  = (\cpu1|mux1_out[5]~5_combout  & (!\cpu1|w_q [5] & (\cpu1|Selector20~18_combout ))) # (!\cpu1|mux1_out[5]~5_combout  & ((\cpu1|Selector20~28_combout ) # ((\cpu1|w_q [5] & \cpu1|Selector20~18_combout ))))

	.dataa(\cpu1|w_q [5]),
	.datab(\cpu1|Selector20~18_combout ),
	.datac(\cpu1|Selector20~28_combout ),
	.datad(\cpu1|mux1_out[5]~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~5 .lut_mask = 16'h44F8;
defparam \cpu1|Selector21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneiii_lcell_comb \cpu1|Selector21~1 (
// Equation(s):
// \cpu1|Selector21~1_combout  = (!\cpu1|Equal7~2_combout  & (\cpu1|Selector20~5_combout  & \cpu1|mux1_out[1]~7_combout ))

	.dataa(\cpu1|Equal7~2_combout ),
	.datab(\cpu1|Selector20~5_combout ),
	.datac(gnd),
	.datad(\cpu1|mux1_out[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~1 .lut_mask = 16'h4400;
defparam \cpu1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneiii_lcell_comb \cpu1|Selector21~2 (
// Equation(s):
// \cpu1|Selector21~2_combout  = (\cpu1|w_q [5] & \cpu1|Selector20~11_combout )

	.dataa(gnd),
	.datab(\cpu1|w_q [5]),
	.datac(gnd),
	.datad(\cpu1|Selector20~11_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~2 .lut_mask = 16'hCC00;
defparam \cpu1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneiii_lcell_comb \cpu1|Selector21~3 (
// Equation(s):
// \cpu1|Selector21~3_combout  = (\cpu1|Selector20~7_combout  & ((\cpu1|Add8~10_combout ) # ((\cpu1|Selector20~9_combout  & \cpu1|Add6~10_combout )))) # (!\cpu1|Selector20~7_combout  & (\cpu1|Selector20~9_combout  & ((\cpu1|Add6~10_combout ))))

	.dataa(\cpu1|Selector20~7_combout ),
	.datab(\cpu1|Selector20~9_combout ),
	.datac(\cpu1|Add8~10_combout ),
	.datad(\cpu1|Add6~10_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~3 .lut_mask = 16'hECA0;
defparam \cpu1|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneiii_lcell_comb \cpu1|Selector21~4 (
// Equation(s):
// \cpu1|Selector21~4_combout  = (\cpu1|Selector21~2_combout ) # ((\cpu1|Selector21~3_combout ) # ((\cpu1|Selector20~12_combout  & \cpu1|Add7~10_combout )))

	.dataa(\cpu1|Selector21~2_combout ),
	.datab(\cpu1|Selector20~12_combout ),
	.datac(\cpu1|Add7~10_combout ),
	.datad(\cpu1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~4 .lut_mask = 16'hFFEA;
defparam \cpu1|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneiii_lcell_comb \cpu1|Selector21~6 (
// Equation(s):
// \cpu1|Selector21~6_combout  = (\cpu1|Selector21~0_combout ) # ((\cpu1|Selector21~5_combout ) # ((\cpu1|Selector21~1_combout ) # (\cpu1|Selector21~4_combout )))

	.dataa(\cpu1|Selector21~0_combout ),
	.datab(\cpu1|Selector21~5_combout ),
	.datac(\cpu1|Selector21~1_combout ),
	.datad(\cpu1|Selector21~4_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector21~6 .lut_mask = 16'hFFFE;
defparam \cpu1|Selector21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \cpu1|w_q[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Selector21~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[5] .is_wysiwyg = "true";
defparam \cpu1|w_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneiii_lcell_comb \cpu1|databus[5]~2 (
// Equation(s):
// \cpu1|databus[5]~2_combout  = (\cpu1|sel_bus~0_combout  & (\cpu1|w_q [5])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector21~6_combout )))

	.dataa(\cpu1|w_q [5]),
	.datab(\cpu1|sel_bus~0_combout ),
	.datac(\cpu1|Selector21~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|databus[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[5]~2 .lut_mask = 16'hB8B8;
defparam \cpu1|databus[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneiii_lcell_comb \cpu1|ram|ram~5 (
// Equation(s):
// \cpu1|ram|ram~5_combout  = (\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0_bypass [19])) # (!\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [19]),
	.datab(gnd),
	.datac(\cpu1|ram|ram~4_combout ),
	.datad(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\cpu1|ram|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~5 .lut_mask = 16'hAFA0;
defparam \cpu1|ram|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneiii_lcell_comb \cpu1|mux1_out[4]~1 (
// Equation(s):
// \cpu1|mux1_out[4]~1_combout  = (\cpu1|Selector45~3_combout  & (((\cpu1|mux1_out[4]~0_combout  & \cpu1|ram|ram~5_combout )))) # (!\cpu1|Selector45~3_combout  & (\cpu1|ir_q [4]))

	.dataa(\cpu1|ir_q [4]),
	.datab(\cpu1|mux1_out[4]~0_combout ),
	.datac(\cpu1|Selector45~3_combout ),
	.datad(\cpu1|ram|ram~5_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[4]~1 .lut_mask = 16'hCA0A;
defparam \cpu1|mux1_out[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneiii_lcell_comb \cpu1|Selector22~0 (
// Equation(s):
// \cpu1|Selector22~0_combout  = (\cpu1|Selector20~18_combout  & (\cpu1|w_q [4] $ (\cpu1|mux1_out[4]~1_combout )))

	.dataa(gnd),
	.datab(\cpu1|Selector20~18_combout ),
	.datac(\cpu1|w_q [4]),
	.datad(\cpu1|mux1_out[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~0 .lut_mask = 16'h0CC0;
defparam \cpu1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneiii_lcell_comb \cpu1|Selector22~5 (
// Equation(s):
// \cpu1|Selector22~5_combout  = (\cpu1|Equal19~0_combout  & (!\cpu1|ps.T6~q  & (\cpu1|Selector20~13_combout  & !\cpu1|mux1_out[4]~1_combout )))

	.dataa(\cpu1|Equal19~0_combout ),
	.datab(\cpu1|ps.T6~q ),
	.datac(\cpu1|Selector20~13_combout ),
	.datad(\cpu1|mux1_out[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~5 .lut_mask = 16'h0020;
defparam \cpu1|Selector22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneiii_lcell_comb \cpu1|Selector22~6 (
// Equation(s):
// \cpu1|Selector22~6_combout  = (\cpu1|mux1_out[4]~1_combout  & (((\cpu1|w_q [4] & \cpu1|Selector20~14_combout )) # (!\cpu1|Selector26~4_combout )))

	.dataa(\cpu1|w_q [4]),
	.datab(\cpu1|Selector26~4_combout ),
	.datac(\cpu1|Selector20~14_combout ),
	.datad(\cpu1|mux1_out[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~6 .lut_mask = 16'hB300;
defparam \cpu1|Selector22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneiii_lcell_comb \cpu1|Selector22~1 (
// Equation(s):
// \cpu1|Selector22~1_combout  = (!\cpu1|Equal7~2_combout  & (\cpu1|Selector20~5_combout  & \cpu1|mux1_out[0]~3_combout ))

	.dataa(\cpu1|Equal7~2_combout ),
	.datab(gnd),
	.datac(\cpu1|Selector20~5_combout ),
	.datad(\cpu1|mux1_out[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~1 .lut_mask = 16'h5000;
defparam \cpu1|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneiii_lcell_comb \cpu1|Selector22~2 (
// Equation(s):
// \cpu1|Selector22~2_combout  = (\cpu1|Selector20~7_combout  & ((\cpu1|Add8~8_combout ) # ((\cpu1|Selector20~9_combout  & \cpu1|Add6~8_combout )))) # (!\cpu1|Selector20~7_combout  & (\cpu1|Selector20~9_combout  & ((\cpu1|Add6~8_combout ))))

	.dataa(\cpu1|Selector20~7_combout ),
	.datab(\cpu1|Selector20~9_combout ),
	.datac(\cpu1|Add8~8_combout ),
	.datad(\cpu1|Add6~8_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~2 .lut_mask = 16'hECA0;
defparam \cpu1|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneiii_lcell_comb \cpu1|Selector22~3 (
// Equation(s):
// \cpu1|Selector22~3_combout  = (\cpu1|Selector22~2_combout ) # ((\cpu1|w_q [4] & \cpu1|Selector20~11_combout ))

	.dataa(\cpu1|w_q [4]),
	.datab(\cpu1|Selector20~11_combout ),
	.datac(gnd),
	.datad(\cpu1|Selector22~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~3 .lut_mask = 16'hFF88;
defparam \cpu1|Selector22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneiii_lcell_comb \cpu1|Selector22~4 (
// Equation(s):
// \cpu1|Selector22~4_combout  = (\cpu1|Selector22~1_combout ) # ((\cpu1|Selector22~3_combout ) # ((\cpu1|Selector20~12_combout  & \cpu1|Add7~8_combout )))

	.dataa(\cpu1|Selector20~12_combout ),
	.datab(\cpu1|Add7~8_combout ),
	.datac(\cpu1|Selector22~1_combout ),
	.datad(\cpu1|Selector22~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~4 .lut_mask = 16'hFFF8;
defparam \cpu1|Selector22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneiii_lcell_comb \cpu1|Selector22~7 (
// Equation(s):
// \cpu1|Selector22~7_combout  = (\cpu1|Selector22~0_combout ) # ((\cpu1|Selector22~5_combout ) # ((\cpu1|Selector22~6_combout ) # (\cpu1|Selector22~4_combout )))

	.dataa(\cpu1|Selector22~0_combout ),
	.datab(\cpu1|Selector22~5_combout ),
	.datac(\cpu1|Selector22~6_combout ),
	.datad(\cpu1|Selector22~4_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector22~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector22~7 .lut_mask = 16'hFFFE;
defparam \cpu1|Selector22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \cpu1|w_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Selector22~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[4] .is_wysiwyg = "true";
defparam \cpu1|w_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneiii_lcell_comb \cpu1|databus[4]~0 (
// Equation(s):
// \cpu1|databus[4]~0_combout  = (\cpu1|sel_bus~0_combout  & (\cpu1|w_q [4])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector22~7_combout )))

	.dataa(gnd),
	.datab(\cpu1|sel_bus~0_combout ),
	.datac(\cpu1|w_q [4]),
	.datad(\cpu1|Selector22~7_combout ),
	.cin(gnd),
	.combout(\cpu1|databus[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[4]~0 .lut_mask = 16'hF3C0;
defparam \cpu1|databus[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneiii_lcell_comb \cpu1|ram|ram~10 (
// Equation(s):
// \cpu1|ram|ram~10_combout  = (\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0_bypass [17])) # (!\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(gnd),
	.datab(\cpu1|ram|ram_rtl_0_bypass [17]),
	.datac(\cpu1|ram|ram~4_combout ),
	.datad(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\cpu1|ram|ram~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~10 .lut_mask = 16'hCFC0;
defparam \cpu1|ram|ram~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneiii_lcell_comb \cpu1|mux1_out[2]~11 (
// Equation(s):
// \cpu1|mux1_out[2]~11_combout  = (\cpu1|Selector45~3_combout  & (\cpu1|mux1_out[2]~10_combout  & ((\cpu1|ram|ram~10_combout )))) # (!\cpu1|Selector45~3_combout  & (((\cpu1|ir_q [2]))))

	.dataa(\cpu1|mux1_out[2]~10_combout ),
	.datab(\cpu1|ir_q [2]),
	.datac(\cpu1|Selector45~3_combout ),
	.datad(\cpu1|ram|ram~10_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[2]~11 .lut_mask = 16'hAC0C;
defparam \cpu1|mux1_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneiii_lcell_comb \cpu1|Selector24~4 (
// Equation(s):
// \cpu1|Selector24~4_combout  = (\cpu1|mux1_out[2]~11_combout  & (((\cpu1|Selector20~14_combout  & \cpu1|w_q [2])) # (!\cpu1|Selector26~4_combout )))

	.dataa(\cpu1|Selector26~4_combout ),
	.datab(\cpu1|Selector20~14_combout ),
	.datac(\cpu1|mux1_out[2]~11_combout ),
	.datad(\cpu1|w_q [2]),
	.cin(gnd),
	.combout(\cpu1|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~4 .lut_mask = 16'hD050;
defparam \cpu1|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneiii_lcell_comb \cpu1|Selector24~0 (
// Equation(s):
// \cpu1|Selector24~0_combout  = (\cpu1|Selector20~5_combout  & (\cpu1|mux1_out[6]~9_combout  & !\cpu1|Equal7~2_combout ))

	.dataa(gnd),
	.datab(\cpu1|Selector20~5_combout ),
	.datac(\cpu1|mux1_out[6]~9_combout ),
	.datad(\cpu1|Equal7~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~0 .lut_mask = 16'h00C0;
defparam \cpu1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneiii_lcell_comb \cpu1|Selector24~1 (
// Equation(s):
// \cpu1|Selector24~1_combout  = (\cpu1|Selector20~7_combout  & ((\cpu1|Add8~4_combout ) # ((\cpu1|Selector20~9_combout  & \cpu1|Add6~4_combout )))) # (!\cpu1|Selector20~7_combout  & (\cpu1|Selector20~9_combout  & ((\cpu1|Add6~4_combout ))))

	.dataa(\cpu1|Selector20~7_combout ),
	.datab(\cpu1|Selector20~9_combout ),
	.datac(\cpu1|Add8~4_combout ),
	.datad(\cpu1|Add6~4_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~1 .lut_mask = 16'hECA0;
defparam \cpu1|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneiii_lcell_comb \cpu1|Selector24~2 (
// Equation(s):
// \cpu1|Selector24~2_combout  = (\cpu1|Selector24~1_combout ) # ((\cpu1|w_q [2] & \cpu1|Selector20~11_combout ))

	.dataa(\cpu1|w_q [2]),
	.datab(gnd),
	.datac(\cpu1|Selector20~11_combout ),
	.datad(\cpu1|Selector24~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~2 .lut_mask = 16'hFFA0;
defparam \cpu1|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneiii_lcell_comb \cpu1|Selector24~3 (
// Equation(s):
// \cpu1|Selector24~3_combout  = (\cpu1|Selector24~0_combout ) # ((\cpu1|Selector24~2_combout ) # ((\cpu1|Selector20~12_combout  & \cpu1|Add7~4_combout )))

	.dataa(\cpu1|Selector20~12_combout ),
	.datab(\cpu1|Selector24~0_combout ),
	.datac(\cpu1|Selector24~2_combout ),
	.datad(\cpu1|Add7~4_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~3 .lut_mask = 16'hFEFC;
defparam \cpu1|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneiii_lcell_comb \cpu1|Selector24~5 (
// Equation(s):
// \cpu1|Selector24~5_combout  = (\cpu1|Selector24~4_combout ) # ((\cpu1|Selector24~3_combout ) # ((\cpu1|Selector20~28_combout  & !\cpu1|mux1_out[2]~11_combout )))

	.dataa(\cpu1|Selector20~28_combout ),
	.datab(\cpu1|mux1_out[2]~11_combout ),
	.datac(\cpu1|Selector24~4_combout ),
	.datad(\cpu1|Selector24~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~5 .lut_mask = 16'hFFF2;
defparam \cpu1|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneiii_lcell_comb \cpu1|Selector24~6 (
// Equation(s):
// \cpu1|Selector24~6_combout  = (\cpu1|Selector24~5_combout ) # ((\cpu1|Selector20~18_combout  & (\cpu1|w_q [2] $ (\cpu1|mux1_out[2]~11_combout ))))

	.dataa(\cpu1|Selector20~18_combout ),
	.datab(\cpu1|w_q [2]),
	.datac(\cpu1|mux1_out[2]~11_combout ),
	.datad(\cpu1|Selector24~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~6 .lut_mask = 16'hFF28;
defparam \cpu1|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneiii_lcell_comb \cpu1|w_q[2]~feeder (
// Equation(s):
// \cpu1|w_q[2]~feeder_combout  = \cpu1|Selector24~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|Selector24~6_combout ),
	.cin(gnd),
	.combout(\cpu1|w_q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|w_q[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|w_q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N15
dffeas \cpu1|w_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|w_q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[2] .is_wysiwyg = "true";
defparam \cpu1|w_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneiii_lcell_comb \cpu1|Selector24~7 (
// Equation(s):
// \cpu1|Selector24~7_combout  = (\cpu1|Selector20~18_combout  & (\cpu1|w_q [2] $ (\cpu1|mux1_out[2]~11_combout )))

	.dataa(\cpu1|Selector20~18_combout ),
	.datab(\cpu1|w_q [2]),
	.datac(\cpu1|mux1_out[2]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|Selector24~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector24~7 .lut_mask = 16'h2828;
defparam \cpu1|Selector24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneiii_lcell_comb \cpu1|databus[2]~5 (
// Equation(s):
// \cpu1|databus[2]~5_combout  = (\cpu1|sel_bus~0_combout  & (\cpu1|w_q [2])) # (!\cpu1|sel_bus~0_combout  & (((\cpu1|Selector24~5_combout ) # (\cpu1|Selector24~7_combout ))))

	.dataa(\cpu1|w_q [2]),
	.datab(\cpu1|sel_bus~0_combout ),
	.datac(\cpu1|Selector24~5_combout ),
	.datad(\cpu1|Selector24~7_combout ),
	.cin(gnd),
	.combout(\cpu1|databus[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[2]~5 .lut_mask = 16'hBBB8;
defparam \cpu1|databus[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneiii_lcell_comb \cpu1|ram|ram~8 (
// Equation(s):
// \cpu1|ram|ram~8_combout  = (\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0_bypass [16])) # (!\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [16]),
	.datab(gnd),
	.datac(\cpu1|ram|ram~4_combout ),
	.datad(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\cpu1|ram|ram~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~8 .lut_mask = 16'hAFA0;
defparam \cpu1|ram|ram~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneiii_lcell_comb \cpu1|mux1_out[1]~7 (
// Equation(s):
// \cpu1|mux1_out[1]~7_combout  = (\cpu1|Selector45~3_combout  & (((\cpu1|mux1_out[1]~6_combout  & \cpu1|ram|ram~8_combout )))) # (!\cpu1|Selector45~3_combout  & (\cpu1|ir_q [1]))

	.dataa(\cpu1|Selector45~3_combout ),
	.datab(\cpu1|ir_q [1]),
	.datac(\cpu1|mux1_out[1]~6_combout ),
	.datad(\cpu1|ram|ram~8_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[1]~7 .lut_mask = 16'hE444;
defparam \cpu1|mux1_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneiii_lcell_comb \cpu1|Selector25~4 (
// Equation(s):
// \cpu1|Selector25~4_combout  = (\cpu1|mux1_out[1]~7_combout  & (((\cpu1|Selector20~14_combout  & \cpu1|w_q [1])) # (!\cpu1|Selector26~4_combout )))

	.dataa(\cpu1|Selector20~14_combout ),
	.datab(\cpu1|w_q [1]),
	.datac(\cpu1|Selector26~4_combout ),
	.datad(\cpu1|mux1_out[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector25~4 .lut_mask = 16'h8F00;
defparam \cpu1|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneiii_lcell_comb \cpu1|Selector25~0 (
// Equation(s):
// \cpu1|Selector25~0_combout  = (\cpu1|Selector20~5_combout  & (\cpu1|mux1_out[5]~5_combout  & !\cpu1|Equal7~2_combout ))

	.dataa(\cpu1|Selector20~5_combout ),
	.datab(gnd),
	.datac(\cpu1|mux1_out[5]~5_combout ),
	.datad(\cpu1|Equal7~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector25~0 .lut_mask = 16'h00A0;
defparam \cpu1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneiii_lcell_comb \cpu1|Selector25~1 (
// Equation(s):
// \cpu1|Selector25~1_combout  = (\cpu1|Selector20~7_combout  & ((\cpu1|Add8~2_combout ) # ((\cpu1|Selector20~9_combout  & \cpu1|Add6~2_combout )))) # (!\cpu1|Selector20~7_combout  & (\cpu1|Selector20~9_combout  & ((\cpu1|Add6~2_combout ))))

	.dataa(\cpu1|Selector20~7_combout ),
	.datab(\cpu1|Selector20~9_combout ),
	.datac(\cpu1|Add8~2_combout ),
	.datad(\cpu1|Add6~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector25~1 .lut_mask = 16'hECA0;
defparam \cpu1|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneiii_lcell_comb \cpu1|Selector25~2 (
// Equation(s):
// \cpu1|Selector25~2_combout  = (\cpu1|Selector25~1_combout ) # ((\cpu1|Selector20~11_combout  & \cpu1|w_q [1]))

	.dataa(gnd),
	.datab(\cpu1|Selector20~11_combout ),
	.datac(\cpu1|w_q [1]),
	.datad(\cpu1|Selector25~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector25~2 .lut_mask = 16'hFFC0;
defparam \cpu1|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneiii_lcell_comb \cpu1|Selector25~3 (
// Equation(s):
// \cpu1|Selector25~3_combout  = (\cpu1|Selector25~0_combout ) # ((\cpu1|Selector25~2_combout ) # ((\cpu1|Selector20~12_combout  & \cpu1|Add7~2_combout )))

	.dataa(\cpu1|Selector20~12_combout ),
	.datab(\cpu1|Add7~2_combout ),
	.datac(\cpu1|Selector25~0_combout ),
	.datad(\cpu1|Selector25~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector25~3 .lut_mask = 16'hFFF8;
defparam \cpu1|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneiii_lcell_comb \cpu1|Selector25~5 (
// Equation(s):
// \cpu1|Selector25~5_combout  = (\cpu1|Selector25~4_combout ) # ((\cpu1|Selector25~3_combout ) # ((!\cpu1|mux1_out[1]~7_combout  & \cpu1|Selector20~28_combout )))

	.dataa(\cpu1|mux1_out[1]~7_combout ),
	.datab(\cpu1|Selector25~4_combout ),
	.datac(\cpu1|Selector20~28_combout ),
	.datad(\cpu1|Selector25~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector25~5 .lut_mask = 16'hFFDC;
defparam \cpu1|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneiii_lcell_comb \cpu1|Selector25~6 (
// Equation(s):
// \cpu1|Selector25~6_combout  = (\cpu1|Selector25~5_combout ) # ((\cpu1|Selector20~18_combout  & (\cpu1|mux1_out[1]~7_combout  $ (\cpu1|w_q [1]))))

	.dataa(\cpu1|mux1_out[1]~7_combout ),
	.datab(\cpu1|Selector20~18_combout ),
	.datac(\cpu1|w_q [1]),
	.datad(\cpu1|Selector25~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector25~6 .lut_mask = 16'hFF48;
defparam \cpu1|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \cpu1|w_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Selector25~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[1] .is_wysiwyg = "true";
defparam \cpu1|w_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneiii_lcell_comb \cpu1|databus[1]~3 (
// Equation(s):
// \cpu1|databus[1]~3_combout  = (\cpu1|sel_bus~0_combout  & (\cpu1|w_q [1])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector25~6_combout )))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(gnd),
	.datac(\cpu1|w_q [1]),
	.datad(\cpu1|Selector25~6_combout ),
	.cin(gnd),
	.combout(\cpu1|databus[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[1]~3 .lut_mask = 16'hF5A0;
defparam \cpu1|databus[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneiii_lcell_comb \cpu1|ram|ram~6 (
// Equation(s):
// \cpu1|ram|ram~6_combout  = (\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0_bypass [15])) # (!\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\cpu1|ram|ram_rtl_0_bypass [15]),
	.datab(gnd),
	.datac(\cpu1|ram|ram~4_combout ),
	.datad(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\cpu1|ram|ram~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~6 .lut_mask = 16'hAFA0;
defparam \cpu1|ram|ram~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneiii_lcell_comb \cpu1|mux1_out[0]~3 (
// Equation(s):
// \cpu1|mux1_out[0]~3_combout  = (\cpu1|Selector45~3_combout  & (\cpu1|mux1_out[0]~2_combout  & ((\cpu1|ram|ram~6_combout )))) # (!\cpu1|Selector45~3_combout  & (((\cpu1|ir_q [0]))))

	.dataa(\cpu1|Selector45~3_combout ),
	.datab(\cpu1|mux1_out[0]~2_combout ),
	.datac(\cpu1|ir_q [0]),
	.datad(\cpu1|ram|ram~6_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[0]~3 .lut_mask = 16'hD850;
defparam \cpu1|mux1_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneiii_lcell_comb \cpu1|Selector26~0 (
// Equation(s):
// \cpu1|Selector26~0_combout  = (\cpu1|Selector20~5_combout  & (!\cpu1|Equal7~2_combout  & \cpu1|mux1_out[4]~1_combout ))

	.dataa(\cpu1|Selector20~5_combout ),
	.datab(gnd),
	.datac(\cpu1|Equal7~2_combout ),
	.datad(\cpu1|mux1_out[4]~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~0 .lut_mask = 16'h0A00;
defparam \cpu1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneiii_lcell_comb \cpu1|Selector26~1 (
// Equation(s):
// \cpu1|Selector26~1_combout  = (\cpu1|Selector20~9_combout  & ((\cpu1|Add6~0_combout ) # ((\cpu1|Selector20~7_combout  & \cpu1|Add8~0_combout )))) # (!\cpu1|Selector20~9_combout  & (\cpu1|Selector20~7_combout  & ((\cpu1|Add8~0_combout ))))

	.dataa(\cpu1|Selector20~9_combout ),
	.datab(\cpu1|Selector20~7_combout ),
	.datac(\cpu1|Add6~0_combout ),
	.datad(\cpu1|Add8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~1 .lut_mask = 16'hECA0;
defparam \cpu1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneiii_lcell_comb \cpu1|Selector26~2 (
// Equation(s):
// \cpu1|Selector26~2_combout  = (\cpu1|Selector26~1_combout ) # ((\cpu1|Selector20~11_combout  & \cpu1|w_q [0]))

	.dataa(gnd),
	.datab(\cpu1|Selector20~11_combout ),
	.datac(\cpu1|w_q [0]),
	.datad(\cpu1|Selector26~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~2 .lut_mask = 16'hFFC0;
defparam \cpu1|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneiii_lcell_comb \cpu1|Selector26~3 (
// Equation(s):
// \cpu1|Selector26~3_combout  = (\cpu1|Selector26~0_combout ) # ((\cpu1|Selector26~2_combout ) # ((\cpu1|Selector20~12_combout  & \cpu1|Add7~0_combout )))

	.dataa(\cpu1|Selector26~0_combout ),
	.datab(\cpu1|Selector20~12_combout ),
	.datac(\cpu1|Add7~0_combout ),
	.datad(\cpu1|Selector26~2_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~3 .lut_mask = 16'hFFEA;
defparam \cpu1|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneiii_lcell_comb \cpu1|Selector26~5 (
// Equation(s):
// \cpu1|Selector26~5_combout  = ((\cpu1|w_q [0] & \cpu1|Selector20~14_combout )) # (!\cpu1|Selector26~4_combout )

	.dataa(\cpu1|Selector26~4_combout ),
	.datab(\cpu1|w_q [0]),
	.datac(gnd),
	.datad(\cpu1|Selector20~14_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~5 .lut_mask = 16'hDD55;
defparam \cpu1|Selector26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneiii_lcell_comb \cpu1|Selector26~6 (
// Equation(s):
// \cpu1|Selector26~6_combout  = (\cpu1|Selector26~3_combout ) # ((\cpu1|mux1_out[0]~3_combout  & ((\cpu1|Selector26~5_combout ))) # (!\cpu1|mux1_out[0]~3_combout  & (\cpu1|Selector20~28_combout )))

	.dataa(\cpu1|mux1_out[0]~3_combout ),
	.datab(\cpu1|Selector20~28_combout ),
	.datac(\cpu1|Selector26~3_combout ),
	.datad(\cpu1|Selector26~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~6 .lut_mask = 16'hFEF4;
defparam \cpu1|Selector26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneiii_lcell_comb \cpu1|Selector26~7 (
// Equation(s):
// \cpu1|Selector26~7_combout  = (\cpu1|Selector26~6_combout ) # ((\cpu1|Selector20~18_combout  & (\cpu1|mux1_out[0]~3_combout  $ (\cpu1|w_q [0]))))

	.dataa(\cpu1|mux1_out[0]~3_combout ),
	.datab(\cpu1|Selector20~18_combout ),
	.datac(\cpu1|w_q [0]),
	.datad(\cpu1|Selector26~6_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector26~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector26~7 .lut_mask = 16'hFF48;
defparam \cpu1|Selector26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneiii_lcell_comb \cpu1|databus[0]~1 (
// Equation(s):
// \cpu1|databus[0]~1_combout  = (\cpu1|sel_bus~0_combout  & ((\cpu1|w_q [0]))) # (!\cpu1|sel_bus~0_combout  & (\cpu1|Selector26~7_combout ))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(\cpu1|Selector26~7_combout ),
	.datac(gnd),
	.datad(\cpu1|w_q [0]),
	.cin(gnd),
	.combout(\cpu1|databus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|databus[0]~1 .lut_mask = 16'hEE44;
defparam \cpu1|databus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneiii_lcell_comb \cpu1|ram|ram~11 (
// Equation(s):
// \cpu1|ram|ram~11_combout  = (\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0_bypass [22])) # (!\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\cpu1|ram|ram_rtl_0_bypass [22]),
	.datac(\cpu1|ram|ram~4_combout ),
	.datad(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\cpu1|ram|ram~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~11 .lut_mask = 16'hCFC0;
defparam \cpu1|ram|ram~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneiii_lcell_comb \cpu1|mux1_out[7]~13 (
// Equation(s):
// \cpu1|mux1_out[7]~13_combout  = (\cpu1|Selector45~3_combout  & (\cpu1|mux1_out[7]~12_combout  & ((\cpu1|ram|ram~11_combout )))) # (!\cpu1|Selector45~3_combout  & (((\cpu1|ir_q [7]))))

	.dataa(\cpu1|Selector45~3_combout ),
	.datab(\cpu1|mux1_out[7]~12_combout ),
	.datac(\cpu1|ir_q [7]),
	.datad(\cpu1|ram|ram~11_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[7]~13 .lut_mask = 16'hD850;
defparam \cpu1|mux1_out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneiii_lcell_comb \cpu1|Add6~14 (
// Equation(s):
// \cpu1|Add6~14_combout  = \cpu1|w_q [7] $ (\cpu1|Add6~13  $ (!\cpu1|mux1_out[7]~13_combout ))

	.dataa(gnd),
	.datab(\cpu1|w_q [7]),
	.datac(gnd),
	.datad(\cpu1|mux1_out[7]~13_combout ),
	.cin(\cpu1|Add6~13 ),
	.combout(\cpu1|Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add6~14 .lut_mask = 16'h3CC3;
defparam \cpu1|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneiii_lcell_comb \cpu1|Selector19~1 (
// Equation(s):
// \cpu1|Selector19~1_combout  = (\cpu1|Selector20~11_combout ) # ((\cpu1|mux1_out[7]~13_combout  & (\cpu1|Selector20~14_combout )) # (!\cpu1|mux1_out[7]~13_combout  & ((\cpu1|Selector20~18_combout ))))

	.dataa(\cpu1|Selector20~11_combout ),
	.datab(\cpu1|Selector20~14_combout ),
	.datac(\cpu1|Selector20~18_combout ),
	.datad(\cpu1|mux1_out[7]~13_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~1 .lut_mask = 16'hEEFA;
defparam \cpu1|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneiii_lcell_comb \cpu1|Selector19~2 (
// Equation(s):
// \cpu1|Selector19~2_combout  = (\cpu1|w_q [7] & (((\cpu1|Selector19~1_combout )))) # (!\cpu1|w_q [7] & (\cpu1|mux1_out[7]~13_combout  & (\cpu1|Selector20~18_combout )))

	.dataa(\cpu1|mux1_out[7]~13_combout ),
	.datab(\cpu1|Selector20~18_combout ),
	.datac(\cpu1|w_q [7]),
	.datad(\cpu1|Selector19~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~2 .lut_mask = 16'hF808;
defparam \cpu1|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneiii_lcell_comb \cpu1|Selector19~3 (
// Equation(s):
// \cpu1|Selector19~3_combout  = (\cpu1|Selector19~2_combout ) # ((\cpu1|mux1_out[7]~13_combout  & ((!\cpu1|Selector26~4_combout ))) # (!\cpu1|mux1_out[7]~13_combout  & (\cpu1|Selector20~28_combout )))

	.dataa(\cpu1|Selector20~28_combout ),
	.datab(\cpu1|Selector26~4_combout ),
	.datac(\cpu1|Selector19~2_combout ),
	.datad(\cpu1|mux1_out[7]~13_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~3 .lut_mask = 16'hF3FA;
defparam \cpu1|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneiii_lcell_comb \cpu1|Selector19~4 (
// Equation(s):
// \cpu1|Selector19~4_combout  = (\cpu1|Selector19~0_combout ) # ((\cpu1|Selector19~3_combout ) # ((\cpu1|Selector20~9_combout  & \cpu1|Add6~14_combout )))

	.dataa(\cpu1|Selector20~9_combout ),
	.datab(\cpu1|Selector19~0_combout ),
	.datac(\cpu1|Add6~14_combout ),
	.datad(\cpu1|Selector19~3_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~4 .lut_mask = 16'hFFEC;
defparam \cpu1|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneiii_lcell_comb \cpu1|Add8~14 (
// Equation(s):
// \cpu1|Add8~14_combout  = \cpu1|Add8~13  $ (!\cpu1|mux1_out[7]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|mux1_out[7]~13_combout ),
	.cin(\cpu1|Add8~13 ),
	.combout(\cpu1|Add8~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add8~14 .lut_mask = 16'hF00F;
defparam \cpu1|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneiii_lcell_comb \cpu1|Add7~14 (
// Equation(s):
// \cpu1|Add7~14_combout  = \cpu1|Add7~13  $ (\cpu1|mux1_out[7]~13_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|mux1_out[7]~13_combout ),
	.cin(\cpu1|Add7~13 ),
	.combout(\cpu1|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add7~14 .lut_mask = 16'h0FF0;
defparam \cpu1|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneiii_lcell_comb \cpu1|Selector19~5 (
// Equation(s):
// \cpu1|Selector19~5_combout  = (\cpu1|Add7~14_combout  & \cpu1|Selector20~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu1|Add7~14_combout ),
	.datad(\cpu1|Selector20~12_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~5 .lut_mask = 16'hF000;
defparam \cpu1|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneiii_lcell_comb \cpu1|Selector19~6 (
// Equation(s):
// \cpu1|Selector19~6_combout  = (\cpu1|Selector19~4_combout ) # ((\cpu1|Selector19~5_combout ) # ((\cpu1|Selector20~7_combout  & \cpu1|Add8~14_combout )))

	.dataa(\cpu1|Selector19~4_combout ),
	.datab(\cpu1|Selector20~7_combout ),
	.datac(\cpu1|Add8~14_combout ),
	.datad(\cpu1|Selector19~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector19~6 .lut_mask = 16'hFFEA;
defparam \cpu1|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \cpu1|w_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Selector19~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[7] .is_wysiwyg = "true";
defparam \cpu1|w_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneiii_lcell_comb \cpu1|Add0~0 (
// Equation(s):
// \cpu1|Add0~0_combout  = \cpu1|w_q [0] $ (VCC)
// \cpu1|Add0~1  = CARRY(\cpu1|w_q [0])

	.dataa(\cpu1|w_q [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add0~0_combout ),
	.cout(\cpu1|Add0~1 ));
// synopsys translate_off
defparam \cpu1|Add0~0 .lut_mask = 16'h55AA;
defparam \cpu1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneiii_lcell_comb \cpu1|Add0~2 (
// Equation(s):
// \cpu1|Add0~2_combout  = (\cpu1|w_q [1] & (\cpu1|Add0~1  & VCC)) # (!\cpu1|w_q [1] & (!\cpu1|Add0~1 ))
// \cpu1|Add0~3  = CARRY((!\cpu1|w_q [1] & !\cpu1|Add0~1 ))

	.dataa(gnd),
	.datab(\cpu1|w_q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~1 ),
	.combout(\cpu1|Add0~2_combout ),
	.cout(\cpu1|Add0~3 ));
// synopsys translate_off
defparam \cpu1|Add0~2 .lut_mask = 16'hC303;
defparam \cpu1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneiii_lcell_comb \cpu1|Add0~4 (
// Equation(s):
// \cpu1|Add0~4_combout  = (\cpu1|w_q [2] & ((GND) # (!\cpu1|Add0~3 ))) # (!\cpu1|w_q [2] & (\cpu1|Add0~3  $ (GND)))
// \cpu1|Add0~5  = CARRY((\cpu1|w_q [2]) # (!\cpu1|Add0~3 ))

	.dataa(\cpu1|w_q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~3 ),
	.combout(\cpu1|Add0~4_combout ),
	.cout(\cpu1|Add0~5 ));
// synopsys translate_off
defparam \cpu1|Add0~4 .lut_mask = 16'h5AAF;
defparam \cpu1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneiii_lcell_comb \cpu1|Add0~6 (
// Equation(s):
// \cpu1|Add0~6_combout  = (\cpu1|w_q [3] & (\cpu1|Add0~5  & VCC)) # (!\cpu1|w_q [3] & (!\cpu1|Add0~5 ))
// \cpu1|Add0~7  = CARRY((!\cpu1|w_q [3] & !\cpu1|Add0~5 ))

	.dataa(gnd),
	.datab(\cpu1|w_q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~5 ),
	.combout(\cpu1|Add0~6_combout ),
	.cout(\cpu1|Add0~7 ));
// synopsys translate_off
defparam \cpu1|Add0~6 .lut_mask = 16'hC303;
defparam \cpu1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneiii_lcell_comb \cpu1|Add0~8 (
// Equation(s):
// \cpu1|Add0~8_combout  = (\cpu1|w_q [4] & ((GND) # (!\cpu1|Add0~7 ))) # (!\cpu1|w_q [4] & (\cpu1|Add0~7  $ (GND)))
// \cpu1|Add0~9  = CARRY((\cpu1|w_q [4]) # (!\cpu1|Add0~7 ))

	.dataa(gnd),
	.datab(\cpu1|w_q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~7 ),
	.combout(\cpu1|Add0~8_combout ),
	.cout(\cpu1|Add0~9 ));
// synopsys translate_off
defparam \cpu1|Add0~8 .lut_mask = 16'h3CCF;
defparam \cpu1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneiii_lcell_comb \cpu1|Add0~10 (
// Equation(s):
// \cpu1|Add0~10_combout  = (\cpu1|w_q [5] & (\cpu1|Add0~9  & VCC)) # (!\cpu1|w_q [5] & (!\cpu1|Add0~9 ))
// \cpu1|Add0~11  = CARRY((!\cpu1|w_q [5] & !\cpu1|Add0~9 ))

	.dataa(\cpu1|w_q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~9 ),
	.combout(\cpu1|Add0~10_combout ),
	.cout(\cpu1|Add0~11 ));
// synopsys translate_off
defparam \cpu1|Add0~10 .lut_mask = 16'hA505;
defparam \cpu1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneiii_lcell_comb \cpu1|Add0~12 (
// Equation(s):
// \cpu1|Add0~12_combout  = (\cpu1|w_q [6] & ((GND) # (!\cpu1|Add0~11 ))) # (!\cpu1|w_q [6] & (\cpu1|Add0~11  $ (GND)))
// \cpu1|Add0~13  = CARRY((\cpu1|w_q [6]) # (!\cpu1|Add0~11 ))

	.dataa(gnd),
	.datab(\cpu1|w_q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~11 ),
	.combout(\cpu1|Add0~12_combout ),
	.cout(\cpu1|Add0~13 ));
// synopsys translate_off
defparam \cpu1|Add0~12 .lut_mask = 16'h3CCF;
defparam \cpu1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneiii_lcell_comb \cpu1|Add0~14 (
// Equation(s):
// \cpu1|Add0~14_combout  = (\cpu1|w_q [7] & (\cpu1|Add0~13  & VCC)) # (!\cpu1|w_q [7] & (!\cpu1|Add0~13 ))
// \cpu1|Add0~15  = CARRY((!\cpu1|w_q [7] & !\cpu1|Add0~13 ))

	.dataa(\cpu1|w_q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add0~13 ),
	.combout(\cpu1|Add0~14_combout ),
	.cout(\cpu1|Add0~15 ));
// synopsys translate_off
defparam \cpu1|Add0~14 .lut_mask = 16'hA505;
defparam \cpu1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneiii_lcell_comb \cpu1|Add0~16 (
// Equation(s):
// \cpu1|Add0~16_combout  = !\cpu1|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu1|Add0~15 ),
	.combout(\cpu1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add0~16 .lut_mask = 16'h0F0F;
defparam \cpu1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneiii_lcell_comb \cpu1|Add4~0 (
// Equation(s):
// \cpu1|Add4~0_combout  = (\cpu1|Add0~0_combout  & (\cpu1|pc_out [0] $ (VCC))) # (!\cpu1|Add0~0_combout  & (\cpu1|pc_out [0] & VCC))
// \cpu1|Add4~1  = CARRY((\cpu1|Add0~0_combout  & \cpu1|pc_out [0]))

	.dataa(\cpu1|Add0~0_combout ),
	.datab(\cpu1|pc_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add4~0_combout ),
	.cout(\cpu1|Add4~1 ));
// synopsys translate_off
defparam \cpu1|Add4~0 .lut_mask = 16'h6688;
defparam \cpu1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneiii_lcell_comb \cpu1|Add4~2 (
// Equation(s):
// \cpu1|Add4~2_combout  = (\cpu1|pc_out [1] & ((\cpu1|Add0~2_combout  & (\cpu1|Add4~1  & VCC)) # (!\cpu1|Add0~2_combout  & (!\cpu1|Add4~1 )))) # (!\cpu1|pc_out [1] & ((\cpu1|Add0~2_combout  & (!\cpu1|Add4~1 )) # (!\cpu1|Add0~2_combout  & ((\cpu1|Add4~1 ) # 
// (GND)))))
// \cpu1|Add4~3  = CARRY((\cpu1|pc_out [1] & (!\cpu1|Add0~2_combout  & !\cpu1|Add4~1 )) # (!\cpu1|pc_out [1] & ((!\cpu1|Add4~1 ) # (!\cpu1|Add0~2_combout ))))

	.dataa(\cpu1|pc_out [1]),
	.datab(\cpu1|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~1 ),
	.combout(\cpu1|Add4~2_combout ),
	.cout(\cpu1|Add4~3 ));
// synopsys translate_off
defparam \cpu1|Add4~2 .lut_mask = 16'h9617;
defparam \cpu1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneiii_lcell_comb \cpu1|Add4~4 (
// Equation(s):
// \cpu1|Add4~4_combout  = ((\cpu1|pc_out [2] $ (\cpu1|Add0~4_combout  $ (!\cpu1|Add4~3 )))) # (GND)
// \cpu1|Add4~5  = CARRY((\cpu1|pc_out [2] & ((\cpu1|Add0~4_combout ) # (!\cpu1|Add4~3 ))) # (!\cpu1|pc_out [2] & (\cpu1|Add0~4_combout  & !\cpu1|Add4~3 )))

	.dataa(\cpu1|pc_out [2]),
	.datab(\cpu1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~3 ),
	.combout(\cpu1|Add4~4_combout ),
	.cout(\cpu1|Add4~5 ));
// synopsys translate_off
defparam \cpu1|Add4~4 .lut_mask = 16'h698E;
defparam \cpu1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneiii_lcell_comb \cpu1|Add4~6 (
// Equation(s):
// \cpu1|Add4~6_combout  = (\cpu1|pc_out [3] & ((\cpu1|Add0~6_combout  & (\cpu1|Add4~5  & VCC)) # (!\cpu1|Add0~6_combout  & (!\cpu1|Add4~5 )))) # (!\cpu1|pc_out [3] & ((\cpu1|Add0~6_combout  & (!\cpu1|Add4~5 )) # (!\cpu1|Add0~6_combout  & ((\cpu1|Add4~5 ) # 
// (GND)))))
// \cpu1|Add4~7  = CARRY((\cpu1|pc_out [3] & (!\cpu1|Add0~6_combout  & !\cpu1|Add4~5 )) # (!\cpu1|pc_out [3] & ((!\cpu1|Add4~5 ) # (!\cpu1|Add0~6_combout ))))

	.dataa(\cpu1|pc_out [3]),
	.datab(\cpu1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~5 ),
	.combout(\cpu1|Add4~6_combout ),
	.cout(\cpu1|Add4~7 ));
// synopsys translate_off
defparam \cpu1|Add4~6 .lut_mask = 16'h9617;
defparam \cpu1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneiii_lcell_comb \cpu1|Add4~8 (
// Equation(s):
// \cpu1|Add4~8_combout  = ((\cpu1|pc_out [4] $ (\cpu1|Add0~8_combout  $ (!\cpu1|Add4~7 )))) # (GND)
// \cpu1|Add4~9  = CARRY((\cpu1|pc_out [4] & ((\cpu1|Add0~8_combout ) # (!\cpu1|Add4~7 ))) # (!\cpu1|pc_out [4] & (\cpu1|Add0~8_combout  & !\cpu1|Add4~7 )))

	.dataa(\cpu1|pc_out [4]),
	.datab(\cpu1|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~7 ),
	.combout(\cpu1|Add4~8_combout ),
	.cout(\cpu1|Add4~9 ));
// synopsys translate_off
defparam \cpu1|Add4~8 .lut_mask = 16'h698E;
defparam \cpu1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneiii_lcell_comb \cpu1|Add4~10 (
// Equation(s):
// \cpu1|Add4~10_combout  = (\cpu1|pc_out [5] & ((\cpu1|Add0~10_combout  & (\cpu1|Add4~9  & VCC)) # (!\cpu1|Add0~10_combout  & (!\cpu1|Add4~9 )))) # (!\cpu1|pc_out [5] & ((\cpu1|Add0~10_combout  & (!\cpu1|Add4~9 )) # (!\cpu1|Add0~10_combout  & ((\cpu1|Add4~9 
// ) # (GND)))))
// \cpu1|Add4~11  = CARRY((\cpu1|pc_out [5] & (!\cpu1|Add0~10_combout  & !\cpu1|Add4~9 )) # (!\cpu1|pc_out [5] & ((!\cpu1|Add4~9 ) # (!\cpu1|Add0~10_combout ))))

	.dataa(\cpu1|pc_out [5]),
	.datab(\cpu1|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~9 ),
	.combout(\cpu1|Add4~10_combout ),
	.cout(\cpu1|Add4~11 ));
// synopsys translate_off
defparam \cpu1|Add4~10 .lut_mask = 16'h9617;
defparam \cpu1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneiii_lcell_comb \cpu1|Add4~12 (
// Equation(s):
// \cpu1|Add4~12_combout  = ((\cpu1|Add0~12_combout  $ (\cpu1|pc_out [6] $ (!\cpu1|Add4~11 )))) # (GND)
// \cpu1|Add4~13  = CARRY((\cpu1|Add0~12_combout  & ((\cpu1|pc_out [6]) # (!\cpu1|Add4~11 ))) # (!\cpu1|Add0~12_combout  & (\cpu1|pc_out [6] & !\cpu1|Add4~11 )))

	.dataa(\cpu1|Add0~12_combout ),
	.datab(\cpu1|pc_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~11 ),
	.combout(\cpu1|Add4~12_combout ),
	.cout(\cpu1|Add4~13 ));
// synopsys translate_off
defparam \cpu1|Add4~12 .lut_mask = 16'h698E;
defparam \cpu1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneiii_lcell_comb \cpu1|Add4~14 (
// Equation(s):
// \cpu1|Add4~14_combout  = (\cpu1|Add0~14_combout  & ((\cpu1|pc_out [7] & (\cpu1|Add4~13  & VCC)) # (!\cpu1|pc_out [7] & (!\cpu1|Add4~13 )))) # (!\cpu1|Add0~14_combout  & ((\cpu1|pc_out [7] & (!\cpu1|Add4~13 )) # (!\cpu1|pc_out [7] & ((\cpu1|Add4~13 ) # 
// (GND)))))
// \cpu1|Add4~15  = CARRY((\cpu1|Add0~14_combout  & (!\cpu1|pc_out [7] & !\cpu1|Add4~13 )) # (!\cpu1|Add0~14_combout  & ((!\cpu1|Add4~13 ) # (!\cpu1|pc_out [7]))))

	.dataa(\cpu1|Add0~14_combout ),
	.datab(\cpu1|pc_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~13 ),
	.combout(\cpu1|Add4~14_combout ),
	.cout(\cpu1|Add4~15 ));
// synopsys translate_off
defparam \cpu1|Add4~14 .lut_mask = 16'h9617;
defparam \cpu1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneiii_lcell_comb \cpu1|Add4~16 (
// Equation(s):
// \cpu1|Add4~16_combout  = ((\cpu1|Add0~16_combout  $ (\cpu1|pc_out [8] $ (\cpu1|Add4~15 )))) # (GND)
// \cpu1|Add4~17  = CARRY((\cpu1|Add0~16_combout  & (\cpu1|pc_out [8] & !\cpu1|Add4~15 )) # (!\cpu1|Add0~16_combout  & ((\cpu1|pc_out [8]) # (!\cpu1|Add4~15 ))))

	.dataa(\cpu1|Add0~16_combout ),
	.datab(\cpu1|pc_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~15 ),
	.combout(\cpu1|Add4~16_combout ),
	.cout(\cpu1|Add4~17 ));
// synopsys translate_off
defparam \cpu1|Add4~16 .lut_mask = 16'h964D;
defparam \cpu1|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N26
cycloneiii_lcell_comb \cpu1|Add4~18 (
// Equation(s):
// \cpu1|Add4~18_combout  = (\cpu1|Add0~16_combout  & ((\cpu1|pc_out [9] & (!\cpu1|Add4~17 )) # (!\cpu1|pc_out [9] & ((\cpu1|Add4~17 ) # (GND))))) # (!\cpu1|Add0~16_combout  & ((\cpu1|pc_out [9] & (\cpu1|Add4~17  & VCC)) # (!\cpu1|pc_out [9] & 
// (!\cpu1|Add4~17 ))))
// \cpu1|Add4~19  = CARRY((\cpu1|Add0~16_combout  & ((!\cpu1|Add4~17 ) # (!\cpu1|pc_out [9]))) # (!\cpu1|Add0~16_combout  & (!\cpu1|pc_out [9] & !\cpu1|Add4~17 )))

	.dataa(\cpu1|Add0~16_combout ),
	.datab(\cpu1|pc_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add4~17 ),
	.combout(\cpu1|Add4~18_combout ),
	.cout(\cpu1|Add4~19 ));
// synopsys translate_off
defparam \cpu1|Add4~18 .lut_mask = 16'h692B;
defparam \cpu1|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneiii_lcell_comb \cpu1|Add1~10 (
// Equation(s):
// \cpu1|Add1~10_combout  = (\cpu1|pc_out [5] & ((\cpu1|ir_q [5] & (\cpu1|Add1~9  & VCC)) # (!\cpu1|ir_q [5] & (!\cpu1|Add1~9 )))) # (!\cpu1|pc_out [5] & ((\cpu1|ir_q [5] & (!\cpu1|Add1~9 )) # (!\cpu1|ir_q [5] & ((\cpu1|Add1~9 ) # (GND)))))
// \cpu1|Add1~11  = CARRY((\cpu1|pc_out [5] & (!\cpu1|ir_q [5] & !\cpu1|Add1~9 )) # (!\cpu1|pc_out [5] & ((!\cpu1|Add1~9 ) # (!\cpu1|ir_q [5]))))

	.dataa(\cpu1|pc_out [5]),
	.datab(\cpu1|ir_q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~9 ),
	.combout(\cpu1|Add1~10_combout ),
	.cout(\cpu1|Add1~11 ));
// synopsys translate_off
defparam \cpu1|Add1~10 .lut_mask = 16'h9617;
defparam \cpu1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneiii_lcell_comb \cpu1|Add1~12 (
// Equation(s):
// \cpu1|Add1~12_combout  = ((\cpu1|ir_q [6] $ (\cpu1|pc_out [6] $ (!\cpu1|Add1~11 )))) # (GND)
// \cpu1|Add1~13  = CARRY((\cpu1|ir_q [6] & ((\cpu1|pc_out [6]) # (!\cpu1|Add1~11 ))) # (!\cpu1|ir_q [6] & (\cpu1|pc_out [6] & !\cpu1|Add1~11 )))

	.dataa(\cpu1|ir_q [6]),
	.datab(\cpu1|pc_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~11 ),
	.combout(\cpu1|Add1~12_combout ),
	.cout(\cpu1|Add1~13 ));
// synopsys translate_off
defparam \cpu1|Add1~12 .lut_mask = 16'h698E;
defparam \cpu1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneiii_lcell_comb \cpu1|Add1~14 (
// Equation(s):
// \cpu1|Add1~14_combout  = (\cpu1|pc_out [7] & ((\cpu1|ir_q [7] & (\cpu1|Add1~13  & VCC)) # (!\cpu1|ir_q [7] & (!\cpu1|Add1~13 )))) # (!\cpu1|pc_out [7] & ((\cpu1|ir_q [7] & (!\cpu1|Add1~13 )) # (!\cpu1|ir_q [7] & ((\cpu1|Add1~13 ) # (GND)))))
// \cpu1|Add1~15  = CARRY((\cpu1|pc_out [7] & (!\cpu1|ir_q [7] & !\cpu1|Add1~13 )) # (!\cpu1|pc_out [7] & ((!\cpu1|Add1~13 ) # (!\cpu1|ir_q [7]))))

	.dataa(\cpu1|pc_out [7]),
	.datab(\cpu1|ir_q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~13 ),
	.combout(\cpu1|Add1~14_combout ),
	.cout(\cpu1|Add1~15 ));
// synopsys translate_off
defparam \cpu1|Add1~14 .lut_mask = 16'h9617;
defparam \cpu1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneiii_lcell_comb \cpu1|Add1~16 (
// Equation(s):
// \cpu1|Add1~16_combout  = ((\cpu1|pc_out [8] $ (\cpu1|ir_q [8] $ (!\cpu1|Add1~15 )))) # (GND)
// \cpu1|Add1~17  = CARRY((\cpu1|pc_out [8] & ((\cpu1|ir_q [8]) # (!\cpu1|Add1~15 ))) # (!\cpu1|pc_out [8] & (\cpu1|ir_q [8] & !\cpu1|Add1~15 )))

	.dataa(\cpu1|pc_out [8]),
	.datab(\cpu1|ir_q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~15 ),
	.combout(\cpu1|Add1~16_combout ),
	.cout(\cpu1|Add1~17 ));
// synopsys translate_off
defparam \cpu1|Add1~16 .lut_mask = 16'h698E;
defparam \cpu1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneiii_lcell_comb \cpu1|Add1~18 (
// Equation(s):
// \cpu1|Add1~18_combout  = (\cpu1|pc_out [9] & ((\cpu1|ir_q [8] & (\cpu1|Add1~17  & VCC)) # (!\cpu1|ir_q [8] & (!\cpu1|Add1~17 )))) # (!\cpu1|pc_out [9] & ((\cpu1|ir_q [8] & (!\cpu1|Add1~17 )) # (!\cpu1|ir_q [8] & ((\cpu1|Add1~17 ) # (GND)))))
// \cpu1|Add1~19  = CARRY((\cpu1|pc_out [9] & (!\cpu1|ir_q [8] & !\cpu1|Add1~17 )) # (!\cpu1|pc_out [9] & ((!\cpu1|Add1~17 ) # (!\cpu1|ir_q [8]))))

	.dataa(\cpu1|pc_out [9]),
	.datab(\cpu1|ir_q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~17 ),
	.combout(\cpu1|Add1~18_combout ),
	.cout(\cpu1|Add1~19 ));
// synopsys translate_off
defparam \cpu1|Add1~18 .lut_mask = 16'h9617;
defparam \cpu1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneiii_lcell_comb \cpu1|Add1~0 (
// Equation(s):
// \cpu1|Add1~0_combout  = (\cpu1|ir_q [0] & (\cpu1|pc_out [0] $ (VCC))) # (!\cpu1|ir_q [0] & (\cpu1|pc_out [0] & VCC))
// \cpu1|Add1~1  = CARRY((\cpu1|ir_q [0] & \cpu1|pc_out [0]))

	.dataa(\cpu1|ir_q [0]),
	.datab(\cpu1|pc_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add1~0_combout ),
	.cout(\cpu1|Add1~1 ));
// synopsys translate_off
defparam \cpu1|Add1~0 .lut_mask = 16'h6688;
defparam \cpu1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneiii_lcell_comb \cpu1|Add1~2 (
// Equation(s):
// \cpu1|Add1~2_combout  = (\cpu1|ir_q [1] & ((\cpu1|pc_out [1] & (\cpu1|Add1~1  & VCC)) # (!\cpu1|pc_out [1] & (!\cpu1|Add1~1 )))) # (!\cpu1|ir_q [1] & ((\cpu1|pc_out [1] & (!\cpu1|Add1~1 )) # (!\cpu1|pc_out [1] & ((\cpu1|Add1~1 ) # (GND)))))
// \cpu1|Add1~3  = CARRY((\cpu1|ir_q [1] & (!\cpu1|pc_out [1] & !\cpu1|Add1~1 )) # (!\cpu1|ir_q [1] & ((!\cpu1|Add1~1 ) # (!\cpu1|pc_out [1]))))

	.dataa(\cpu1|ir_q [1]),
	.datab(\cpu1|pc_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~1 ),
	.combout(\cpu1|Add1~2_combout ),
	.cout(\cpu1|Add1~3 ));
// synopsys translate_off
defparam \cpu1|Add1~2 .lut_mask = 16'h9617;
defparam \cpu1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneiii_lcell_comb \cpu1|Add1~4 (
// Equation(s):
// \cpu1|Add1~4_combout  = ((\cpu1|ir_q [2] $ (\cpu1|pc_out [2] $ (!\cpu1|Add1~3 )))) # (GND)
// \cpu1|Add1~5  = CARRY((\cpu1|ir_q [2] & ((\cpu1|pc_out [2]) # (!\cpu1|Add1~3 ))) # (!\cpu1|ir_q [2] & (\cpu1|pc_out [2] & !\cpu1|Add1~3 )))

	.dataa(\cpu1|ir_q [2]),
	.datab(\cpu1|pc_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~3 ),
	.combout(\cpu1|Add1~4_combout ),
	.cout(\cpu1|Add1~5 ));
// synopsys translate_off
defparam \cpu1|Add1~4 .lut_mask = 16'h698E;
defparam \cpu1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneiii_lcell_comb \cpu1|Add1~6 (
// Equation(s):
// \cpu1|Add1~6_combout  = (\cpu1|pc_out [3] & ((\cpu1|ir_q [3] & (\cpu1|Add1~5  & VCC)) # (!\cpu1|ir_q [3] & (!\cpu1|Add1~5 )))) # (!\cpu1|pc_out [3] & ((\cpu1|ir_q [3] & (!\cpu1|Add1~5 )) # (!\cpu1|ir_q [3] & ((\cpu1|Add1~5 ) # (GND)))))
// \cpu1|Add1~7  = CARRY((\cpu1|pc_out [3] & (!\cpu1|ir_q [3] & !\cpu1|Add1~5 )) # (!\cpu1|pc_out [3] & ((!\cpu1|Add1~5 ) # (!\cpu1|ir_q [3]))))

	.dataa(\cpu1|pc_out [3]),
	.datab(\cpu1|ir_q [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~5 ),
	.combout(\cpu1|Add1~6_combout ),
	.cout(\cpu1|Add1~7 ));
// synopsys translate_off
defparam \cpu1|Add1~6 .lut_mask = 16'h9617;
defparam \cpu1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneiii_lcell_comb \cpu1|Add1~8 (
// Equation(s):
// \cpu1|Add1~8_combout  = ((\cpu1|ir_q [4] $ (\cpu1|pc_out [4] $ (!\cpu1|Add1~7 )))) # (GND)
// \cpu1|Add1~9  = CARRY((\cpu1|ir_q [4] & ((\cpu1|pc_out [4]) # (!\cpu1|Add1~7 ))) # (!\cpu1|ir_q [4] & (\cpu1|pc_out [4] & !\cpu1|Add1~7 )))

	.dataa(\cpu1|ir_q [4]),
	.datab(\cpu1|pc_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add1~7 ),
	.combout(\cpu1|Add1~8_combout ),
	.cout(\cpu1|Add1~9 ));
// synopsys translate_off
defparam \cpu1|Add1~8 .lut_mask = 16'h698E;
defparam \cpu1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneiii_lcell_comb \cpu1|Add3~0 (
// Equation(s):
// \cpu1|Add3~0_combout  = \cpu1|Add1~0_combout  $ (VCC)
// \cpu1|Add3~1  = CARRY(\cpu1|Add1~0_combout )

	.dataa(\cpu1|Add1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu1|Add3~0_combout ),
	.cout(\cpu1|Add3~1 ));
// synopsys translate_off
defparam \cpu1|Add3~0 .lut_mask = 16'h55AA;
defparam \cpu1|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneiii_lcell_comb \cpu1|Add3~2 (
// Equation(s):
// \cpu1|Add3~2_combout  = (\cpu1|Add1~2_combout  & (\cpu1|Add3~1  & VCC)) # (!\cpu1|Add1~2_combout  & (!\cpu1|Add3~1 ))
// \cpu1|Add3~3  = CARRY((!\cpu1|Add1~2_combout  & !\cpu1|Add3~1 ))

	.dataa(gnd),
	.datab(\cpu1|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~1 ),
	.combout(\cpu1|Add3~2_combout ),
	.cout(\cpu1|Add3~3 ));
// synopsys translate_off
defparam \cpu1|Add3~2 .lut_mask = 16'hC303;
defparam \cpu1|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneiii_lcell_comb \cpu1|Add3~4 (
// Equation(s):
// \cpu1|Add3~4_combout  = (\cpu1|Add1~4_combout  & ((GND) # (!\cpu1|Add3~3 ))) # (!\cpu1|Add1~4_combout  & (\cpu1|Add3~3  $ (GND)))
// \cpu1|Add3~5  = CARRY((\cpu1|Add1~4_combout ) # (!\cpu1|Add3~3 ))

	.dataa(gnd),
	.datab(\cpu1|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~3 ),
	.combout(\cpu1|Add3~4_combout ),
	.cout(\cpu1|Add3~5 ));
// synopsys translate_off
defparam \cpu1|Add3~4 .lut_mask = 16'h3CCF;
defparam \cpu1|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneiii_lcell_comb \cpu1|Add3~6 (
// Equation(s):
// \cpu1|Add3~6_combout  = (\cpu1|Add1~6_combout  & (\cpu1|Add3~5  & VCC)) # (!\cpu1|Add1~6_combout  & (!\cpu1|Add3~5 ))
// \cpu1|Add3~7  = CARRY((!\cpu1|Add1~6_combout  & !\cpu1|Add3~5 ))

	.dataa(\cpu1|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~5 ),
	.combout(\cpu1|Add3~6_combout ),
	.cout(\cpu1|Add3~7 ));
// synopsys translate_off
defparam \cpu1|Add3~6 .lut_mask = 16'hA505;
defparam \cpu1|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneiii_lcell_comb \cpu1|Add3~8 (
// Equation(s):
// \cpu1|Add3~8_combout  = (\cpu1|Add1~8_combout  & ((GND) # (!\cpu1|Add3~7 ))) # (!\cpu1|Add1~8_combout  & (\cpu1|Add3~7  $ (GND)))
// \cpu1|Add3~9  = CARRY((\cpu1|Add1~8_combout ) # (!\cpu1|Add3~7 ))

	.dataa(\cpu1|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~7 ),
	.combout(\cpu1|Add3~8_combout ),
	.cout(\cpu1|Add3~9 ));
// synopsys translate_off
defparam \cpu1|Add3~8 .lut_mask = 16'h5AAF;
defparam \cpu1|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneiii_lcell_comb \cpu1|Add3~10 (
// Equation(s):
// \cpu1|Add3~10_combout  = (\cpu1|Add1~10_combout  & (\cpu1|Add3~9  & VCC)) # (!\cpu1|Add1~10_combout  & (!\cpu1|Add3~9 ))
// \cpu1|Add3~11  = CARRY((!\cpu1|Add1~10_combout  & !\cpu1|Add3~9 ))

	.dataa(\cpu1|Add1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~9 ),
	.combout(\cpu1|Add3~10_combout ),
	.cout(\cpu1|Add3~11 ));
// synopsys translate_off
defparam \cpu1|Add3~10 .lut_mask = 16'hA505;
defparam \cpu1|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneiii_lcell_comb \cpu1|Add3~12 (
// Equation(s):
// \cpu1|Add3~12_combout  = (\cpu1|Add1~12_combout  & ((GND) # (!\cpu1|Add3~11 ))) # (!\cpu1|Add1~12_combout  & (\cpu1|Add3~11  $ (GND)))
// \cpu1|Add3~13  = CARRY((\cpu1|Add1~12_combout ) # (!\cpu1|Add3~11 ))

	.dataa(\cpu1|Add1~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~11 ),
	.combout(\cpu1|Add3~12_combout ),
	.cout(\cpu1|Add3~13 ));
// synopsys translate_off
defparam \cpu1|Add3~12 .lut_mask = 16'h5AAF;
defparam \cpu1|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneiii_lcell_comb \cpu1|Add3~14 (
// Equation(s):
// \cpu1|Add3~14_combout  = (\cpu1|Add1~14_combout  & (\cpu1|Add3~13  & VCC)) # (!\cpu1|Add1~14_combout  & (!\cpu1|Add3~13 ))
// \cpu1|Add3~15  = CARRY((!\cpu1|Add1~14_combout  & !\cpu1|Add3~13 ))

	.dataa(\cpu1|Add1~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~13 ),
	.combout(\cpu1|Add3~14_combout ),
	.cout(\cpu1|Add3~15 ));
// synopsys translate_off
defparam \cpu1|Add3~14 .lut_mask = 16'hA505;
defparam \cpu1|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneiii_lcell_comb \cpu1|Add3~16 (
// Equation(s):
// \cpu1|Add3~16_combout  = (\cpu1|Add1~16_combout  & ((GND) # (!\cpu1|Add3~15 ))) # (!\cpu1|Add1~16_combout  & (\cpu1|Add3~15  $ (GND)))
// \cpu1|Add3~17  = CARRY((\cpu1|Add1~16_combout ) # (!\cpu1|Add3~15 ))

	.dataa(gnd),
	.datab(\cpu1|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~15 ),
	.combout(\cpu1|Add3~16_combout ),
	.cout(\cpu1|Add3~17 ));
// synopsys translate_off
defparam \cpu1|Add3~16 .lut_mask = 16'h3CCF;
defparam \cpu1|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneiii_lcell_comb \cpu1|Add3~18 (
// Equation(s):
// \cpu1|Add3~18_combout  = (\cpu1|Add1~18_combout  & (\cpu1|Add3~17  & VCC)) # (!\cpu1|Add1~18_combout  & (!\cpu1|Add3~17 ))
// \cpu1|Add3~19  = CARRY((!\cpu1|Add1~18_combout  & !\cpu1|Add3~17 ))

	.dataa(gnd),
	.datab(\cpu1|Add1~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add3~17 ),
	.combout(\cpu1|Add3~18_combout ),
	.cout(\cpu1|Add3~19 ));
// synopsys translate_off
defparam \cpu1|Add3~18 .lut_mask = 16'hC303;
defparam \cpu1|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneiii_lcell_comb \cpu1|pc_out~25 (
// Equation(s):
// \cpu1|pc_out~25_combout  = (\cpu1|ir_q [9] & ((\cpu1|sel_pc.0001~0_combout ) # ((\cpu1|sel_pc.0011~1_combout  & \cpu1|Add3~18_combout )))) # (!\cpu1|ir_q [9] & (\cpu1|sel_pc.0011~1_combout  & ((\cpu1|Add3~18_combout ))))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|sel_pc.0011~1_combout ),
	.datac(\cpu1|sel_pc.0001~0_combout ),
	.datad(\cpu1|Add3~18_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~25 .lut_mask = 16'hECA0;
defparam \cpu1|pc_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N2
cycloneiii_lcell_comb \cpu1|pc_out~26 (
// Equation(s):
// \cpu1|pc_out~26_combout  = (\cpu1|pc_out~25_combout ) # ((!\cpu1|sel_pc.0100~0_combout  & \cpu1|Add4~18_combout ))

	.dataa(gnd),
	.datab(\cpu1|sel_pc.0100~0_combout ),
	.datac(\cpu1|Add4~18_combout ),
	.datad(\cpu1|pc_out~25_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~26 .lut_mask = 16'hFF30;
defparam \cpu1|pc_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneiii_lcell_comb \cpu1|pc_out~28 (
// Equation(s):
// \cpu1|pc_out~28_combout  = (\cpu1|pc_out~27_combout ) # ((\cpu1|pc_out~26_combout ) # ((\cpu1|Add2~18_combout  & \cpu1|sel_pc.0000~0_combout )))

	.dataa(\cpu1|pc_out~27_combout ),
	.datab(\cpu1|Add2~18_combout ),
	.datac(\cpu1|sel_pc.0000~0_combout ),
	.datad(\cpu1|pc_out~26_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~28 .lut_mask = 16'hFFEA;
defparam \cpu1|pc_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneiii_lcell_comb \cpu1|pc_out[4]~4 (
// Equation(s):
// \cpu1|pc_out[4]~4_combout  = (!\cpu1|Selector27~3_combout ) # (!\BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|Selector27~3_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out[4]~4 .lut_mask = 16'h0FFF;
defparam \cpu1|pc_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \cpu1|pc_out[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[9] .is_wysiwyg = "true";
defparam \cpu1|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneiii_lcell_comb \cpu1|mar_q~7 (
// Equation(s):
// \cpu1|mar_q~7_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [9])

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(\cpu1|pc_out [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|mar_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~7 .lut_mask = 16'hA0A0;
defparam \cpu1|mar_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \cpu1|mar_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[9] .is_wysiwyg = "true";
defparam \cpu1|mar_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneiii_lcell_comb \cpu1|rom|WideNor0~10 (
// Equation(s):
// \cpu1|rom|WideNor0~10_combout  = (\cpu1|mar_q [3] & ((\cpu1|mar_q [2] & ((\cpu1|mar_q [0]) # (!\cpu1|mar_q [1]))) # (!\cpu1|mar_q [2] & (\cpu1|mar_q [0] $ (\cpu1|mar_q [1]))))) # (!\cpu1|mar_q [3] & ((\cpu1|mar_q [2] & ((\cpu1|mar_q [1]) # (!\cpu1|mar_q 
// [0]))) # (!\cpu1|mar_q [2] & ((\cpu1|mar_q [0]) # (!\cpu1|mar_q [1])))))

	.dataa(\cpu1|mar_q [3]),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|mar_q [0]),
	.datad(\cpu1|mar_q [1]),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0~10 .lut_mask = 16'hD6BD;
defparam \cpu1|rom|WideNor0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiii_lcell_comb \cpu1|rom|WideNor0~11 (
// Equation(s):
// \cpu1|rom|WideNor0~11_combout  = (\cpu1|mar_q [3]) # ((\cpu1|mar_q [2] & (\cpu1|mar_q [0] $ (\cpu1|mar_q [1]))) # (!\cpu1|mar_q [2] & ((\cpu1|mar_q [1]) # (!\cpu1|mar_q [0]))))

	.dataa(\cpu1|mar_q [2]),
	.datab(\cpu1|mar_q [0]),
	.datac(\cpu1|mar_q [3]),
	.datad(\cpu1|mar_q [1]),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0~11 .lut_mask = 16'hF7F9;
defparam \cpu1|rom|WideNor0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneiii_lcell_comb \cpu1|rom|WideNor0~9 (
// Equation(s):
// \cpu1|rom|WideNor0~9_combout  = (\cpu1|mar_q [4] & ((\cpu1|rom|WideNor0~11_combout ))) # (!\cpu1|mar_q [4] & (\cpu1|rom|WideNor0~10_combout ))

	.dataa(\cpu1|mar_q [4]),
	.datab(\cpu1|rom|WideNor0~10_combout ),
	.datac(gnd),
	.datad(\cpu1|rom|WideNor0~11_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0~9 .lut_mask = 16'hEE44;
defparam \cpu1|rom|WideNor0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneiii_lcell_comb \cpu1|rom|WideNor0~5 (
// Equation(s):
// \cpu1|rom|WideNor0~5_combout  = (\cpu1|mar_q [5]) # ((\cpu1|mar_q [10]) # ((\cpu1|mar_q [9]) # (\cpu1|rom|WideNor0~9_combout )))

	.dataa(\cpu1|mar_q [5]),
	.datab(\cpu1|mar_q [10]),
	.datac(\cpu1|mar_q [9]),
	.datad(\cpu1|rom|WideNor0~9_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0~5 .lut_mask = 16'hFFFE;
defparam \cpu1|rom|WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneiii_lcell_comb \cpu1|mar_q~5 (
// Equation(s):
// \cpu1|mar_q~5_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|pc_out [7]),
	.cin(gnd),
	.combout(\cpu1|mar_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~5 .lut_mask = 16'hF000;
defparam \cpu1|mar_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \cpu1|mar_q[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[7] .is_wysiwyg = "true";
defparam \cpu1|mar_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneiii_lcell_comb \cpu1|mar_q~4 (
// Equation(s):
// \cpu1|mar_q~4_combout  = (\cpu1|pc_out [6] & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(\cpu1|pc_out [6]),
	.datac(\BTN[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|mar_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~4 .lut_mask = 16'hC0C0;
defparam \cpu1|mar_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \cpu1|mar_q[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[6] .is_wysiwyg = "true";
defparam \cpu1|mar_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneiii_lcell_comb \cpu1|rom|WideNor0~22 (
// Equation(s):
// \cpu1|rom|WideNor0~22_combout  = (\cpu1|rom|WideNor0~5_combout ) # ((\cpu1|mar_q [7]) # ((\cpu1|mar_q [6]) # (\cpu1|mar_q [8])))

	.dataa(\cpu1|rom|WideNor0~5_combout ),
	.datab(\cpu1|mar_q [7]),
	.datac(\cpu1|mar_q [6]),
	.datad(\cpu1|mar_q [8]),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0~22 .lut_mask = 16'hFFFE;
defparam \cpu1|rom|WideNor0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneiii_lcell_comb \cpu1|ir_q~44 (
// Equation(s):
// \cpu1|ir_q~44_combout  = (\cpu1|load_ir~0_combout  & (((!\cpu1|rom|WideNor0~22_combout )) # (!\cpu1|rom|WideOr8~2_combout ))) # (!\cpu1|load_ir~0_combout  & (((\cpu1|ir_q [4]))))

	.dataa(\cpu1|rom|WideOr8~2_combout ),
	.datab(\cpu1|ir_q [4]),
	.datac(\cpu1|load_ir~0_combout ),
	.datad(\cpu1|rom|WideNor0~22_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~44 .lut_mask = 16'h5CFC;
defparam \cpu1|ir_q~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneiii_lcell_comb \cpu1|ir_q~45 (
// Equation(s):
// \cpu1|ir_q~45_combout  = (\cpu1|ir_q~44_combout  & !\cpu1|reset_ir~6_combout )

	.dataa(gnd),
	.datab(\cpu1|ir_q~44_combout ),
	.datac(gnd),
	.datad(\cpu1|reset_ir~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~45 .lut_mask = 16'h00CC;
defparam \cpu1|ir_q~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \cpu1|ir_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[4] .is_wysiwyg = "true";
defparam \cpu1|ir_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneiii_lcell_comb \cpu1|pc_out~33 (
// Equation(s):
// \cpu1|pc_out~33_combout  = (\cpu1|sel_pc.0011~1_combout  & ((\cpu1|Add3~10_combout ) # ((\cpu1|ir_q [5] & \cpu1|sel_pc.0001~0_combout )))) # (!\cpu1|sel_pc.0011~1_combout  & (\cpu1|ir_q [5] & (\cpu1|sel_pc.0001~0_combout )))

	.dataa(\cpu1|sel_pc.0011~1_combout ),
	.datab(\cpu1|ir_q [5]),
	.datac(\cpu1|sel_pc.0001~0_combout ),
	.datad(\cpu1|Add3~10_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~33 .lut_mask = 16'hEAC0;
defparam \cpu1|pc_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneiii_lcell_comb \cpu1|pc_out~34 (
// Equation(s):
// \cpu1|pc_out~34_combout  = (\cpu1|pc_out~33_combout ) # ((!\cpu1|sel_pc.0100~0_combout  & \cpu1|Add4~10_combout ))

	.dataa(\cpu1|sel_pc.0100~0_combout ),
	.datab(gnd),
	.datac(\cpu1|pc_out~33_combout ),
	.datad(\cpu1|Add4~10_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~34 .lut_mask = 16'hF5F0;
defparam \cpu1|pc_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \cpu1|Stack|stack_rtl_0_bypass[14] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneiii_lcell_comb \cpu1|pc_out~35 (
// Equation(s):
// \cpu1|pc_out~35_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a5 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [14]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [14]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~35 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiii_lcell_comb \cpu1|Add2~6 (
// Equation(s):
// \cpu1|Add2~6_combout  = (\cpu1|pc_out [3] & (!\cpu1|Add2~5 )) # (!\cpu1|pc_out [3] & ((\cpu1|Add2~5 ) # (GND)))
// \cpu1|Add2~7  = CARRY((!\cpu1|Add2~5 ) # (!\cpu1|pc_out [3]))

	.dataa(gnd),
	.datab(\cpu1|pc_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~5 ),
	.combout(\cpu1|Add2~6_combout ),
	.cout(\cpu1|Add2~7 ));
// synopsys translate_off
defparam \cpu1|Add2~6 .lut_mask = 16'h3C3F;
defparam \cpu1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiii_lcell_comb \cpu1|Add2~8 (
// Equation(s):
// \cpu1|Add2~8_combout  = (\cpu1|pc_out [4] & (\cpu1|Add2~7  $ (GND))) # (!\cpu1|pc_out [4] & (!\cpu1|Add2~7  & VCC))
// \cpu1|Add2~9  = CARRY((\cpu1|pc_out [4] & !\cpu1|Add2~7 ))

	.dataa(\cpu1|pc_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~7 ),
	.combout(\cpu1|Add2~8_combout ),
	.cout(\cpu1|Add2~9 ));
// synopsys translate_off
defparam \cpu1|Add2~8 .lut_mask = 16'hA50A;
defparam \cpu1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiii_lcell_comb \cpu1|Add2~10 (
// Equation(s):
// \cpu1|Add2~10_combout  = (\cpu1|pc_out [5] & (!\cpu1|Add2~9 )) # (!\cpu1|pc_out [5] & ((\cpu1|Add2~9 ) # (GND)))
// \cpu1|Add2~11  = CARRY((!\cpu1|Add2~9 ) # (!\cpu1|pc_out [5]))

	.dataa(\cpu1|pc_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~9 ),
	.combout(\cpu1|Add2~10_combout ),
	.cout(\cpu1|Add2~11 ));
// synopsys translate_off
defparam \cpu1|Add2~10 .lut_mask = 16'h5A5F;
defparam \cpu1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneiii_lcell_comb \cpu1|pc_out~36 (
// Equation(s):
// \cpu1|pc_out~36_combout  = (\cpu1|pc_out~34_combout ) # ((\cpu1|pc_out~35_combout ) # ((\cpu1|sel_pc.0000~0_combout  & \cpu1|Add2~10_combout )))

	.dataa(\cpu1|pc_out~34_combout ),
	.datab(\cpu1|pc_out~35_combout ),
	.datac(\cpu1|sel_pc.0000~0_combout ),
	.datad(\cpu1|Add2~10_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~36 .lut_mask = 16'hFEEE;
defparam \cpu1|pc_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \cpu1|pc_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[5] .is_wysiwyg = "true";
defparam \cpu1|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneiii_lcell_comb \cpu1|pc_out~31 (
// Equation(s):
// \cpu1|pc_out~31_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a4 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [13]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [13]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~31 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneiii_lcell_comb \cpu1|pc_out~29 (
// Equation(s):
// \cpu1|pc_out~29_combout  = (\cpu1|sel_pc.0011~1_combout  & ((\cpu1|Add3~8_combout ) # ((\cpu1|sel_pc.0001~0_combout  & \cpu1|ir_q [4])))) # (!\cpu1|sel_pc.0011~1_combout  & (\cpu1|sel_pc.0001~0_combout  & ((\cpu1|ir_q [4]))))

	.dataa(\cpu1|sel_pc.0011~1_combout ),
	.datab(\cpu1|sel_pc.0001~0_combout ),
	.datac(\cpu1|Add3~8_combout ),
	.datad(\cpu1|ir_q [4]),
	.cin(gnd),
	.combout(\cpu1|pc_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~29 .lut_mask = 16'hECA0;
defparam \cpu1|pc_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneiii_lcell_comb \cpu1|pc_out~30 (
// Equation(s):
// \cpu1|pc_out~30_combout  = (\cpu1|pc_out~29_combout ) # ((!\cpu1|sel_pc.0100~0_combout  & \cpu1|Add4~8_combout ))

	.dataa(\cpu1|sel_pc.0100~0_combout ),
	.datab(\cpu1|Add4~8_combout ),
	.datac(gnd),
	.datad(\cpu1|pc_out~29_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~30 .lut_mask = 16'hFF44;
defparam \cpu1|pc_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneiii_lcell_comb \cpu1|pc_out~32 (
// Equation(s):
// \cpu1|pc_out~32_combout  = (\cpu1|pc_out~31_combout ) # ((\cpu1|pc_out~30_combout ) # ((\cpu1|Add2~8_combout  & \cpu1|sel_pc.0000~0_combout )))

	.dataa(\cpu1|pc_out~31_combout ),
	.datab(\cpu1|Add2~8_combout ),
	.datac(\cpu1|sel_pc.0000~0_combout ),
	.datad(\cpu1|pc_out~30_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~32 .lut_mask = 16'hFFEA;
defparam \cpu1|pc_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \cpu1|pc_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[4] .is_wysiwyg = "true";
defparam \cpu1|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneiii_lcell_comb \cpu1|mar_q~8 (
// Equation(s):
// \cpu1|mar_q~8_combout  = (\cpu1|pc_out [4] & \BTN[0]~input_o )

	.dataa(\cpu1|pc_out [4]),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|mar_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~8 .lut_mask = 16'hA0A0;
defparam \cpu1|mar_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \cpu1|mar_q[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[4] .is_wysiwyg = "true";
defparam \cpu1|mar_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneiii_lcell_comb \cpu1|rom|Equal16~0 (
// Equation(s):
// \cpu1|rom|Equal16~0_combout  = (\cpu1|mar_q [4] & (!\cpu1|mar_q [10] & (\cpu1|rom|Equal0~0_combout  & !\cpu1|mar_q [5])))

	.dataa(\cpu1|mar_q [4]),
	.datab(\cpu1|mar_q [10]),
	.datac(\cpu1|rom|Equal0~0_combout ),
	.datad(\cpu1|mar_q [5]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal16~0 .lut_mask = 16'h0020;
defparam \cpu1|rom|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneiii_lcell_comb \cpu1|ir_q~59 (
// Equation(s):
// \cpu1|ir_q~59_combout  = (((!\cpu1|mar_q [0]) # (!\cpu1|rom|Equal16~0_combout )) # (!\cpu1|mar_q [3])) # (!\cpu1|mar_q [1])

	.dataa(\cpu1|mar_q [1]),
	.datab(\cpu1|mar_q [3]),
	.datac(\cpu1|rom|Equal16~0_combout ),
	.datad(\cpu1|mar_q [0]),
	.cin(gnd),
	.combout(\cpu1|ir_q~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~59 .lut_mask = 16'h7FFF;
defparam \cpu1|ir_q~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiii_lcell_comb \cpu1|rom|Equal24~0 (
// Equation(s):
// \cpu1|rom|Equal24~0_combout  = (!\cpu1|mar_q [2] & (\cpu1|rom|Equal0~2_combout  & (\cpu1|mar_q [3] & \cpu1|rom|Equal16~0_combout )))

	.dataa(\cpu1|mar_q [2]),
	.datab(\cpu1|rom|Equal0~2_combout ),
	.datac(\cpu1|mar_q [3]),
	.datad(\cpu1|rom|Equal16~0_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal24~0 .lut_mask = 16'h4000;
defparam \cpu1|rom|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneiii_lcell_comb \cpu1|rom|Equal0~1 (
// Equation(s):
// \cpu1|rom|Equal0~1_combout  = (!\cpu1|mar_q [4] & (!\cpu1|mar_q [10] & (\cpu1|rom|Equal0~0_combout  & !\cpu1|mar_q [5])))

	.dataa(\cpu1|mar_q [4]),
	.datab(\cpu1|mar_q [10]),
	.datac(\cpu1|rom|Equal0~0_combout ),
	.datad(\cpu1|mar_q [5]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal0~1 .lut_mask = 16'h0010;
defparam \cpu1|rom|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneiii_lcell_comb \cpu1|rom|Equal16~1 (
// Equation(s):
// \cpu1|rom|Equal16~1_combout  = (!\cpu1|mar_q [2] & (\cpu1|rom|Equal16~0_combout  & !\cpu1|mar_q [3]))

	.dataa(gnd),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|rom|Equal16~0_combout ),
	.datad(\cpu1|mar_q [3]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal16~1 .lut_mask = 16'h0030;
defparam \cpu1|rom|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneiii_lcell_comb \cpu1|ir_q~31 (
// Equation(s):
// \cpu1|ir_q~31_combout  = (\cpu1|mar_q [2] & (((\cpu1|rom|Equal3~0_combout  & \cpu1|mar_q [3])))) # (!\cpu1|mar_q [2] & (!\cpu1|mar_q [3] & ((\cpu1|rom|Equal0~2_combout ) # (\cpu1|rom|Equal3~0_combout ))))

	.dataa(\cpu1|rom|Equal0~2_combout ),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|rom|Equal3~0_combout ),
	.datad(\cpu1|mar_q [3]),
	.cin(gnd),
	.combout(\cpu1|ir_q~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~31 .lut_mask = 16'hC032;
defparam \cpu1|ir_q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneiii_lcell_comb \cpu1|ir_q~32 (
// Equation(s):
// \cpu1|ir_q~32_combout  = (\cpu1|rom|Equal0~1_combout  & (!\cpu1|ir_q~31_combout  & ((!\cpu1|rom|Equal16~1_combout ) # (!\cpu1|rom|Equal2~0_combout )))) # (!\cpu1|rom|Equal0~1_combout  & (((!\cpu1|rom|Equal16~1_combout )) # (!\cpu1|rom|Equal2~0_combout )))

	.dataa(\cpu1|rom|Equal0~1_combout ),
	.datab(\cpu1|rom|Equal2~0_combout ),
	.datac(\cpu1|rom|Equal16~1_combout ),
	.datad(\cpu1|ir_q~31_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~32 .lut_mask = 16'h153F;
defparam \cpu1|ir_q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneiii_lcell_comb \cpu1|ir_q~33 (
// Equation(s):
// \cpu1|ir_q~33_combout  = (!\cpu1|rom|Equal24~0_combout  & (\cpu1|ir_q~32_combout  & ((!\cpu1|rom|Equal24~1_combout ) # (!\cpu1|rom|Equal2~0_combout ))))

	.dataa(\cpu1|rom|Equal2~0_combout ),
	.datab(\cpu1|rom|Equal24~1_combout ),
	.datac(\cpu1|rom|Equal24~0_combout ),
	.datad(\cpu1|ir_q~32_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~33 .lut_mask = 16'h0700;
defparam \cpu1|ir_q~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiii_lcell_comb \cpu1|ir_q~34 (
// Equation(s):
// \cpu1|ir_q~34_combout  = (\cpu1|rom|Equal32~1_combout  & (!\cpu1|rom|Equal1~0_combout  & ((\cpu1|ps.T6~q ) # (\cpu1|ps.T3~q )))) # (!\cpu1|rom|Equal32~1_combout  & ((\cpu1|ps.T6~q ) # ((\cpu1|ps.T3~q ))))

	.dataa(\cpu1|rom|Equal32~1_combout ),
	.datab(\cpu1|ps.T6~q ),
	.datac(\cpu1|ps.T3~q ),
	.datad(\cpu1|rom|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~34 .lut_mask = 16'h54FC;
defparam \cpu1|ir_q~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiii_lcell_comb \cpu1|rom|WideNor0 (
// Equation(s):
// \cpu1|rom|WideNor0~combout  = (((\cpu1|rom|Equal24~0_combout ) # (!\cpu1|ir_q~57_combout )) # (!\cpu1|rom|WideNor0~21_combout )) # (!\cpu1|rom|WideNor0~22_combout )

	.dataa(\cpu1|rom|WideNor0~22_combout ),
	.datab(\cpu1|rom|WideNor0~21_combout ),
	.datac(\cpu1|rom|Equal24~0_combout ),
	.datad(\cpu1|ir_q~57_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0 .lut_mask = 16'hF7FF;
defparam \cpu1|rom|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiii_lcell_comb \cpu1|ir_q~35 (
// Equation(s):
// \cpu1|ir_q~35_combout  = (\cpu1|ir_q~33_combout  & (\cpu1|ir_q~60_combout  & (\cpu1|ir_q~34_combout  & \cpu1|rom|WideNor0~combout )))

	.dataa(\cpu1|ir_q~33_combout ),
	.datab(\cpu1|ir_q~60_combout ),
	.datac(\cpu1|ir_q~34_combout ),
	.datad(\cpu1|rom|WideNor0~combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~35 .lut_mask = 16'h8000;
defparam \cpu1|ir_q~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneiii_lcell_comb \cpu1|rom|Equal12~0 (
// Equation(s):
// \cpu1|rom|Equal12~0_combout  = (\cpu1|mar_q [3] & (\cpu1|mar_q [2] & (\cpu1|rom|Equal0~1_combout  & \cpu1|rom|Equal0~2_combout )))

	.dataa(\cpu1|mar_q [3]),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|rom|Equal0~1_combout ),
	.datad(\cpu1|rom|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal12~0 .lut_mask = 16'h8000;
defparam \cpu1|rom|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneiii_lcell_comb \cpu1|rom|Equal20~0 (
// Equation(s):
// \cpu1|rom|Equal20~0_combout  = (\cpu1|mar_q [2] & (\cpu1|rom|Equal16~0_combout  & !\cpu1|mar_q [3]))

	.dataa(gnd),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|rom|Equal16~0_combout ),
	.datad(\cpu1|mar_q [3]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal20~0 .lut_mask = 16'h00C0;
defparam \cpu1|rom|Equal20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneiii_lcell_comb \cpu1|ir_q~58 (
// Equation(s):
// \cpu1|ir_q~58_combout  = (!\cpu1|rom|Equal12~0_combout  & (((\cpu1|mar_q [1]) # (!\cpu1|rom|Equal20~0_combout )) # (!\cpu1|mar_q [0])))

	.dataa(\cpu1|mar_q [0]),
	.datab(\cpu1|mar_q [1]),
	.datac(\cpu1|rom|Equal12~0_combout ),
	.datad(\cpu1|rom|Equal20~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~58 .lut_mask = 16'h0D0F;
defparam \cpu1|ir_q~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiii_lcell_comb \cpu1|ir_q~42 (
// Equation(s):
// \cpu1|ir_q~42_combout  = (\cpu1|ir_q~59_combout  & (\cpu1|ir_q~35_combout  & \cpu1|ir_q~58_combout ))

	.dataa(gnd),
	.datab(\cpu1|ir_q~59_combout ),
	.datac(\cpu1|ir_q~35_combout ),
	.datad(\cpu1|ir_q~58_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~42 .lut_mask = 16'hC000;
defparam \cpu1|ir_q~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneiii_lcell_comb \cpu1|ir_q~43 (
// Equation(s):
// \cpu1|ir_q~43_combout  = (!\cpu1|reset_ir~6_combout  & ((\cpu1|ir_q~42_combout ) # ((!\cpu1|load_ir~0_combout  & \cpu1|ir_q [3]))))

	.dataa(\cpu1|load_ir~0_combout ),
	.datab(\cpu1|ir_q~42_combout ),
	.datac(\cpu1|ir_q [3]),
	.datad(\cpu1|reset_ir~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~43 .lut_mask = 16'h00DC;
defparam \cpu1|ir_q~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \cpu1|ir_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[3] .is_wysiwyg = "true";
defparam \cpu1|ir_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneiii_lcell_comb \cpu1|mux1_out[3]~14 (
// Equation(s):
// \cpu1|mux1_out[3]~14_combout  = (((\cpu1|ir_q [9]) # (!\cpu1|ir_q [7])) # (!\cpu1|sel_RAM_mux.0001~0_combout )) # (!\cpu1|ir_q [8])

	.dataa(\cpu1|ir_q [8]),
	.datab(\cpu1|sel_RAM_mux.0001~0_combout ),
	.datac(\cpu1|ir_q [9]),
	.datad(\cpu1|ir_q [7]),
	.cin(gnd),
	.combout(\cpu1|mux1_out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[3]~14 .lut_mask = 16'hF7FF;
defparam \cpu1|mux1_out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \cpu1|ram|ram_rtl_0_bypass[18] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|databus[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ram|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ram|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu1|ram|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneiii_lcell_comb \cpu1|ram|ram~12 (
// Equation(s):
// \cpu1|ram|ram~12_combout  = (\cpu1|ram|ram~4_combout  & ((\cpu1|ram|ram_rtl_0_bypass [18]))) # (!\cpu1|ram|ram~4_combout  & (\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\cpu1|ram|ram~4_combout ),
	.datab(gnd),
	.datac(\cpu1|ram|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\cpu1|ram|ram_rtl_0_bypass [18]),
	.cin(gnd),
	.combout(\cpu1|ram|ram~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ram|ram~12 .lut_mask = 16'hFA50;
defparam \cpu1|ram|ram~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneiii_lcell_comb \cpu1|mux1_out[3]~15 (
// Equation(s):
// \cpu1|mux1_out[3]~15_combout  = (\cpu1|Selector45~3_combout  & (((\cpu1|mux1_out[3]~14_combout  & \cpu1|ram|ram~12_combout )))) # (!\cpu1|Selector45~3_combout  & (\cpu1|ir_q [3]))

	.dataa(\cpu1|ir_q [3]),
	.datab(\cpu1|mux1_out[3]~14_combout ),
	.datac(\cpu1|Selector45~3_combout ),
	.datad(\cpu1|ram|ram~12_combout ),
	.cin(gnd),
	.combout(\cpu1|mux1_out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mux1_out[3]~15 .lut_mask = 16'hCA0A;
defparam \cpu1|mux1_out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneiii_lcell_comb \cpu1|Selector23~6 (
// Equation(s):
// \cpu1|Selector23~6_combout  = (\cpu1|Selector23~5_combout ) # ((\cpu1|Selector20~18_combout  & (\cpu1|mux1_out[3]~15_combout  $ (\cpu1|w_q [3]))))

	.dataa(\cpu1|mux1_out[3]~15_combout ),
	.datab(\cpu1|Selector20~18_combout ),
	.datac(\cpu1|w_q [3]),
	.datad(\cpu1|Selector23~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~6 .lut_mask = 16'hFF48;
defparam \cpu1|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \cpu1|w_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Selector23~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|Selector44~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|w_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|w_q[3] .is_wysiwyg = "true";
defparam \cpu1|w_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneiii_lcell_comb \cpu1|Selector23~7 (
// Equation(s):
// \cpu1|Selector23~7_combout  = (\cpu1|Selector20~18_combout  & (\cpu1|w_q [3] $ (\cpu1|mux1_out[3]~15_combout )))

	.dataa(\cpu1|w_q [3]),
	.datab(\cpu1|Selector20~18_combout ),
	.datac(\cpu1|mux1_out[3]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector23~7 .lut_mask = 16'h4848;
defparam \cpu1|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneiii_lcell_comb \cpu1|reset_ir~4 (
// Equation(s):
// \cpu1|reset_ir~4_combout  = (!\cpu1|Selector23~7_combout  & (!\cpu1|Selector24~7_combout  & (!\cpu1|Selector24~5_combout  & !\cpu1|Selector23~5_combout )))

	.dataa(\cpu1|Selector23~7_combout ),
	.datab(\cpu1|Selector24~7_combout ),
	.datac(\cpu1|Selector24~5_combout ),
	.datad(\cpu1|Selector23~5_combout ),
	.cin(gnd),
	.combout(\cpu1|reset_ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|reset_ir~4 .lut_mask = 16'h0001;
defparam \cpu1|reset_ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneiii_lcell_comb \cpu1|Selector20~27 (
// Equation(s):
// \cpu1|Selector20~27_combout  = (\cpu1|ir_q [11] & (\cpu1|ir_q [12] & !\cpu1|ir_q [13]))

	.dataa(gnd),
	.datab(\cpu1|ir_q [11]),
	.datac(\cpu1|ir_q [12]),
	.datad(\cpu1|ir_q [13]),
	.cin(gnd),
	.combout(\cpu1|Selector20~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector20~27 .lut_mask = 16'h00C0;
defparam \cpu1|Selector20~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneiii_lcell_comb \cpu1|Mux0~0 (
// Equation(s):
// \cpu1|Mux0~0_combout  = (\cpu1|ir_q [8] & (((\cpu1|ir_q [7]) # (\cpu1|ram|ram~10_combout )))) # (!\cpu1|ir_q [8] & (\cpu1|ram|ram~6_combout  & (!\cpu1|ir_q [7])))

	.dataa(\cpu1|ir_q [8]),
	.datab(\cpu1|ram|ram~6_combout ),
	.datac(\cpu1|ir_q [7]),
	.datad(\cpu1|ram|ram~10_combout ),
	.cin(gnd),
	.combout(\cpu1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Mux0~0 .lut_mask = 16'hAEA4;
defparam \cpu1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneiii_lcell_comb \cpu1|Mux0~1 (
// Equation(s):
// \cpu1|Mux0~1_combout  = (\cpu1|ir_q [7] & ((\cpu1|Mux0~0_combout  & (\cpu1|ram|ram~12_combout )) # (!\cpu1|Mux0~0_combout  & ((\cpu1|ram|ram~8_combout ))))) # (!\cpu1|ir_q [7] & (((\cpu1|Mux0~0_combout ))))

	.dataa(\cpu1|ram|ram~12_combout ),
	.datab(\cpu1|ram|ram~8_combout ),
	.datac(\cpu1|ir_q [7]),
	.datad(\cpu1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Mux0~1 .lut_mask = 16'hAFC0;
defparam \cpu1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneiii_lcell_comb \cpu1|Mux0~2 (
// Equation(s):
// \cpu1|Mux0~2_combout  = (\cpu1|ir_q [8] & ((\cpu1|ir_q [7]) # ((\cpu1|ram|ram~9_combout )))) # (!\cpu1|ir_q [8] & (!\cpu1|ir_q [7] & ((\cpu1|ram|ram~5_combout ))))

	.dataa(\cpu1|ir_q [8]),
	.datab(\cpu1|ir_q [7]),
	.datac(\cpu1|ram|ram~9_combout ),
	.datad(\cpu1|ram|ram~5_combout ),
	.cin(gnd),
	.combout(\cpu1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Mux0~2 .lut_mask = 16'hB9A8;
defparam \cpu1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneiii_lcell_comb \cpu1|Mux0~3 (
// Equation(s):
// \cpu1|Mux0~3_combout  = (\cpu1|ir_q [7] & ((\cpu1|Mux0~2_combout  & (\cpu1|ram|ram~11_combout )) # (!\cpu1|Mux0~2_combout  & ((\cpu1|ram|ram~7_combout ))))) # (!\cpu1|ir_q [7] & (((\cpu1|Mux0~2_combout ))))

	.dataa(\cpu1|ram|ram~11_combout ),
	.datab(\cpu1|ir_q [7]),
	.datac(\cpu1|Mux0~2_combout ),
	.datad(\cpu1|ram|ram~7_combout ),
	.cin(gnd),
	.combout(\cpu1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Mux0~3 .lut_mask = 16'hBCB0;
defparam \cpu1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneiii_lcell_comb \cpu1|reset_ir~1 (
// Equation(s):
// \cpu1|reset_ir~1_combout  = (\cpu1|ps.T6~q  & ((\cpu1|ir_q [9] & ((!\cpu1|Mux0~3_combout ))) # (!\cpu1|ir_q [9] & (!\cpu1|Mux0~1_combout ))))

	.dataa(\cpu1|ir_q [9]),
	.datab(\cpu1|ps.T6~q ),
	.datac(\cpu1|Mux0~1_combout ),
	.datad(\cpu1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cpu1|reset_ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|reset_ir~1 .lut_mask = 16'h048C;
defparam \cpu1|reset_ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneiii_lcell_comb \cpu1|reset_ir~2 (
// Equation(s):
// \cpu1|reset_ir~2_combout  = (\cpu1|Selector20~27_combout  & ((\cpu1|reset_ir~1_combout ) # ((\cpu1|ps.T6~q  & !\cpu1|Selector27~1_combout )))) # (!\cpu1|Selector20~27_combout  & (\cpu1|ps.T6~q  & (!\cpu1|Selector27~1_combout )))

	.dataa(\cpu1|Selector20~27_combout ),
	.datab(\cpu1|ps.T6~q ),
	.datac(\cpu1|Selector27~1_combout ),
	.datad(\cpu1|reset_ir~1_combout ),
	.cin(gnd),
	.combout(\cpu1|reset_ir~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|reset_ir~2 .lut_mask = 16'hAE0C;
defparam \cpu1|reset_ir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneiii_lcell_comb \cpu1|reset_ir~3 (
// Equation(s):
// \cpu1|reset_ir~3_combout  = (\cpu1|reset_ir~0_combout  & (!\cpu1|Selector25~6_combout  & !\cpu1|Selector26~7_combout ))

	.dataa(gnd),
	.datab(\cpu1|reset_ir~0_combout ),
	.datac(\cpu1|Selector25~6_combout ),
	.datad(\cpu1|Selector26~7_combout ),
	.cin(gnd),
	.combout(\cpu1|reset_ir~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|reset_ir~3 .lut_mask = 16'h000C;
defparam \cpu1|reset_ir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneiii_lcell_comb \cpu1|reset_ir~5 (
// Equation(s):
// \cpu1|reset_ir~5_combout  = (!\cpu1|Selector19~6_combout  & (!\cpu1|Selector21~6_combout  & (!\cpu1|Selector20~26_combout  & !\cpu1|Selector22~7_combout )))

	.dataa(\cpu1|Selector19~6_combout ),
	.datab(\cpu1|Selector21~6_combout ),
	.datac(\cpu1|Selector20~26_combout ),
	.datad(\cpu1|Selector22~7_combout ),
	.cin(gnd),
	.combout(\cpu1|reset_ir~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|reset_ir~5 .lut_mask = 16'h0001;
defparam \cpu1|reset_ir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneiii_lcell_comb \cpu1|reset_ir~6 (
// Equation(s):
// \cpu1|reset_ir~6_combout  = (\cpu1|reset_ir~2_combout ) # ((\cpu1|reset_ir~4_combout  & (\cpu1|reset_ir~3_combout  & \cpu1|reset_ir~5_combout )))

	.dataa(\cpu1|reset_ir~4_combout ),
	.datab(\cpu1|reset_ir~2_combout ),
	.datac(\cpu1|reset_ir~3_combout ),
	.datad(\cpu1|reset_ir~5_combout ),
	.cin(gnd),
	.combout(\cpu1|reset_ir~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|reset_ir~6 .lut_mask = 16'hECCC;
defparam \cpu1|reset_ir~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneiii_lcell_comb \cpu1|ir_q~52 (
// Equation(s):
// \cpu1|ir_q~52_combout  = (!\cpu1|reset_ir~6_combout  & ((!\cpu1|rom|WideNor0~20_combout ) # (!\cpu1|ir_q~51_combout )))

	.dataa(\cpu1|ir_q~51_combout ),
	.datab(gnd),
	.datac(\cpu1|reset_ir~6_combout ),
	.datad(\cpu1|rom|WideNor0~20_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~52 .lut_mask = 16'h050F;
defparam \cpu1|ir_q~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \cpu1|ir_q[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[9] .is_wysiwyg = "true";
defparam \cpu1|ir_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneiii_lcell_comb \cpu1|Selector27~0 (
// Equation(s):
// \cpu1|Selector27~0_combout  = ((\cpu1|ir_q [12] & ((\cpu1|ir_q [11]) # (!\cpu1|ir_q [9])))) # (!\cpu1|ir_q [13])

	.dataa(\cpu1|ir_q [12]),
	.datab(\cpu1|ir_q [11]),
	.datac(\cpu1|ir_q [13]),
	.datad(\cpu1|ir_q [9]),
	.cin(gnd),
	.combout(\cpu1|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector27~0 .lut_mask = 16'h8FAF;
defparam \cpu1|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneiii_lcell_comb \cpu1|Selector27~2 (
// Equation(s):
// \cpu1|Selector27~2_combout  = (\cpu1|Selector27~0_combout  & (((\cpu1|ir_q [1]) # (\cpu1|ir_q [0])) # (!\cpu1|Equal32~1_combout )))

	.dataa(\cpu1|Selector27~0_combout ),
	.datab(\cpu1|Equal32~1_combout ),
	.datac(\cpu1|ir_q [1]),
	.datad(\cpu1|ir_q [0]),
	.cin(gnd),
	.combout(\cpu1|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector27~2 .lut_mask = 16'hAAA2;
defparam \cpu1|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneiii_lcell_comb \cpu1|sel_pc.0000~0 (
// Equation(s):
// \cpu1|sel_pc.0000~0_combout  = ((\cpu1|Selector27~2_combout  & \cpu1|Equal34~0_combout )) # (!\cpu1|ps.T5~q )

	.dataa(\cpu1|ps.T5~q ),
	.datab(\cpu1|Selector27~2_combout ),
	.datac(gnd),
	.datad(\cpu1|Equal34~0_combout ),
	.cin(gnd),
	.combout(\cpu1|sel_pc.0000~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|sel_pc.0000~0 .lut_mask = 16'hDD55;
defparam \cpu1|sel_pc.0000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \cpu1|Stack|stack_rtl_0_bypass[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneiii_lcell_comb \cpu1|pc_out~11 (
// Equation(s):
// \cpu1|pc_out~11_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a2 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [11]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [11]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~11 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneiii_lcell_comb \cpu1|pc_out~9 (
// Equation(s):
// \cpu1|pc_out~9_combout  = (\cpu1|sel_pc.0011~1_combout  & ((\cpu1|Add3~4_combout ) # ((\cpu1|sel_pc.0001~0_combout  & \cpu1|ir_q [2])))) # (!\cpu1|sel_pc.0011~1_combout  & (((\cpu1|sel_pc.0001~0_combout  & \cpu1|ir_q [2]))))

	.dataa(\cpu1|sel_pc.0011~1_combout ),
	.datab(\cpu1|Add3~4_combout ),
	.datac(\cpu1|sel_pc.0001~0_combout ),
	.datad(\cpu1|ir_q [2]),
	.cin(gnd),
	.combout(\cpu1|pc_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~9 .lut_mask = 16'hF888;
defparam \cpu1|pc_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneiii_lcell_comb \cpu1|pc_out~10 (
// Equation(s):
// \cpu1|pc_out~10_combout  = (\cpu1|pc_out~9_combout ) # ((\cpu1|Add4~4_combout  & !\cpu1|sel_pc.0100~0_combout ))

	.dataa(gnd),
	.datab(\cpu1|Add4~4_combout ),
	.datac(\cpu1|sel_pc.0100~0_combout ),
	.datad(\cpu1|pc_out~9_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~10 .lut_mask = 16'hFF0C;
defparam \cpu1|pc_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiii_lcell_comb \cpu1|pc_out~12 (
// Equation(s):
// \cpu1|pc_out~12_combout  = (\cpu1|pc_out~11_combout ) # ((\cpu1|pc_out~10_combout ) # ((\cpu1|Add2~4_combout  & \cpu1|sel_pc.0000~0_combout )))

	.dataa(\cpu1|Add2~4_combout ),
	.datab(\cpu1|sel_pc.0000~0_combout ),
	.datac(\cpu1|pc_out~11_combout ),
	.datad(\cpu1|pc_out~10_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~12 .lut_mask = 16'hFFF8;
defparam \cpu1|pc_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \cpu1|pc_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[2] .is_wysiwyg = "true";
defparam \cpu1|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N11
dffeas \cpu1|Stack|stack_rtl_0_bypass[15] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneiii_lcell_comb \cpu1|pc_out~15 (
// Equation(s):
// \cpu1|pc_out~15_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a6 )) # (!\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0_bypass [15])))))

	.dataa(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [15]),
	.datad(\cpu1|Stack|stack~3_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~15 .lut_mask = 16'h88C0;
defparam \cpu1|pc_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiii_lcell_comb \cpu1|Add2~12 (
// Equation(s):
// \cpu1|Add2~12_combout  = (\cpu1|pc_out [6] & (\cpu1|Add2~11  $ (GND))) # (!\cpu1|pc_out [6] & (!\cpu1|Add2~11  & VCC))
// \cpu1|Add2~13  = CARRY((\cpu1|pc_out [6] & !\cpu1|Add2~11 ))

	.dataa(\cpu1|pc_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~11 ),
	.combout(\cpu1|Add2~12_combout ),
	.cout(\cpu1|Add2~13 ));
// synopsys translate_off
defparam \cpu1|Add2~12 .lut_mask = 16'hA50A;
defparam \cpu1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneiii_lcell_comb \cpu1|pc_out~13 (
// Equation(s):
// \cpu1|pc_out~13_combout  = (\cpu1|sel_pc.0001~0_combout  & ((\cpu1|ir_q [6]) # ((\cpu1|Add3~12_combout  & \cpu1|sel_pc.0011~1_combout )))) # (!\cpu1|sel_pc.0001~0_combout  & (\cpu1|Add3~12_combout  & ((\cpu1|sel_pc.0011~1_combout ))))

	.dataa(\cpu1|sel_pc.0001~0_combout ),
	.datab(\cpu1|Add3~12_combout ),
	.datac(\cpu1|ir_q [6]),
	.datad(\cpu1|sel_pc.0011~1_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~13 .lut_mask = 16'hECA0;
defparam \cpu1|pc_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneiii_lcell_comb \cpu1|pc_out~14 (
// Equation(s):
// \cpu1|pc_out~14_combout  = (\cpu1|pc_out~13_combout ) # ((\cpu1|Add4~12_combout  & !\cpu1|sel_pc.0100~0_combout ))

	.dataa(gnd),
	.datab(\cpu1|Add4~12_combout ),
	.datac(\cpu1|sel_pc.0100~0_combout ),
	.datad(\cpu1|pc_out~13_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~14 .lut_mask = 16'hFF0C;
defparam \cpu1|pc_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneiii_lcell_comb \cpu1|pc_out~16 (
// Equation(s):
// \cpu1|pc_out~16_combout  = (\cpu1|pc_out~15_combout ) # ((\cpu1|pc_out~14_combout ) # ((\cpu1|sel_pc.0000~0_combout  & \cpu1|Add2~12_combout )))

	.dataa(\cpu1|pc_out~15_combout ),
	.datab(\cpu1|sel_pc.0000~0_combout ),
	.datac(\cpu1|Add2~12_combout ),
	.datad(\cpu1|pc_out~14_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~16 .lut_mask = 16'hFFEA;
defparam \cpu1|pc_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \cpu1|pc_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[6] .is_wysiwyg = "true";
defparam \cpu1|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneiii_lcell_comb \cpu1|Add2~14 (
// Equation(s):
// \cpu1|Add2~14_combout  = (\cpu1|pc_out [7] & (!\cpu1|Add2~13 )) # (!\cpu1|pc_out [7] & ((\cpu1|Add2~13 ) # (GND)))
// \cpu1|Add2~15  = CARRY((!\cpu1|Add2~13 ) # (!\cpu1|pc_out [7]))

	.dataa(gnd),
	.datab(\cpu1|pc_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu1|Add2~13 ),
	.combout(\cpu1|Add2~14_combout ),
	.cout(\cpu1|Add2~15 ));
// synopsys translate_off
defparam \cpu1|Add2~14 .lut_mask = 16'h3C3F;
defparam \cpu1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \cpu1|Stack|stack_rtl_0_bypass[16] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneiii_lcell_comb \cpu1|pc_out~19 (
// Equation(s):
// \cpu1|pc_out~19_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a7 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [16]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [16]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~19 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneiii_lcell_comb \cpu1|pc_out~17 (
// Equation(s):
// \cpu1|pc_out~17_combout  = (\cpu1|sel_pc.0001~0_combout  & ((\cpu1|ir_q [7]) # ((\cpu1|sel_pc.0011~1_combout  & \cpu1|Add3~14_combout )))) # (!\cpu1|sel_pc.0001~0_combout  & (((\cpu1|sel_pc.0011~1_combout  & \cpu1|Add3~14_combout ))))

	.dataa(\cpu1|sel_pc.0001~0_combout ),
	.datab(\cpu1|ir_q [7]),
	.datac(\cpu1|sel_pc.0011~1_combout ),
	.datad(\cpu1|Add3~14_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~17 .lut_mask = 16'hF888;
defparam \cpu1|pc_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneiii_lcell_comb \cpu1|pc_out~18 (
// Equation(s):
// \cpu1|pc_out~18_combout  = (\cpu1|pc_out~17_combout ) # ((!\cpu1|sel_pc.0100~0_combout  & \cpu1|Add4~14_combout ))

	.dataa(gnd),
	.datab(\cpu1|sel_pc.0100~0_combout ),
	.datac(\cpu1|pc_out~17_combout ),
	.datad(\cpu1|Add4~14_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~18 .lut_mask = 16'hF3F0;
defparam \cpu1|pc_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneiii_lcell_comb \cpu1|pc_out~20 (
// Equation(s):
// \cpu1|pc_out~20_combout  = (\cpu1|pc_out~19_combout ) # ((\cpu1|pc_out~18_combout ) # ((\cpu1|Add2~14_combout  & \cpu1|sel_pc.0000~0_combout )))

	.dataa(\cpu1|Add2~14_combout ),
	.datab(\cpu1|pc_out~19_combout ),
	.datac(\cpu1|sel_pc.0000~0_combout ),
	.datad(\cpu1|pc_out~18_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~20 .lut_mask = 16'hFFEC;
defparam \cpu1|pc_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N5
dffeas \cpu1|pc_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[7] .is_wysiwyg = "true";
defparam \cpu1|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneiii_lcell_comb \cpu1|pc_out~21 (
// Equation(s):
// \cpu1|pc_out~21_combout  = (\cpu1|ir_q [8] & ((\cpu1|sel_pc.0001~0_combout ) # ((\cpu1|sel_pc.0011~1_combout  & \cpu1|Add3~16_combout )))) # (!\cpu1|ir_q [8] & (\cpu1|sel_pc.0011~1_combout  & (\cpu1|Add3~16_combout )))

	.dataa(\cpu1|ir_q [8]),
	.datab(\cpu1|sel_pc.0011~1_combout ),
	.datac(\cpu1|Add3~16_combout ),
	.datad(\cpu1|sel_pc.0001~0_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~21 .lut_mask = 16'hEAC0;
defparam \cpu1|pc_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneiii_lcell_comb \cpu1|pc_out~22 (
// Equation(s):
// \cpu1|pc_out~22_combout  = (\cpu1|pc_out~21_combout ) # ((!\cpu1|sel_pc.0100~0_combout  & \cpu1|Add4~16_combout ))

	.dataa(\cpu1|sel_pc.0100~0_combout ),
	.datab(\cpu1|Add4~16_combout ),
	.datac(gnd),
	.datad(\cpu1|pc_out~21_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~22 .lut_mask = 16'hFF44;
defparam \cpu1|pc_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \cpu1|Stack|stack_rtl_0_bypass[17] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneiii_lcell_comb \cpu1|pc_out~23 (
// Equation(s):
// \cpu1|pc_out~23_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a8 )) # (!\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0_bypass [17])))))

	.dataa(\cpu1|pop~0_combout ),
	.datab(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [17]),
	.datad(\cpu1|Stack|stack~3_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~23 .lut_mask = 16'h88A0;
defparam \cpu1|pc_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneiii_lcell_comb \cpu1|pc_out~24 (
// Equation(s):
// \cpu1|pc_out~24_combout  = (\cpu1|pc_out~22_combout ) # ((\cpu1|pc_out~23_combout ) # ((\cpu1|Add2~16_combout  & \cpu1|sel_pc.0000~0_combout )))

	.dataa(\cpu1|Add2~16_combout ),
	.datab(\cpu1|sel_pc.0000~0_combout ),
	.datac(\cpu1|pc_out~22_combout ),
	.datad(\cpu1|pc_out~23_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~24 .lut_mask = 16'hFFF8;
defparam \cpu1|pc_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \cpu1|pc_out[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[8] .is_wysiwyg = "true";
defparam \cpu1|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneiii_lcell_comb \cpu1|mar_q~6 (
// Equation(s):
// \cpu1|mar_q~6_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|pc_out [8]),
	.cin(gnd),
	.combout(\cpu1|mar_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~6 .lut_mask = 16'hF000;
defparam \cpu1|mar_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \cpu1|mar_q[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[8] .is_wysiwyg = "true";
defparam \cpu1|mar_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneiii_lcell_comb \cpu1|rom|Equal0~0 (
// Equation(s):
// \cpu1|rom|Equal0~0_combout  = (!\cpu1|mar_q [8] & (!\cpu1|mar_q [9] & (!\cpu1|mar_q [6] & !\cpu1|mar_q [7])))

	.dataa(\cpu1|mar_q [8]),
	.datab(\cpu1|mar_q [9]),
	.datac(\cpu1|mar_q [6]),
	.datad(\cpu1|mar_q [7]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu1|rom|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneiii_lcell_comb \cpu1|rom|Equal32~0 (
// Equation(s):
// \cpu1|rom|Equal32~0_combout  = (\cpu1|mar_q [5] & (!\cpu1|mar_q [2] & (!\cpu1|mar_q [4] & !\cpu1|mar_q [3])))

	.dataa(\cpu1|mar_q [5]),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|mar_q [4]),
	.datad(\cpu1|mar_q [3]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal32~0 .lut_mask = 16'h0002;
defparam \cpu1|rom|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneiii_lcell_comb \cpu1|ir_q~61 (
// Equation(s):
// \cpu1|ir_q~61_combout  = (((\cpu1|mar_q [10]) # (!\cpu1|rom|Equal32~0_combout )) # (!\cpu1|rom|Equal0~0_combout )) # (!\cpu1|mar_q [1])

	.dataa(\cpu1|mar_q [1]),
	.datab(\cpu1|rom|Equal0~0_combout ),
	.datac(\cpu1|mar_q [10]),
	.datad(\cpu1|rom|Equal32~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~61 .lut_mask = 16'hF7FF;
defparam \cpu1|ir_q~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneiii_lcell_comb \cpu1|rom|Equal8~0 (
// Equation(s):
// \cpu1|rom|Equal8~0_combout  = (!\cpu1|mar_q [2] & (\cpu1|rom|Equal0~1_combout  & \cpu1|mar_q [3]))

	.dataa(gnd),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|rom|Equal0~1_combout ),
	.datad(\cpu1|mar_q [3]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal8~0 .lut_mask = 16'h3000;
defparam \cpu1|rom|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneiii_lcell_comb \cpu1|rom|Equal4~0 (
// Equation(s):
// \cpu1|rom|Equal4~0_combout  = (\cpu1|mar_q [2] & (\cpu1|rom|Equal0~1_combout  & !\cpu1|mar_q [3]))

	.dataa(gnd),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|rom|Equal0~1_combout ),
	.datad(\cpu1|mar_q [3]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal4~0 .lut_mask = 16'h00C0;
defparam \cpu1|rom|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneiii_lcell_comb \cpu1|ir_q~28 (
// Equation(s):
// \cpu1|ir_q~28_combout  = (\cpu1|rom|Equal1~0_combout  & (!\cpu1|rom|Equal8~0_combout  & ((!\cpu1|rom|Equal2~0_combout ) # (!\cpu1|rom|Equal4~0_combout )))) # (!\cpu1|rom|Equal1~0_combout  & (((!\cpu1|rom|Equal2~0_combout ) # (!\cpu1|rom|Equal4~0_combout 
// ))))

	.dataa(\cpu1|rom|Equal1~0_combout ),
	.datab(\cpu1|rom|Equal8~0_combout ),
	.datac(\cpu1|rom|Equal4~0_combout ),
	.datad(\cpu1|rom|Equal2~0_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~28 .lut_mask = 16'h0777;
defparam \cpu1|ir_q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiii_lcell_comb \cpu1|ir_q~37 (
// Equation(s):
// \cpu1|ir_q~37_combout  = (\cpu1|ir_q~61_combout  & (\cpu1|ir_q~28_combout  & (\cpu1|ir_q~35_combout  & \cpu1|ir_q~36_combout )))

	.dataa(\cpu1|ir_q~61_combout ),
	.datab(\cpu1|ir_q~28_combout ),
	.datac(\cpu1|ir_q~35_combout ),
	.datad(\cpu1|ir_q~36_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~37 .lut_mask = 16'h8000;
defparam \cpu1|ir_q~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneiii_lcell_comb \cpu1|ir_q~38 (
// Equation(s):
// \cpu1|ir_q~38_combout  = (!\cpu1|reset_ir~6_combout  & ((\cpu1|ir_q~37_combout ) # ((!\cpu1|load_ir~0_combout  & \cpu1|ir_q [0]))))

	.dataa(\cpu1|load_ir~0_combout ),
	.datab(\cpu1|ir_q [0]),
	.datac(\cpu1|ir_q~37_combout ),
	.datad(\cpu1|reset_ir~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~38 .lut_mask = 16'h00F4;
defparam \cpu1|ir_q~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneiii_lcell_comb \cpu1|ir_q[0]~feeder (
// Equation(s):
// \cpu1|ir_q[0]~feeder_combout  = \cpu1|ir_q~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|ir_q~38_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q[0]~feeder .lut_mask = 16'hFF00;
defparam \cpu1|ir_q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \cpu1|ir_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[0] .is_wysiwyg = "true";
defparam \cpu1|ir_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneiii_lcell_comb \cpu1|Selector27~1 (
// Equation(s):
// \cpu1|Selector27~1_combout  = (\cpu1|Selector27~0_combout  & ((\cpu1|ir_q [0] $ (\cpu1|ir_q [1])) # (!\cpu1|Equal32~1_combout )))

	.dataa(\cpu1|ir_q [0]),
	.datab(\cpu1|ir_q [1]),
	.datac(\cpu1|Selector27~0_combout ),
	.datad(\cpu1|Equal32~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector27~1 .lut_mask = 16'h60F0;
defparam \cpu1|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneiii_lcell_comb \cpu1|Selector27~3 (
// Equation(s):
// \cpu1|Selector27~3_combout  = (!\cpu1|ps.T2~q  & (!\cpu1|ps.T4~q  & ((\cpu1|Selector27~1_combout ) # (!\cpu1|ps.T5~q ))))

	.dataa(\cpu1|Selector27~1_combout ),
	.datab(\cpu1|ps.T2~q ),
	.datac(\cpu1|ps.T5~q ),
	.datad(\cpu1|ps.T4~q ),
	.cin(gnd),
	.combout(\cpu1|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Selector27~3 .lut_mask = 16'h0023;
defparam \cpu1|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiii_lcell_comb \cpu1|Add2~20 (
// Equation(s):
// \cpu1|Add2~20_combout  = \cpu1|pc_out [10] $ (!\cpu1|Add2~19 )

	.dataa(\cpu1|pc_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu1|Add2~19 ),
	.combout(\cpu1|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add2~20 .lut_mask = 16'hA5A5;
defparam \cpu1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneiii_lcell_comb \cpu1|Add1~20 (
// Equation(s):
// \cpu1|Add1~20_combout  = \cpu1|ir_q [8] $ (\cpu1|Add1~19  $ (!\cpu1|pc_out [10]))

	.dataa(gnd),
	.datab(\cpu1|ir_q [8]),
	.datac(gnd),
	.datad(\cpu1|pc_out [10]),
	.cin(\cpu1|Add1~19 ),
	.combout(\cpu1|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add1~20 .lut_mask = 16'h3CC3;
defparam \cpu1|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneiii_lcell_comb \cpu1|Add3~20 (
// Equation(s):
// \cpu1|Add3~20_combout  = \cpu1|Add3~19  $ (\cpu1|Add1~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|Add1~20_combout ),
	.cin(\cpu1|Add3~19 ),
	.combout(\cpu1|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add3~20 .lut_mask = 16'h0FF0;
defparam \cpu1|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N28
cycloneiii_lcell_comb \cpu1|Add4~20 (
// Equation(s):
// \cpu1|Add4~20_combout  = \cpu1|pc_out [10] $ (\cpu1|Add4~19  $ (\cpu1|Add0~16_combout ))

	.dataa(\cpu1|pc_out [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|Add0~16_combout ),
	.cin(\cpu1|Add4~19 ),
	.combout(\cpu1|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Add4~20 .lut_mask = 16'hA55A;
defparam \cpu1|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneiii_lcell_comb \cpu1|pc_out~38 (
// Equation(s):
// \cpu1|pc_out~38_combout  = (\cpu1|sel_pc.0011~1_combout  & ((\cpu1|Add3~20_combout ) # ((!\cpu1|sel_pc.0100~0_combout  & \cpu1|Add4~20_combout )))) # (!\cpu1|sel_pc.0011~1_combout  & (!\cpu1|sel_pc.0100~0_combout  & ((\cpu1|Add4~20_combout ))))

	.dataa(\cpu1|sel_pc.0011~1_combout ),
	.datab(\cpu1|sel_pc.0100~0_combout ),
	.datac(\cpu1|Add3~20_combout ),
	.datad(\cpu1|Add4~20_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~38 .lut_mask = 16'hB3A0;
defparam \cpu1|pc_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \cpu1|Stack|stack_rtl_0_bypass[19] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneiii_lcell_comb \cpu1|pc_out~37 (
// Equation(s):
// \cpu1|pc_out~37_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a10 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [19]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [19]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~37 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneiii_lcell_comb \cpu1|pc_out~39 (
// Equation(s):
// \cpu1|pc_out~39_combout  = (\cpu1|pc_out~38_combout ) # ((\cpu1|pc_out~37_combout ) # ((\cpu1|Add2~20_combout  & \cpu1|sel_pc.0000~0_combout )))

	.dataa(\cpu1|Add2~20_combout ),
	.datab(\cpu1|sel_pc.0000~0_combout ),
	.datac(\cpu1|pc_out~38_combout ),
	.datad(\cpu1|pc_out~37_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~39 .lut_mask = 16'hFFF8;
defparam \cpu1|pc_out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneiii_lcell_comb \cpu1|pc_out~40 (
// Equation(s):
// \cpu1|pc_out~40_combout  = (\cpu1|Selector27~3_combout  & (\cpu1|pc_out [10])) # (!\cpu1|Selector27~3_combout  & ((\cpu1|pc_out~39_combout )))

	.dataa(gnd),
	.datab(\cpu1|Selector27~3_combout ),
	.datac(\cpu1|pc_out [10]),
	.datad(\cpu1|pc_out~39_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~40 .lut_mask = 16'hF3C0;
defparam \cpu1|pc_out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \cpu1|pc_out[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[10] .is_wysiwyg = "true";
defparam \cpu1|pc_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneiii_lcell_comb \cpu1|mar_q~10 (
// Equation(s):
// \cpu1|mar_q~10_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|pc_out [10]),
	.cin(gnd),
	.combout(\cpu1|mar_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~10 .lut_mask = 16'hF000;
defparam \cpu1|mar_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \cpu1|mar_q[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[10] .is_wysiwyg = "true";
defparam \cpu1|mar_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneiii_lcell_comb \cpu1|rom|Equal32~1 (
// Equation(s):
// \cpu1|rom|Equal32~1_combout  = (!\cpu1|mar_q [10] & (\cpu1|rom|Equal0~0_combout  & \cpu1|rom|Equal32~0_combout ))

	.dataa(\cpu1|mar_q [10]),
	.datab(gnd),
	.datac(\cpu1|rom|Equal0~0_combout ),
	.datad(\cpu1|rom|Equal32~0_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|Equal32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal32~1 .lut_mask = 16'h5000;
defparam \cpu1|rom|Equal32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneiii_lcell_comb \cpu1|ir_q~57 (
// Equation(s):
// \cpu1|ir_q~57_combout  = (\cpu1|ir_q~30_combout  & (((!\cpu1|mar_q [1]) # (!\cpu1|rom|Equal32~1_combout )) # (!\cpu1|mar_q [0])))

	.dataa(\cpu1|mar_q [0]),
	.datab(\cpu1|rom|Equal32~1_combout ),
	.datac(\cpu1|mar_q [1]),
	.datad(\cpu1|ir_q~30_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~57 .lut_mask = 16'h7F00;
defparam \cpu1|ir_q~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneiii_lcell_comb \cpu1|ir_q~54 (
// Equation(s):
// \cpu1|ir_q~54_combout  = (\cpu1|ir_q~57_combout  & (\cpu1|rom|WideNor0~combout  & !\cpu1|reset_ir~6_combout ))

	.dataa(\cpu1|ir_q~57_combout ),
	.datab(\cpu1|rom|WideNor0~combout ),
	.datac(\cpu1|reset_ir~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ir_q~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~54 .lut_mask = 16'h0808;
defparam \cpu1|ir_q~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \cpu1|ir_q[13] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[13] .is_wysiwyg = "true";
defparam \cpu1|ir_q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cycloneiii_lcell_comb \cpu1|push~0 (
// Equation(s):
// \cpu1|push~0_combout  = (!\cpu1|ir_q [11] & (\cpu1|ir_q [13] & (\cpu1|ps.T4~q  & !\cpu1|ir_q [12])))

	.dataa(\cpu1|ir_q [11]),
	.datab(\cpu1|ir_q [13]),
	.datac(\cpu1|ps.T4~q ),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|push~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|push~0 .lut_mask = 16'h0040;
defparam \cpu1|push~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr~1 (
// Equation(s):
// \cpu1|Stack|stk_ptr~1_combout  = (!\cpu1|push~0_combout  & (\cpu1|Stack|stk_ptr [1] $ (((!\cpu1|Stack|stk_ptr [0] & \cpu1|pop~0_combout )))))

	.dataa(\cpu1|Stack|stk_ptr [0]),
	.datab(\cpu1|push~0_combout ),
	.datac(\cpu1|pop~0_combout ),
	.datad(\cpu1|Stack|stk_ptr [1]),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr~1 .lut_mask = 16'h2310;
defparam \cpu1|Stack|stk_ptr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr~2 (
// Equation(s):
// \cpu1|Stack|stk_ptr~2_combout  = ((\cpu1|Stack|stk_ptr~1_combout ) # ((\cpu1|Stack|Add0~0_combout  & \cpu1|push~0_combout ))) # (!\BTN[0]~input_o )

	.dataa(\cpu1|Stack|Add0~0_combout ),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu1|push~0_combout ),
	.datad(\cpu1|Stack|stk_ptr~1_combout ),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr~2 .lut_mask = 16'hFFB3;
defparam \cpu1|Stack|stk_ptr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \cpu1|Stack|stk_ptr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|stk_ptr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stk_ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr[1] .is_wysiwyg = "true";
defparam \cpu1|Stack|stk_ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneiii_lcell_comb \cpu1|Stack|Add0~0 (
// Equation(s):
// \cpu1|Stack|Add0~0_combout  = \cpu1|Stack|stk_ptr [1] $ (\cpu1|Stack|stk_ptr [0])

	.dataa(gnd),
	.datab(\cpu1|Stack|stk_ptr [1]),
	.datac(gnd),
	.datad(\cpu1|Stack|stk_ptr [0]),
	.cin(gnd),
	.combout(\cpu1|Stack|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|Add0~0 .lut_mask = 16'h33CC;
defparam \cpu1|Stack|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneiii_lcell_comb \cpu1|pc_out~43 (
// Equation(s):
// \cpu1|pc_out~43_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a3 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [12]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [12]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~43 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneiii_lcell_comb \cpu1|pc_out~41 (
// Equation(s):
// \cpu1|pc_out~41_combout  = (\cpu1|sel_pc.0011~1_combout  & ((\cpu1|Add3~6_combout ) # ((\cpu1|sel_pc.0001~0_combout  & \cpu1|ir_q [3])))) # (!\cpu1|sel_pc.0011~1_combout  & (\cpu1|sel_pc.0001~0_combout  & (\cpu1|ir_q [3])))

	.dataa(\cpu1|sel_pc.0011~1_combout ),
	.datab(\cpu1|sel_pc.0001~0_combout ),
	.datac(\cpu1|ir_q [3]),
	.datad(\cpu1|Add3~6_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~41 .lut_mask = 16'hEAC0;
defparam \cpu1|pc_out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneiii_lcell_comb \cpu1|pc_out~42 (
// Equation(s):
// \cpu1|pc_out~42_combout  = (\cpu1|pc_out~41_combout ) # ((\cpu1|Add4~6_combout  & !\cpu1|sel_pc.0100~0_combout ))

	.dataa(\cpu1|Add4~6_combout ),
	.datab(gnd),
	.datac(\cpu1|pc_out~41_combout ),
	.datad(\cpu1|sel_pc.0100~0_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~42 .lut_mask = 16'hF0FA;
defparam \cpu1|pc_out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiii_lcell_comb \cpu1|pc_out~44 (
// Equation(s):
// \cpu1|pc_out~44_combout  = (\cpu1|pc_out~43_combout ) # ((\cpu1|pc_out~42_combout ) # ((\cpu1|sel_pc.0000~0_combout  & \cpu1|Add2~6_combout )))

	.dataa(\cpu1|pc_out~43_combout ),
	.datab(\cpu1|sel_pc.0000~0_combout ),
	.datac(\cpu1|Add2~6_combout ),
	.datad(\cpu1|pc_out~42_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~44 .lut_mask = 16'hFFEA;
defparam \cpu1|pc_out~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \cpu1|pc_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[3] .is_wysiwyg = "true";
defparam \cpu1|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiii_lcell_comb \cpu1|mar_q~11 (
// Equation(s):
// \cpu1|mar_q~11_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [3])

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu1|pc_out [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|mar_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~11 .lut_mask = 16'hC0C0;
defparam \cpu1|mar_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \cpu1|mar_q[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[3] .is_wysiwyg = "true";
defparam \cpu1|mar_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneiii_lcell_comb \cpu1|rom|WideOr10~0 (
// Equation(s):
// \cpu1|rom|WideOr10~0_combout  = ((\cpu1|mar_q [3] $ (\cpu1|mar_q [2])) # (!\cpu1|rom|Equal1~0_combout )) # (!\cpu1|rom|Equal0~1_combout )

	.dataa(\cpu1|mar_q [3]),
	.datab(\cpu1|mar_q [2]),
	.datac(\cpu1|rom|Equal0~1_combout ),
	.datad(\cpu1|rom|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideOr10~0 .lut_mask = 16'h6FFF;
defparam \cpu1|rom|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneiii_lcell_comb \cpu1|rom|WideOr10~1 (
// Equation(s):
// \cpu1|rom|WideOr10~1_combout  = (\cpu1|mar_q [0] & (((!\cpu1|mar_q [1])) # (!\cpu1|rom|Equal4~0_combout ))) # (!\cpu1|mar_q [0] & ((\cpu1|mar_q [1] & ((!\cpu1|rom|Equal20~0_combout ))) # (!\cpu1|mar_q [1] & (!\cpu1|rom|Equal4~0_combout ))))

	.dataa(\cpu1|rom|Equal4~0_combout ),
	.datab(\cpu1|mar_q [0]),
	.datac(\cpu1|mar_q [1]),
	.datad(\cpu1|rom|Equal20~0_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideOr10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideOr10~1 .lut_mask = 16'h4D7D;
defparam \cpu1|rom|WideOr10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneiii_lcell_comb \cpu1|rom|WideOr10~2 (
// Equation(s):
// \cpu1|rom|WideOr10~2_combout  = (\cpu1|rom|WideOr10~0_combout  & (\cpu1|rom|WideOr10~1_combout  & ((!\cpu1|rom|Equal8~0_combout ) # (!\cpu1|rom|Equal2~0_combout ))))

	.dataa(\cpu1|rom|WideOr10~0_combout ),
	.datab(\cpu1|rom|Equal2~0_combout ),
	.datac(\cpu1|rom|WideOr10~1_combout ),
	.datad(\cpu1|rom|Equal8~0_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideOr10~2 .lut_mask = 16'h20A0;
defparam \cpu1|rom|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneiii_lcell_comb \cpu1|rom|WideOr10~3 (
// Equation(s):
// \cpu1|rom|WideOr10~3_combout  = (\cpu1|rom|WideOr10~2_combout  & (((!\cpu1|rom|Equal0~2_combout  & !\cpu1|rom|Equal3~0_combout )) # (!\cpu1|rom|Equal16~1_combout )))

	.dataa(\cpu1|rom|WideOr10~2_combout ),
	.datab(\cpu1|rom|Equal0~2_combout ),
	.datac(\cpu1|rom|Equal3~0_combout ),
	.datad(\cpu1|rom|Equal16~1_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideOr10~3 .lut_mask = 16'h02AA;
defparam \cpu1|rom|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneiii_lcell_comb \cpu1|rom|WideOr10 (
// Equation(s):
// \cpu1|rom|WideOr10~combout  = (((\cpu1|rom|Equal2~0_combout  & \cpu1|rom|Equal16~1_combout )) # (!\cpu1|ir_q~36_combout )) # (!\cpu1|rom|WideOr10~3_combout )

	.dataa(\cpu1|rom|Equal2~0_combout ),
	.datab(\cpu1|rom|WideOr10~3_combout ),
	.datac(\cpu1|ir_q~36_combout ),
	.datad(\cpu1|rom|Equal16~1_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideOr10~combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideOr10 .lut_mask = 16'hBF3F;
defparam \cpu1|rom|WideOr10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneiii_lcell_comb \cpu1|ir_q~41 (
// Equation(s):
// \cpu1|ir_q~41_combout  = (!\cpu1|reset_ir~6_combout  & ((\cpu1|load_ir~0_combout  & (\cpu1|rom|WideOr10~combout )) # (!\cpu1|load_ir~0_combout  & ((\cpu1|ir_q [2])))))

	.dataa(\cpu1|load_ir~0_combout ),
	.datab(\cpu1|rom|WideOr10~combout ),
	.datac(\cpu1|ir_q [2]),
	.datad(\cpu1|reset_ir~6_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~41 .lut_mask = 16'h00D8;
defparam \cpu1|ir_q~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \cpu1|ir_q[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|ir_q~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[2] .is_wysiwyg = "true";
defparam \cpu1|ir_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneiii_lcell_comb \cpu1|Equal32~0 (
// Equation(s):
// \cpu1|Equal32~0_combout  = (\cpu1|ir_q [3] & !\cpu1|ir_q [8])

	.dataa(gnd),
	.datab(\cpu1|ir_q [3]),
	.datac(gnd),
	.datad(\cpu1|ir_q [8]),
	.cin(gnd),
	.combout(\cpu1|Equal32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal32~0 .lut_mask = 16'h00CC;
defparam \cpu1|Equal32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneiii_lcell_comb \cpu1|Equal32~1 (
// Equation(s):
// \cpu1|Equal32~1_combout  = (!\cpu1|ir_q [2] & (\cpu1|Equal16~0_combout  & (\cpu1|Equal32~0_combout  & \cpu1|Equal7~0_combout )))

	.dataa(\cpu1|ir_q [2]),
	.datab(\cpu1|Equal16~0_combout ),
	.datac(\cpu1|Equal32~0_combout ),
	.datad(\cpu1|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Equal32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal32~1 .lut_mask = 16'h4000;
defparam \cpu1|Equal32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneiii_lcell_comb \cpu1|pop~0 (
// Equation(s):
// \cpu1|pop~0_combout  = (\cpu1|ps.T5~q  & (\cpu1|Equal32~1_combout  & (!\cpu1|ir_q [1] & !\cpu1|ir_q [0])))

	.dataa(\cpu1|ps.T5~q ),
	.datab(\cpu1|Equal32~1_combout ),
	.datac(\cpu1|ir_q [1]),
	.datad(\cpu1|ir_q [0]),
	.cin(gnd),
	.combout(\cpu1|pop~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pop~0 .lut_mask = 16'h0008;
defparam \cpu1|pop~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneiii_lcell_comb \cpu1|Stack|stk_ptr~0 (
// Equation(s):
// \cpu1|Stack|stk_ptr~0_combout  = (\cpu1|Stack|stk_ptr [0] $ (((\cpu1|pop~0_combout ) # (\cpu1|push~0_combout )))) # (!\BTN[0]~input_o )

	.dataa(\cpu1|pop~0_combout ),
	.datab(\cpu1|push~0_combout ),
	.datac(\cpu1|Stack|stk_ptr [0]),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu1|Stack|stk_ptr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stk_ptr~0 .lut_mask = 16'h1EFF;
defparam \cpu1|Stack|stk_ptr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \cpu1|Stack|stack_rtl_0_bypass[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|Stack|stk_ptr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \cpu1|Stack|stack_rtl_0_bypass[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \cpu1|Stack|stack_rtl_0_bypass[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|Stack|stk_ptr~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneiii_lcell_comb \cpu1|Stack|stack_rtl_0_bypass[1]~0 (
// Equation(s):
// \cpu1|Stack|stack_rtl_0_bypass[1]~0_combout  = !\cpu1|Stack|stk_ptr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu1|Stack|stk_ptr [0]),
	.cin(gnd),
	.combout(\cpu1|Stack|stack_rtl_0_bypass[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[1]~0 .lut_mask = 16'h00FF;
defparam \cpu1|Stack|stack_rtl_0_bypass[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \cpu1|Stack|stack_rtl_0_bypass[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|stack_rtl_0_bypass[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneiii_lcell_comb \cpu1|Stack|stack~1 (
// Equation(s):
// \cpu1|Stack|stack~1_combout  = (\cpu1|Stack|stack_rtl_0_bypass [2] & ((\cpu1|Stack|stack_rtl_0_bypass [3] $ (\cpu1|Stack|stack_rtl_0_bypass [4])) # (!\cpu1|Stack|stack_rtl_0_bypass [1]))) # (!\cpu1|Stack|stack_rtl_0_bypass [2] & 
// ((\cpu1|Stack|stack_rtl_0_bypass [1]) # (\cpu1|Stack|stack_rtl_0_bypass [3] $ (\cpu1|Stack|stack_rtl_0_bypass [4]))))

	.dataa(\cpu1|Stack|stack_rtl_0_bypass [2]),
	.datab(\cpu1|Stack|stack_rtl_0_bypass [3]),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [4]),
	.datad(\cpu1|Stack|stack_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\cpu1|Stack|stack~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stack~1 .lut_mask = 16'h7DBE;
defparam \cpu1|Stack|stack~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \cpu1|Stack|stack_rtl_0_bypass[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|Stack|stk_ptr~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \cpu1|Stack|stack_rtl_0_bypass[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \cpu1|Stack|stack_rtl_0_bypass[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|Stack|stk_ptr~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \cpu1|Stack|stack_rtl_0_bypass[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|Stack|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneiii_lcell_comb \cpu1|Stack|stack~2 (
// Equation(s):
// \cpu1|Stack|stack~2_combout  = (\cpu1|Stack|stack_rtl_0_bypass [6] & ((\cpu1|Stack|stack_rtl_0_bypass [8] $ (\cpu1|Stack|stack_rtl_0_bypass [7])) # (!\cpu1|Stack|stack_rtl_0_bypass [5]))) # (!\cpu1|Stack|stack_rtl_0_bypass [6] & 
// ((\cpu1|Stack|stack_rtl_0_bypass [5]) # (\cpu1|Stack|stack_rtl_0_bypass [8] $ (\cpu1|Stack|stack_rtl_0_bypass [7]))))

	.dataa(\cpu1|Stack|stack_rtl_0_bypass [6]),
	.datab(\cpu1|Stack|stack_rtl_0_bypass [5]),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [8]),
	.datad(\cpu1|Stack|stack_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\cpu1|Stack|stack~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stack~2 .lut_mask = 16'h6FF6;
defparam \cpu1|Stack|stack~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \cpu1|Stack|stack_rtl_0_bypass[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|Stack|stack~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneiii_lcell_comb \cpu1|Stack|stack~3 (
// Equation(s):
// \cpu1|Stack|stack~3_combout  = (\cpu1|Stack|stack~1_combout ) # ((\cpu1|Stack|stack~2_combout ) # (!\cpu1|Stack|stack_rtl_0_bypass [0]))

	.dataa(\cpu1|Stack|stack~1_combout ),
	.datab(\cpu1|Stack|stack~2_combout ),
	.datac(gnd),
	.datad(\cpu1|Stack|stack_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\cpu1|Stack|stack~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stack~3 .lut_mask = 16'hEEFF;
defparam \cpu1|Stack|stack~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \cpu1|Stack|stack_rtl_0_bypass[10] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneiii_lcell_comb \cpu1|pc_out~2 (
// Equation(s):
// \cpu1|pc_out~2_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a1 ))) # (!\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0_bypass [10]))))

	.dataa(\cpu1|Stack|stack~3_combout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [10]),
	.datad(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\cpu1|pc_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~2 .lut_mask = 16'hC840;
defparam \cpu1|pc_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneiii_lcell_comb \cpu1|pc_out~0 (
// Equation(s):
// \cpu1|pc_out~0_combout  = (\cpu1|ir_q [1] & ((\cpu1|sel_pc.0001~0_combout ) # ((\cpu1|sel_pc.0011~1_combout  & \cpu1|Add3~2_combout )))) # (!\cpu1|ir_q [1] & (\cpu1|sel_pc.0011~1_combout  & (\cpu1|Add3~2_combout )))

	.dataa(\cpu1|ir_q [1]),
	.datab(\cpu1|sel_pc.0011~1_combout ),
	.datac(\cpu1|Add3~2_combout ),
	.datad(\cpu1|sel_pc.0001~0_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~0 .lut_mask = 16'hEAC0;
defparam \cpu1|pc_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneiii_lcell_comb \cpu1|pc_out~1 (
// Equation(s):
// \cpu1|pc_out~1_combout  = (\cpu1|pc_out~0_combout ) # ((\cpu1|Add4~2_combout  & !\cpu1|sel_pc.0100~0_combout ))

	.dataa(\cpu1|Add4~2_combout ),
	.datab(gnd),
	.datac(\cpu1|sel_pc.0100~0_combout ),
	.datad(\cpu1|pc_out~0_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~1 .lut_mask = 16'hFF0A;
defparam \cpu1|pc_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneiii_lcell_comb \cpu1|pc_out~3 (
// Equation(s):
// \cpu1|pc_out~3_combout  = (\cpu1|pc_out~2_combout ) # ((\cpu1|pc_out~1_combout ) # ((\cpu1|sel_pc.0000~0_combout  & \cpu1|Add2~2_combout )))

	.dataa(\cpu1|pc_out~2_combout ),
	.datab(\cpu1|sel_pc.0000~0_combout ),
	.datac(\cpu1|pc_out~1_combout ),
	.datad(\cpu1|Add2~2_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~3 .lut_mask = 16'hFEFA;
defparam \cpu1|pc_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \cpu1|pc_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[1] .is_wysiwyg = "true";
defparam \cpu1|pc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiii_lcell_comb \cpu1|mar_q~0 (
// Equation(s):
// \cpu1|mar_q~0_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [1])

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu1|pc_out [1]),
	.cin(gnd),
	.combout(\cpu1|mar_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~0 .lut_mask = 16'hCC00;
defparam \cpu1|mar_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \cpu1|mar_q[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[1] .is_wysiwyg = "true";
defparam \cpu1|mar_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneiii_lcell_comb \cpu1|rom|WideOr8~2 (
// Equation(s):
// \cpu1|rom|WideOr8~2_combout  = (\cpu1|rom|WideNor0~20_combout  & ((\cpu1|mar_q [1]) # ((!\cpu1|rom|Equal24~1_combout ) # (!\cpu1|mar_q [0]))))

	.dataa(\cpu1|mar_q [1]),
	.datab(\cpu1|mar_q [0]),
	.datac(\cpu1|rom|Equal24~1_combout ),
	.datad(\cpu1|rom|WideNor0~20_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideOr8~2 .lut_mask = 16'hBF00;
defparam \cpu1|rom|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiii_lcell_comb \cpu1|rom|WideNor0~21 (
// Equation(s):
// \cpu1|rom|WideNor0~21_combout  = (\cpu1|rom|WideOr8~2_combout  & (\cpu1|ir_q~58_combout  & (\cpu1|ir_q~28_combout  & \cpu1|ir_q~32_combout )))

	.dataa(\cpu1|rom|WideOr8~2_combout ),
	.datab(\cpu1|ir_q~58_combout ),
	.datac(\cpu1|ir_q~28_combout ),
	.datad(\cpu1|ir_q~32_combout ),
	.cin(gnd),
	.combout(\cpu1|rom|WideNor0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|WideNor0~21 .lut_mask = 16'h8000;
defparam \cpu1|rom|WideNor0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cycloneiii_lcell_comb \cpu1|ir_q~53 (
// Equation(s):
// \cpu1|ir_q~53_combout  = (!\cpu1|rom|WideNor0~21_combout  & !\cpu1|reset_ir~6_combout )

	.dataa(gnd),
	.datab(\cpu1|rom|WideNor0~21_combout ),
	.datac(\cpu1|reset_ir~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ir_q~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~53 .lut_mask = 16'h0303;
defparam \cpu1|ir_q~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \cpu1|ir_q[12] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[12] .is_wysiwyg = "true";
defparam \cpu1|ir_q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneiii_lcell_comb \cpu1|Stack|stack~4 (
// Equation(s):
// \cpu1|Stack|stack~4_combout  = (!\cpu1|ir_q [12] & (!\cpu1|ir_q [11] & (\cpu1|ir_q [13] & \cpu1|Stack|stack~0_combout )))

	.dataa(\cpu1|ir_q [12]),
	.datab(\cpu1|ir_q [11]),
	.datac(\cpu1|ir_q [13]),
	.datad(\cpu1|Stack|stack~0_combout ),
	.cin(gnd),
	.combout(\cpu1|Stack|stack~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Stack|stack~4 .lut_mask = 16'h1000;
defparam \cpu1|Stack|stack~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \cpu1|Stack|stack_rtl_0_bypass[9] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu1|pc_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|Stack|stack_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|Stack|stack_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \cpu1|Stack|stack_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneiii_lcell_comb \cpu1|pc_out~7 (
// Equation(s):
// \cpu1|pc_out~7_combout  = (\cpu1|pop~0_combout  & ((\cpu1|Stack|stack~3_combout  & (\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\cpu1|Stack|stack~3_combout  & ((\cpu1|Stack|stack_rtl_0_bypass [9])))))

	.dataa(\cpu1|Stack|stack_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\cpu1|pop~0_combout ),
	.datac(\cpu1|Stack|stack_rtl_0_bypass [9]),
	.datad(\cpu1|Stack|stack~3_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~7 .lut_mask = 16'h88C0;
defparam \cpu1|pc_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneiii_lcell_comb \cpu1|pc_out~5 (
// Equation(s):
// \cpu1|pc_out~5_combout  = (\cpu1|ir_q [0] & ((\cpu1|sel_pc.0001~0_combout ) # ((\cpu1|sel_pc.0011~1_combout  & \cpu1|Add3~0_combout )))) # (!\cpu1|ir_q [0] & (\cpu1|sel_pc.0011~1_combout  & ((\cpu1|Add3~0_combout ))))

	.dataa(\cpu1|ir_q [0]),
	.datab(\cpu1|sel_pc.0011~1_combout ),
	.datac(\cpu1|sel_pc.0001~0_combout ),
	.datad(\cpu1|Add3~0_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~5 .lut_mask = 16'hECA0;
defparam \cpu1|pc_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneiii_lcell_comb \cpu1|pc_out~6 (
// Equation(s):
// \cpu1|pc_out~6_combout  = (\cpu1|pc_out~5_combout ) # ((\cpu1|Add4~0_combout  & !\cpu1|sel_pc.0100~0_combout ))

	.dataa(gnd),
	.datab(\cpu1|Add4~0_combout ),
	.datac(\cpu1|pc_out~5_combout ),
	.datad(\cpu1|sel_pc.0100~0_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~6 .lut_mask = 16'hF0FC;
defparam \cpu1|pc_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiii_lcell_comb \cpu1|pc_out~8 (
// Equation(s):
// \cpu1|pc_out~8_combout  = (\cpu1|pc_out~7_combout ) # ((\cpu1|pc_out~6_combout ) # ((\cpu1|sel_pc.0000~0_combout  & \cpu1|Add2~0_combout )))

	.dataa(\cpu1|pc_out~7_combout ),
	.datab(\cpu1|sel_pc.0000~0_combout ),
	.datac(\cpu1|Add2~0_combout ),
	.datad(\cpu1|pc_out~6_combout ),
	.cin(gnd),
	.combout(\cpu1|pc_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|pc_out~8 .lut_mask = 16'hFFEA;
defparam \cpu1|pc_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \cpu1|pc_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|pc_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu1|pc_out[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|pc_out[0] .is_wysiwyg = "true";
defparam \cpu1|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiii_lcell_comb \cpu1|mar_q~2 (
// Equation(s):
// \cpu1|mar_q~2_combout  = (\BTN[0]~input_o  & \cpu1|pc_out [0])

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu1|pc_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|mar_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|mar_q~2 .lut_mask = 16'hC0C0;
defparam \cpu1|mar_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \cpu1|mar_q[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|mar_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|mar_q[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|mar_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|mar_q[0] .is_wysiwyg = "true";
defparam \cpu1|mar_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiii_lcell_comb \cpu1|rom|Equal1~0 (
// Equation(s):
// \cpu1|rom|Equal1~0_combout  = (\cpu1|mar_q [0] & !\cpu1|mar_q [1])

	.dataa(gnd),
	.datab(\cpu1|mar_q [0]),
	.datac(gnd),
	.datad(\cpu1|mar_q [1]),
	.cin(gnd),
	.combout(\cpu1|rom|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|rom|Equal1~0 .lut_mask = 16'h00CC;
defparam \cpu1|rom|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneiii_lcell_comb \cpu1|ir_q~51 (
// Equation(s):
// \cpu1|ir_q~51_combout  = (\cpu1|rom|Equal1~0_combout  & (!\cpu1|rom|Equal28~0_combout  & ((!\cpu1|rom|Equal32~1_combout )))) # (!\cpu1|rom|Equal1~0_combout  & (((!\cpu1|rom|Equal3~0_combout )) # (!\cpu1|rom|Equal28~0_combout )))

	.dataa(\cpu1|rom|Equal1~0_combout ),
	.datab(\cpu1|rom|Equal28~0_combout ),
	.datac(\cpu1|rom|Equal3~0_combout ),
	.datad(\cpu1|rom|Equal32~1_combout ),
	.cin(gnd),
	.combout(\cpu1|ir_q~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~51 .lut_mask = 16'h1537;
defparam \cpu1|ir_q~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneiii_lcell_comb \cpu1|ir_q~55 (
// Equation(s):
// \cpu1|ir_q~55_combout  = (!\cpu1|reset_ir~6_combout  & ((\cpu1|rom|Equal24~0_combout ) # (!\cpu1|ir_q~51_combout )))

	.dataa(\cpu1|ir_q~51_combout ),
	.datab(\cpu1|rom|Equal24~0_combout ),
	.datac(\cpu1|reset_ir~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu1|ir_q~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|ir_q~55 .lut_mask = 16'h0D0D;
defparam \cpu1|ir_q~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \cpu1|ir_q[11] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|ir_q~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|ir_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|ir_q[11] .is_wysiwyg = "true";
defparam \cpu1|ir_q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneiii_lcell_comb \cpu1|Equal16~0 (
// Equation(s):
// \cpu1|Equal16~0_combout  = (!\cpu1|ir_q [11] & (!\cpu1|ir_q [9] & (!\cpu1|ir_q [13] & !\cpu1|ir_q [12])))

	.dataa(\cpu1|ir_q [11]),
	.datab(\cpu1|ir_q [9]),
	.datac(\cpu1|ir_q [13]),
	.datad(\cpu1|ir_q [12]),
	.cin(gnd),
	.combout(\cpu1|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|Equal16~0 .lut_mask = 16'h0001;
defparam \cpu1|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneiii_lcell_comb \cpu1|sel_bus~0 (
// Equation(s):
// \cpu1|sel_bus~0_combout  = (\cpu1|ps.T4~q  & (\cpu1|Equal16~0_combout  & (!\cpu1|ir_q [8] & \cpu1|ir_q [7])))

	.dataa(\cpu1|ps.T4~q ),
	.datab(\cpu1|Equal16~0_combout ),
	.datac(\cpu1|ir_q [8]),
	.datad(\cpu1|ir_q [7]),
	.cin(gnd),
	.combout(\cpu1|sel_bus~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|sel_bus~0 .lut_mask = 16'h0800;
defparam \cpu1|sel_bus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneiii_lcell_comb \cpu1|port_b_out~0 (
// Equation(s):
// \cpu1|port_b_out~0_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [0])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector26~7_combout )))))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(\cpu1|w_q [0]),
	.datac(\cpu1|Selector26~7_combout ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~0 .lut_mask = 16'hD800;
defparam \cpu1|port_b_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneiii_lcell_comb \cpu1|port_b_out[5]~1 (
// Equation(s):
// \cpu1|port_b_out[5]~1_combout  = ((\cpu1|Equal36~1_combout  & \cpu1|sel_bus~0_combout )) # (!\BTN[0]~input_o )

	.dataa(\cpu1|Equal36~1_combout ),
	.datab(\cpu1|sel_bus~0_combout ),
	.datac(gnd),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu1|port_b_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out[5]~1 .lut_mask = 16'h88FF;
defparam \cpu1|port_b_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \cpu1|port_b_out[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[0] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneiii_lcell_comb \cpu1|port_b_out~3 (
// Equation(s):
// \cpu1|port_b_out~3_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [2])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector24~6_combout )))))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu1|w_q [2]),
	.datad(\cpu1|Selector24~6_combout ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~3 .lut_mask = 16'hC480;
defparam \cpu1|port_b_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y15_N1
dffeas \cpu1|port_b_out[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[2] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cycloneiii_lcell_comb \cpu1|port_b_out~4 (
// Equation(s):
// \cpu1|port_b_out~4_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [3])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector23~6_combout )))))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu1|w_q [3]),
	.datad(\cpu1|Selector23~6_combout ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~4 .lut_mask = 16'hC480;
defparam \cpu1|port_b_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \cpu1|port_b_out[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[3] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneiii_lcell_comb \cpu1|port_b_out~2 (
// Equation(s):
// \cpu1|port_b_out~2_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [1])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector25~6_combout )))))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(\cpu1|w_q [1]),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu1|Selector25~6_combout ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~2 .lut_mask = 16'hD080;
defparam \cpu1|port_b_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \cpu1|port_b_out[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[1] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneiii_lcell_comb \seg1|WideOr6~0 (
// Equation(s):
// \seg1|WideOr6~0_combout  = (\cpu1|port_b_out [2] & (!\cpu1|port_b_out [1] & (\cpu1|port_b_out [0] $ (!\cpu1|port_b_out [3])))) # (!\cpu1|port_b_out [2] & (\cpu1|port_b_out [0] & (\cpu1|port_b_out [3] $ (!\cpu1|port_b_out [1]))))

	.dataa(\cpu1|port_b_out [0]),
	.datab(\cpu1|port_b_out [2]),
	.datac(\cpu1|port_b_out [3]),
	.datad(\cpu1|port_b_out [1]),
	.cin(gnd),
	.combout(\seg1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|WideOr6~0 .lut_mask = 16'h2086;
defparam \seg1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneiii_lcell_comb \seg1|WideOr5~0 (
// Equation(s):
// \seg1|WideOr5~0_combout  = (\cpu1|port_b_out [3] & ((\cpu1|port_b_out [0] & ((\cpu1|port_b_out [1]))) # (!\cpu1|port_b_out [0] & (\cpu1|port_b_out [2])))) # (!\cpu1|port_b_out [3] & (\cpu1|port_b_out [2] & (\cpu1|port_b_out [0] $ (\cpu1|port_b_out [1]))))

	.dataa(\cpu1|port_b_out [0]),
	.datab(\cpu1|port_b_out [2]),
	.datac(\cpu1|port_b_out [3]),
	.datad(\cpu1|port_b_out [1]),
	.cin(gnd),
	.combout(\seg1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|WideOr5~0 .lut_mask = 16'hE448;
defparam \seg1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneiii_lcell_comb \seg1|WideOr4~0 (
// Equation(s):
// \seg1|WideOr4~0_combout  = (\cpu1|port_b_out [2] & (\cpu1|port_b_out [3] & ((\cpu1|port_b_out [1]) # (!\cpu1|port_b_out [0])))) # (!\cpu1|port_b_out [2] & (!\cpu1|port_b_out [0] & (!\cpu1|port_b_out [3] & \cpu1|port_b_out [1])))

	.dataa(\cpu1|port_b_out [0]),
	.datab(\cpu1|port_b_out [2]),
	.datac(\cpu1|port_b_out [3]),
	.datad(\cpu1|port_b_out [1]),
	.cin(gnd),
	.combout(\seg1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|WideOr4~0 .lut_mask = 16'hC140;
defparam \seg1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneiii_lcell_comb \seg1|WideOr3~0 (
// Equation(s):
// \seg1|WideOr3~0_combout  = (\cpu1|port_b_out [1] & ((\cpu1|port_b_out [0] & (\cpu1|port_b_out [2])) # (!\cpu1|port_b_out [0] & (!\cpu1|port_b_out [2] & \cpu1|port_b_out [3])))) # (!\cpu1|port_b_out [1] & (!\cpu1|port_b_out [3] & (\cpu1|port_b_out [0] $ 
// (\cpu1|port_b_out [2]))))

	.dataa(\cpu1|port_b_out [0]),
	.datab(\cpu1|port_b_out [2]),
	.datac(\cpu1|port_b_out [3]),
	.datad(\cpu1|port_b_out [1]),
	.cin(gnd),
	.combout(\seg1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|WideOr3~0 .lut_mask = 16'h9806;
defparam \seg1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneiii_lcell_comb \seg1|WideOr2~0 (
// Equation(s):
// \seg1|WideOr2~0_combout  = (\cpu1|port_b_out [1] & (\cpu1|port_b_out [0] & ((!\cpu1|port_b_out [3])))) # (!\cpu1|port_b_out [1] & ((\cpu1|port_b_out [2] & ((!\cpu1|port_b_out [3]))) # (!\cpu1|port_b_out [2] & (\cpu1|port_b_out [0]))))

	.dataa(\cpu1|port_b_out [0]),
	.datab(\cpu1|port_b_out [2]),
	.datac(\cpu1|port_b_out [3]),
	.datad(\cpu1|port_b_out [1]),
	.cin(gnd),
	.combout(\seg1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|WideOr2~0 .lut_mask = 16'h0A2E;
defparam \seg1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneiii_lcell_comb \seg1|WideOr1~0 (
// Equation(s):
// \seg1|WideOr1~0_combout  = (\cpu1|port_b_out [0] & (\cpu1|port_b_out [3] $ (((\cpu1|port_b_out [1]) # (!\cpu1|port_b_out [2]))))) # (!\cpu1|port_b_out [0] & (!\cpu1|port_b_out [2] & (!\cpu1|port_b_out [3] & \cpu1|port_b_out [1])))

	.dataa(\cpu1|port_b_out [0]),
	.datab(\cpu1|port_b_out [2]),
	.datac(\cpu1|port_b_out [3]),
	.datad(\cpu1|port_b_out [1]),
	.cin(gnd),
	.combout(\seg1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|WideOr1~0 .lut_mask = 16'h0B82;
defparam \seg1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneiii_lcell_comb \seg1|WideOr0~0 (
// Equation(s):
// \seg1|WideOr0~0_combout  = (\cpu1|port_b_out [0] & ((\cpu1|port_b_out [3]) # (\cpu1|port_b_out [2] $ (\cpu1|port_b_out [1])))) # (!\cpu1|port_b_out [0] & ((\cpu1|port_b_out [1]) # (\cpu1|port_b_out [2] $ (\cpu1|port_b_out [3]))))

	.dataa(\cpu1|port_b_out [0]),
	.datab(\cpu1|port_b_out [2]),
	.datac(\cpu1|port_b_out [3]),
	.datad(\cpu1|port_b_out [1]),
	.cin(gnd),
	.combout(\seg1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \seg1|WideOr0~0 .lut_mask = 16'hF7BC;
defparam \seg1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneiii_lcell_comb \cpu1|port_b_out~5 (
// Equation(s):
// \cpu1|port_b_out~5_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [4])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector22~7_combout )))))

	.dataa(\BTN[0]~input_o ),
	.datab(\cpu1|w_q [4]),
	.datac(\cpu1|sel_bus~0_combout ),
	.datad(\cpu1|Selector22~7_combout ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~5 .lut_mask = 16'h8A80;
defparam \cpu1|port_b_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \cpu1|port_b_out[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[4] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneiii_lcell_comb \cpu1|port_b_out~6 (
// Equation(s):
// \cpu1|port_b_out~6_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [5])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector21~6_combout )))))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(\cpu1|w_q [5]),
	.datac(\cpu1|Selector21~6_combout ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~6 .lut_mask = 16'hD800;
defparam \cpu1|port_b_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \cpu1|port_b_out[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[5] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneiii_lcell_comb \cpu1|port_b_out~7 (
// Equation(s):
// \cpu1|port_b_out~7_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [6])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector20~26_combout )))))

	.dataa(\BTN[0]~input_o ),
	.datab(\cpu1|w_q [6]),
	.datac(\cpu1|sel_bus~0_combout ),
	.datad(\cpu1|Selector20~26_combout ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~7 .lut_mask = 16'h8A80;
defparam \cpu1|port_b_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \cpu1|port_b_out[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[6] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneiii_lcell_comb \cpu1|port_b_out~8 (
// Equation(s):
// \cpu1|port_b_out~8_combout  = (\BTN[0]~input_o  & ((\cpu1|sel_bus~0_combout  & (\cpu1|w_q [7])) # (!\cpu1|sel_bus~0_combout  & ((\cpu1|Selector19~6_combout )))))

	.dataa(\cpu1|sel_bus~0_combout ),
	.datab(\cpu1|w_q [7]),
	.datac(\cpu1|Selector19~6_combout ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu1|port_b_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu1|port_b_out~8 .lut_mask = 16'hD800;
defparam \cpu1|port_b_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \cpu1|port_b_out[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\cpu1|port_b_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu1|port_b_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu1|port_b_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu1|port_b_out[7] .is_wysiwyg = "true";
defparam \cpu1|port_b_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneiii_io_ibuf \BTN[1]~input (
	.i(BTN[1]),
	.ibar(gnd),
	.o(\BTN[1]~input_o ));
// synopsys translate_off
defparam \BTN[1]~input .bus_hold = "false";
defparam \BTN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \BTN[2]~input (
	.i(BTN[2]),
	.ibar(gnd),
	.o(\BTN[2]~input_o ));
// synopsys translate_off
defparam \BTN[2]~input .bus_hold = "false";
defparam \BTN[2]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

endmodule
