;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; RX_OEM
RX_OEM__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
RX_OEM__0__MASK EQU 0x40
RX_OEM__0__PC EQU CYREG_PRT1_PC6
RX_OEM__0__PORT EQU 1
RX_OEM__0__SHIFT EQU 6
RX_OEM__AG EQU CYREG_PRT1_AG
RX_OEM__AMUX EQU CYREG_PRT1_AMUX
RX_OEM__BIE EQU CYREG_PRT1_BIE
RX_OEM__BIT_MASK EQU CYREG_PRT1_BIT_MASK
RX_OEM__BYP EQU CYREG_PRT1_BYP
RX_OEM__CTL EQU CYREG_PRT1_CTL
RX_OEM__DM0 EQU CYREG_PRT1_DM0
RX_OEM__DM1 EQU CYREG_PRT1_DM1
RX_OEM__DM2 EQU CYREG_PRT1_DM2
RX_OEM__DR EQU CYREG_PRT1_DR
RX_OEM__INP_DIS EQU CYREG_PRT1_INP_DIS
RX_OEM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
RX_OEM__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
RX_OEM__LCD_EN EQU CYREG_PRT1_LCD_EN
RX_OEM__MASK EQU 0x40
RX_OEM__PORT EQU 1
RX_OEM__PRT EQU CYREG_PRT1_PRT
RX_OEM__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
RX_OEM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
RX_OEM__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
RX_OEM__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
RX_OEM__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
RX_OEM__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
RX_OEM__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
RX_OEM__PS EQU CYREG_PRT1_PS
RX_OEM__SHIFT EQU 6
RX_OEM__SLW EQU CYREG_PRT1_SLW

; RX_RPI
RX_RPI__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
RX_RPI__0__MASK EQU 0x10
RX_RPI__0__PC EQU CYREG_IO_PC_PRT15_PC4
RX_RPI__0__PORT EQU 15
RX_RPI__0__SHIFT EQU 4
RX_RPI__AG EQU CYREG_PRT15_AG
RX_RPI__AMUX EQU CYREG_PRT15_AMUX
RX_RPI__BIE EQU CYREG_PRT15_BIE
RX_RPI__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RX_RPI__BYP EQU CYREG_PRT15_BYP
RX_RPI__CTL EQU CYREG_PRT15_CTL
RX_RPI__DM0 EQU CYREG_PRT15_DM0
RX_RPI__DM1 EQU CYREG_PRT15_DM1
RX_RPI__DM2 EQU CYREG_PRT15_DM2
RX_RPI__DR EQU CYREG_PRT15_DR
RX_RPI__INP_DIS EQU CYREG_PRT15_INP_DIS
RX_RPI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RX_RPI__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RX_RPI__LCD_EN EQU CYREG_PRT15_LCD_EN
RX_RPI__MASK EQU 0x10
RX_RPI__PORT EQU 15
RX_RPI__PRT EQU CYREG_PRT15_PRT
RX_RPI__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RX_RPI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RX_RPI__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RX_RPI__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RX_RPI__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RX_RPI__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RX_RPI__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RX_RPI__PS EQU CYREG_PRT15_PS
RX_RPI__SHIFT EQU 4
RX_RPI__SLW EQU CYREG_PRT15_SLW

; TX_OEM
TX_OEM__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
TX_OEM__0__MASK EQU 0x80
TX_OEM__0__PC EQU CYREG_PRT1_PC7
TX_OEM__0__PORT EQU 1
TX_OEM__0__SHIFT EQU 7
TX_OEM__AG EQU CYREG_PRT1_AG
TX_OEM__AMUX EQU CYREG_PRT1_AMUX
TX_OEM__BIE EQU CYREG_PRT1_BIE
TX_OEM__BIT_MASK EQU CYREG_PRT1_BIT_MASK
TX_OEM__BYP EQU CYREG_PRT1_BYP
TX_OEM__CTL EQU CYREG_PRT1_CTL
TX_OEM__DM0 EQU CYREG_PRT1_DM0
TX_OEM__DM1 EQU CYREG_PRT1_DM1
TX_OEM__DM2 EQU CYREG_PRT1_DM2
TX_OEM__DR EQU CYREG_PRT1_DR
TX_OEM__INP_DIS EQU CYREG_PRT1_INP_DIS
TX_OEM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
TX_OEM__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
TX_OEM__LCD_EN EQU CYREG_PRT1_LCD_EN
TX_OEM__MASK EQU 0x80
TX_OEM__PORT EQU 1
TX_OEM__PRT EQU CYREG_PRT1_PRT
TX_OEM__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
TX_OEM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
TX_OEM__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
TX_OEM__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
TX_OEM__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
TX_OEM__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
TX_OEM__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
TX_OEM__PS EQU CYREG_PRT1_PS
TX_OEM__SHIFT EQU 7
TX_OEM__SLW EQU CYREG_PRT1_SLW

; TX_RPI
TX_RPI__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
TX_RPI__0__MASK EQU 0x20
TX_RPI__0__PC EQU CYREG_IO_PC_PRT15_PC5
TX_RPI__0__PORT EQU 15
TX_RPI__0__SHIFT EQU 5
TX_RPI__AG EQU CYREG_PRT15_AG
TX_RPI__AMUX EQU CYREG_PRT15_AMUX
TX_RPI__BIE EQU CYREG_PRT15_BIE
TX_RPI__BIT_MASK EQU CYREG_PRT15_BIT_MASK
TX_RPI__BYP EQU CYREG_PRT15_BYP
TX_RPI__CTL EQU CYREG_PRT15_CTL
TX_RPI__DM0 EQU CYREG_PRT15_DM0
TX_RPI__DM1 EQU CYREG_PRT15_DM1
TX_RPI__DM2 EQU CYREG_PRT15_DM2
TX_RPI__DR EQU CYREG_PRT15_DR
TX_RPI__INP_DIS EQU CYREG_PRT15_INP_DIS
TX_RPI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
TX_RPI__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
TX_RPI__LCD_EN EQU CYREG_PRT15_LCD_EN
TX_RPI__MASK EQU 0x20
TX_RPI__PORT EQU 15
TX_RPI__PRT EQU CYREG_PRT15_PRT
TX_RPI__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
TX_RPI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
TX_RPI__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
TX_RPI__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
TX_RPI__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
TX_RPI__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
TX_RPI__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
TX_RPI__PS EQU CYREG_PRT15_PS
TX_RPI__SHIFT EQU 5
TX_RPI__SLW EQU CYREG_PRT15_SLW

; ADC_CH0
ADC_CH0__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
ADC_CH0__0__MASK EQU 0x08
ADC_CH0__0__PC EQU CYREG_IO_PC_PRT15_PC3
ADC_CH0__0__PORT EQU 15
ADC_CH0__0__SHIFT EQU 3
ADC_CH0__AG EQU CYREG_PRT15_AG
ADC_CH0__AMUX EQU CYREG_PRT15_AMUX
ADC_CH0__BIE EQU CYREG_PRT15_BIE
ADC_CH0__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ADC_CH0__BYP EQU CYREG_PRT15_BYP
ADC_CH0__CTL EQU CYREG_PRT15_CTL
ADC_CH0__DM0 EQU CYREG_PRT15_DM0
ADC_CH0__DM1 EQU CYREG_PRT15_DM1
ADC_CH0__DM2 EQU CYREG_PRT15_DM2
ADC_CH0__DR EQU CYREG_PRT15_DR
ADC_CH0__INP_DIS EQU CYREG_PRT15_INP_DIS
ADC_CH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ADC_CH0__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ADC_CH0__LCD_EN EQU CYREG_PRT15_LCD_EN
ADC_CH0__MASK EQU 0x08
ADC_CH0__PORT EQU 15
ADC_CH0__PRT EQU CYREG_PRT15_PRT
ADC_CH0__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ADC_CH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ADC_CH0__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ADC_CH0__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ADC_CH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ADC_CH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ADC_CH0__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ADC_CH0__PS EQU CYREG_PRT15_PS
ADC_CH0__SHIFT EQU 3
ADC_CH0__SLW EQU CYREG_PRT15_SLW

; ADC_CH1
ADC_CH1__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
ADC_CH1__0__MASK EQU 0x08
ADC_CH1__0__PC EQU CYREG_PRT3_PC3
ADC_CH1__0__PORT EQU 3
ADC_CH1__0__SHIFT EQU 3
ADC_CH1__AG EQU CYREG_PRT3_AG
ADC_CH1__AMUX EQU CYREG_PRT3_AMUX
ADC_CH1__BIE EQU CYREG_PRT3_BIE
ADC_CH1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_CH1__BYP EQU CYREG_PRT3_BYP
ADC_CH1__CTL EQU CYREG_PRT3_CTL
ADC_CH1__DM0 EQU CYREG_PRT3_DM0
ADC_CH1__DM1 EQU CYREG_PRT3_DM1
ADC_CH1__DM2 EQU CYREG_PRT3_DM2
ADC_CH1__DR EQU CYREG_PRT3_DR
ADC_CH1__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_CH1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_CH1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_CH1__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_CH1__MASK EQU 0x08
ADC_CH1__PORT EQU 3
ADC_CH1__PRT EQU CYREG_PRT3_PRT
ADC_CH1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_CH1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_CH1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_CH1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_CH1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_CH1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_CH1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_CH1__PS EQU CYREG_PRT3_PS
ADC_CH1__SHIFT EQU 3
ADC_CH1__SLW EQU CYREG_PRT3_SLW

; ADC_CH2
ADC_CH2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ADC_CH2__0__MASK EQU 0x80
ADC_CH2__0__PC EQU CYREG_PRT3_PC7
ADC_CH2__0__PORT EQU 3
ADC_CH2__0__SHIFT EQU 7
ADC_CH2__AG EQU CYREG_PRT3_AG
ADC_CH2__AMUX EQU CYREG_PRT3_AMUX
ADC_CH2__BIE EQU CYREG_PRT3_BIE
ADC_CH2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_CH2__BYP EQU CYREG_PRT3_BYP
ADC_CH2__CTL EQU CYREG_PRT3_CTL
ADC_CH2__DM0 EQU CYREG_PRT3_DM0
ADC_CH2__DM1 EQU CYREG_PRT3_DM1
ADC_CH2__DM2 EQU CYREG_PRT3_DM2
ADC_CH2__DR EQU CYREG_PRT3_DR
ADC_CH2__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_CH2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_CH2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_CH2__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_CH2__MASK EQU 0x80
ADC_CH2__PORT EQU 3
ADC_CH2__PRT EQU CYREG_PRT3_PRT
ADC_CH2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_CH2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_CH2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_CH2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_CH2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_CH2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_CH2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_CH2__PS EQU CYREG_PRT3_PS
ADC_CH2__SHIFT EQU 7
ADC_CH2__SLW EQU CYREG_PRT3_SLW

; ADC_CH3
ADC_CH3__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
ADC_CH3__0__MASK EQU 0x80
ADC_CH3__0__PC EQU CYREG_PRT0_PC7
ADC_CH3__0__PORT EQU 0
ADC_CH3__0__SHIFT EQU 7
ADC_CH3__AG EQU CYREG_PRT0_AG
ADC_CH3__AMUX EQU CYREG_PRT0_AMUX
ADC_CH3__BIE EQU CYREG_PRT0_BIE
ADC_CH3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_CH3__BYP EQU CYREG_PRT0_BYP
ADC_CH3__CTL EQU CYREG_PRT0_CTL
ADC_CH3__DM0 EQU CYREG_PRT0_DM0
ADC_CH3__DM1 EQU CYREG_PRT0_DM1
ADC_CH3__DM2 EQU CYREG_PRT0_DM2
ADC_CH3__DR EQU CYREG_PRT0_DR
ADC_CH3__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_CH3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_CH3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_CH3__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_CH3__MASK EQU 0x80
ADC_CH3__PORT EQU 0
ADC_CH3__PRT EQU CYREG_PRT0_PRT
ADC_CH3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_CH3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_CH3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_CH3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_CH3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_CH3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_CH3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_CH3__PS EQU CYREG_PRT0_PS
ADC_CH3__SHIFT EQU 7
ADC_CH3__SLW EQU CYREG_PRT0_SLW

; TX_Debug
TX_Debug__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
TX_Debug__0__MASK EQU 0x80
TX_Debug__0__PC EQU CYREG_PRT12_PC7
TX_Debug__0__PORT EQU 12
TX_Debug__0__SHIFT EQU 7
TX_Debug__AG EQU CYREG_PRT12_AG
TX_Debug__BIE EQU CYREG_PRT12_BIE
TX_Debug__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TX_Debug__BYP EQU CYREG_PRT12_BYP
TX_Debug__DM0 EQU CYREG_PRT12_DM0
TX_Debug__DM1 EQU CYREG_PRT12_DM1
TX_Debug__DM2 EQU CYREG_PRT12_DM2
TX_Debug__DR EQU CYREG_PRT12_DR
TX_Debug__INP_DIS EQU CYREG_PRT12_INP_DIS
TX_Debug__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TX_Debug__MASK EQU 0x80
TX_Debug__PORT EQU 12
TX_Debug__PRT EQU CYREG_PRT12_PRT
TX_Debug__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TX_Debug__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TX_Debug__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TX_Debug__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TX_Debug__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TX_Debug__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TX_Debug__PS EQU CYREG_PRT12_PS
TX_Debug__SHIFT EQU 7
TX_Debug__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TX_Debug__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TX_Debug__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TX_Debug__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TX_Debug__SLW EQU CYREG_PRT12_SLW

; UART_OEM
UART_OEM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_OEM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_OEM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_OEM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
UART_OEM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
UART_OEM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_OEM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_OEM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
UART_OEM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
UART_OEM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_OEM_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
UART_OEM_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_OEM_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
UART_OEM_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
UART_OEM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_OEM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_OEM_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
UART_OEM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_OEM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_OEM_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_OEM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_OEM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
UART_OEM_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_OEM_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_OEM_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_OEM_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_OEM_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_OEM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_OEM_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_OEM_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_OEM_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_OEM_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_OEM_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_OEM_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_OEM_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_OEM_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_OEM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_OEM_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_OEM_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_OEM_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_OEM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_OEM_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_OEM_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_OEM_BUART_sRX_RxSts__3__POS EQU 3
UART_OEM_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_OEM_BUART_sRX_RxSts__4__POS EQU 4
UART_OEM_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_OEM_BUART_sRX_RxSts__5__POS EQU 5
UART_OEM_BUART_sRX_RxSts__MASK EQU 0x38
UART_OEM_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_OEM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_OEM_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_OEM_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_OEM_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_OEM_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_OEM_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_OEM_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_OEM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_OEM_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_OEM_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_OEM_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_OEM_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
UART_OEM_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
UART_OEM_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_OEM_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
UART_OEM_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
UART_OEM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_OEM_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_OEM_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
UART_OEM_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
UART_OEM_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_OEM_BUART_sTX_TxSts__0__POS EQU 0
UART_OEM_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_OEM_BUART_sTX_TxSts__1__POS EQU 1
UART_OEM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_OEM_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_OEM_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_OEM_BUART_sTX_TxSts__2__POS EQU 2
UART_OEM_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_OEM_BUART_sTX_TxSts__3__POS EQU 3
UART_OEM_BUART_sTX_TxSts__MASK EQU 0x0F
UART_OEM_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_OEM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_OEM_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_OEM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
UART_OEM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
UART_OEM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
UART_OEM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_OEM_IntClock__INDEX EQU 0x05
UART_OEM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_OEM_IntClock__PM_ACT_MSK EQU 0x20
UART_OEM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_OEM_IntClock__PM_STBY_MSK EQU 0x20

; UART_RPI
UART_RPI_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RPI_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_RPI_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_RPI_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_RPI_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_RPI_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_RPI_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_RPI_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_RPI_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_RPI_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RPI_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_RPI_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_RPI_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_RPI_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_RPI_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RPI_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RPI_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_RPI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RPI_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_RPI_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_RPI_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RPI_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_RPI_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_RPI_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_RPI_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_RPI_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_RPI_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_RPI_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RPI_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_RPI_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_RPI_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_RPI_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_RPI_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_RPI_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_RPI_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_RPI_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_RPI_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RPI_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_RPI_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_RPI_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_RPI_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RPI_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_RPI_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_RPI_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_RPI_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RPI_BUART_sRX_RxSts__3__POS EQU 3
UART_RPI_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RPI_BUART_sRX_RxSts__4__POS EQU 4
UART_RPI_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RPI_BUART_sRX_RxSts__5__POS EQU 5
UART_RPI_BUART_sRX_RxSts__MASK EQU 0x38
UART_RPI_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_RPI_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_RPI_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_RPI_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_RPI_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_RPI_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_RPI_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_RPI_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_RPI_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_RPI_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_RPI_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_RPI_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_RPI_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_RPI_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_RPI_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_RPI_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_RPI_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_RPI_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_RPI_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_RPI_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_RPI_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_RPI_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RPI_BUART_sTX_TxSts__0__POS EQU 0
UART_RPI_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RPI_BUART_sTX_TxSts__1__POS EQU 1
UART_RPI_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_RPI_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_RPI_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RPI_BUART_sTX_TxSts__2__POS EQU 2
UART_RPI_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RPI_BUART_sTX_TxSts__3__POS EQU 3
UART_RPI_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RPI_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_RPI_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_RPI_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_RPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_RPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_RPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_RPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_RPI_IntClock__INDEX EQU 0x02
UART_RPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_RPI_IntClock__PM_ACT_MSK EQU 0x04
UART_RPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_RPI_IntClock__PM_STBY_MSK EQU 0x04

; USER_LED
USER_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
USER_LED__0__MASK EQU 0x02
USER_LED__0__PC EQU CYREG_PRT2_PC1
USER_LED__0__PORT EQU 2
USER_LED__0__SHIFT EQU 1
USER_LED__AG EQU CYREG_PRT2_AG
USER_LED__AMUX EQU CYREG_PRT2_AMUX
USER_LED__BIE EQU CYREG_PRT2_BIE
USER_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
USER_LED__BYP EQU CYREG_PRT2_BYP
USER_LED__CTL EQU CYREG_PRT2_CTL
USER_LED__DM0 EQU CYREG_PRT2_DM0
USER_LED__DM1 EQU CYREG_PRT2_DM1
USER_LED__DM2 EQU CYREG_PRT2_DM2
USER_LED__DR EQU CYREG_PRT2_DR
USER_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
USER_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
USER_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
USER_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
USER_LED__MASK EQU 0x02
USER_LED__PORT EQU 2
USER_LED__PRT EQU CYREG_PRT2_PRT
USER_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
USER_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
USER_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
USER_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
USER_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
USER_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
USER_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
USER_LED__PS EQU CYREG_PRT2_PS
USER_LED__SHIFT EQU 1
USER_LED__SLW EQU CYREG_PRT2_SLW

; ADC_TS410
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
ADC_TS410_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
ADC_TS410_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
ADC_TS410_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
ADC_TS410_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_TS410_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_TS410_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_TS410_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_TS410_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_TS410_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_TS410_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_TS410_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_TS410_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_TS410_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_TS410_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ADC_TS410_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_TS410_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_TS410_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
ADC_TS410_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
ADC_TS410_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_TS410_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB05_MSK
ADC_TS410_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
ADC_TS410_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB05_ST
ADC_TS410_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TS410_FinalBuf__DRQ_NUMBER EQU 0
ADC_TS410_FinalBuf__NUMBEROF_TDS EQU 0
ADC_TS410_FinalBuf__PRIORITY EQU 2
ADC_TS410_FinalBuf__TERMIN_EN EQU 0
ADC_TS410_FinalBuf__TERMIN_SEL EQU 0
ADC_TS410_FinalBuf__TERMOUT0_EN EQU 1
ADC_TS410_FinalBuf__TERMOUT0_SEL EQU 0
ADC_TS410_FinalBuf__TERMOUT1_EN EQU 0
ADC_TS410_FinalBuf__TERMOUT1_SEL EQU 0
ADC_TS410_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_TS410_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_TS410_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_TS410_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_TS410_IntClock__INDEX EQU 0x03
ADC_TS410_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_TS410_IntClock__PM_ACT_MSK EQU 0x08
ADC_TS410_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_TS410_IntClock__PM_STBY_MSK EQU 0x08
ADC_TS410_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_TS410_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_TS410_IRQ__INTC_MASK EQU 0x01
ADC_TS410_IRQ__INTC_NUMBER EQU 0
ADC_TS410_IRQ__INTC_PRIOR_NUM EQU 7
ADC_TS410_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_TS410_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_TS410_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_TS410_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_TS410_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_TS410_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_TS410_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_TS410_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_TS410_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_TS410_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_TS410_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_TS410_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_TS410_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_TS410_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_TS410_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_TS410_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_TS410_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_TS410_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_TS410_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_TS410_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_TS410_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_TS410_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_TS410_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_TS410_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TS410_TempBuf__DRQ_NUMBER EQU 1
ADC_TS410_TempBuf__NUMBEROF_TDS EQU 0
ADC_TS410_TempBuf__PRIORITY EQU 2
ADC_TS410_TempBuf__TERMIN_EN EQU 0
ADC_TS410_TempBuf__TERMIN_SEL EQU 0
ADC_TS410_TempBuf__TERMOUT0_EN EQU 1
ADC_TS410_TempBuf__TERMOUT0_SEL EQU 1
ADC_TS410_TempBuf__TERMOUT1_EN EQU 0
ADC_TS410_TempBuf__TERMOUT1_SEL EQU 0

; Clock_ISR
Clock_ISR__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_ISR__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_ISR__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_ISR__CFG2_SRC_SEL_MASK EQU 0x07
Clock_ISR__INDEX EQU 0x04
Clock_ISR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_ISR__PM_ACT_MSK EQU 0x10
Clock_ISR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_ISR__PM_STBY_MSK EQU 0x10

; Timer_ISR
Timer_ISR_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_ISR_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_ISR_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_ISR_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_ISR_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_ISR_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_ISR_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_ISR_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_ISR_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_ISR_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_ISR_TimerHW__PM_ACT_MSK EQU 0x01
Timer_ISR_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_ISR_TimerHW__PM_STBY_MSK EQU 0x01
Timer_ISR_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_ISR_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_ISR_TimerHW__SR0 EQU CYREG_TMR0_SR0

; ADC_DelSig
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_theACLK__INDEX EQU 0x00
ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x01

; UART_Debug
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB05_A0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB05_A1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB05_D0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB05_D1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB05_F0
UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB05_F1
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_Debug_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_Debug_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_Debug_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_Debug_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_Debug_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_Debug_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_Debug_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_Debug_BUART_sTX_TxSts__0__POS EQU 0
UART_Debug_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_Debug_BUART_sTX_TxSts__1__POS EQU 1
UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_Debug_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_Debug_BUART_sTX_TxSts__2__POS EQU 2
UART_Debug_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_Debug_BUART_sTX_TxSts__3__POS EQU 3
UART_Debug_BUART_sTX_TxSts__MASK EQU 0x0F
UART_Debug_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_Debug_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_Debug_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_Debug_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_Debug_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_Debug_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_Debug_IntClock__INDEX EQU 0x01
UART_Debug_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_Debug_IntClock__PM_ACT_MSK EQU 0x02
UART_Debug_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_Debug_IntClock__PM_STBY_MSK EQU 0x02

; Timer_Interrupt
Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_Interrupt__INTC_MASK EQU 0x20000
Timer_Interrupt__INTC_NUMBER EQU 17
Timer_Interrupt__INTC_PRIOR_NUM EQU 7
Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pressure_After_Neg
Pressure_After_Neg__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pressure_After_Neg__0__MASK EQU 0x20
Pressure_After_Neg__0__PC EQU CYREG_PRT0_PC5
Pressure_After_Neg__0__PORT EQU 0
Pressure_After_Neg__0__SHIFT EQU 5
Pressure_After_Neg__AG EQU CYREG_PRT0_AG
Pressure_After_Neg__AMUX EQU CYREG_PRT0_AMUX
Pressure_After_Neg__BIE EQU CYREG_PRT0_BIE
Pressure_After_Neg__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pressure_After_Neg__BYP EQU CYREG_PRT0_BYP
Pressure_After_Neg__CTL EQU CYREG_PRT0_CTL
Pressure_After_Neg__DM0 EQU CYREG_PRT0_DM0
Pressure_After_Neg__DM1 EQU CYREG_PRT0_DM1
Pressure_After_Neg__DM2 EQU CYREG_PRT0_DM2
Pressure_After_Neg__DR EQU CYREG_PRT0_DR
Pressure_After_Neg__INP_DIS EQU CYREG_PRT0_INP_DIS
Pressure_After_Neg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pressure_After_Neg__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pressure_After_Neg__LCD_EN EQU CYREG_PRT0_LCD_EN
Pressure_After_Neg__MASK EQU 0x20
Pressure_After_Neg__PORT EQU 0
Pressure_After_Neg__PRT EQU CYREG_PRT0_PRT
Pressure_After_Neg__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pressure_After_Neg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pressure_After_Neg__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pressure_After_Neg__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pressure_After_Neg__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pressure_After_Neg__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pressure_After_Neg__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pressure_After_Neg__PS EQU CYREG_PRT0_PS
Pressure_After_Neg__SHIFT EQU 5
Pressure_After_Neg__SLW EQU CYREG_PRT0_SLW

; Pressure_After_Pos
Pressure_After_Pos__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pressure_After_Pos__0__MASK EQU 0x10
Pressure_After_Pos__0__PC EQU CYREG_PRT0_PC4
Pressure_After_Pos__0__PORT EQU 0
Pressure_After_Pos__0__SHIFT EQU 4
Pressure_After_Pos__AG EQU CYREG_PRT0_AG
Pressure_After_Pos__AMUX EQU CYREG_PRT0_AMUX
Pressure_After_Pos__BIE EQU CYREG_PRT0_BIE
Pressure_After_Pos__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pressure_After_Pos__BYP EQU CYREG_PRT0_BYP
Pressure_After_Pos__CTL EQU CYREG_PRT0_CTL
Pressure_After_Pos__DM0 EQU CYREG_PRT0_DM0
Pressure_After_Pos__DM1 EQU CYREG_PRT0_DM1
Pressure_After_Pos__DM2 EQU CYREG_PRT0_DM2
Pressure_After_Pos__DR EQU CYREG_PRT0_DR
Pressure_After_Pos__INP_DIS EQU CYREG_PRT0_INP_DIS
Pressure_After_Pos__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pressure_After_Pos__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pressure_After_Pos__LCD_EN EQU CYREG_PRT0_LCD_EN
Pressure_After_Pos__MASK EQU 0x10
Pressure_After_Pos__PORT EQU 0
Pressure_After_Pos__PRT EQU CYREG_PRT0_PRT
Pressure_After_Pos__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pressure_After_Pos__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pressure_After_Pos__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pressure_After_Pos__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pressure_After_Pos__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pressure_After_Pos__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pressure_After_Pos__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pressure_After_Pos__PS EQU CYREG_PRT0_PS
Pressure_After_Pos__SHIFT EQU 4
Pressure_After_Pos__SLW EQU CYREG_PRT0_SLW

; Pressure_Before_Neg
Pressure_Before_Neg__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pressure_Before_Neg__0__MASK EQU 0x10
Pressure_Before_Neg__0__PC EQU CYREG_PRT3_PC4
Pressure_Before_Neg__0__PORT EQU 3
Pressure_Before_Neg__0__SHIFT EQU 4
Pressure_Before_Neg__AG EQU CYREG_PRT3_AG
Pressure_Before_Neg__AMUX EQU CYREG_PRT3_AMUX
Pressure_Before_Neg__BIE EQU CYREG_PRT3_BIE
Pressure_Before_Neg__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pressure_Before_Neg__BYP EQU CYREG_PRT3_BYP
Pressure_Before_Neg__CTL EQU CYREG_PRT3_CTL
Pressure_Before_Neg__DM0 EQU CYREG_PRT3_DM0
Pressure_Before_Neg__DM1 EQU CYREG_PRT3_DM1
Pressure_Before_Neg__DM2 EQU CYREG_PRT3_DM2
Pressure_Before_Neg__DR EQU CYREG_PRT3_DR
Pressure_Before_Neg__INP_DIS EQU CYREG_PRT3_INP_DIS
Pressure_Before_Neg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pressure_Before_Neg__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pressure_Before_Neg__LCD_EN EQU CYREG_PRT3_LCD_EN
Pressure_Before_Neg__MASK EQU 0x10
Pressure_Before_Neg__PORT EQU 3
Pressure_Before_Neg__PRT EQU CYREG_PRT3_PRT
Pressure_Before_Neg__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pressure_Before_Neg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pressure_Before_Neg__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pressure_Before_Neg__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pressure_Before_Neg__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pressure_Before_Neg__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pressure_Before_Neg__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pressure_Before_Neg__PS EQU CYREG_PRT3_PS
Pressure_Before_Neg__SHIFT EQU 4
Pressure_Before_Neg__SLW EQU CYREG_PRT3_SLW

; Pressure_Before_Pos
Pressure_Before_Pos__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pressure_Before_Pos__0__MASK EQU 0x20
Pressure_Before_Pos__0__PC EQU CYREG_PRT3_PC5
Pressure_Before_Pos__0__PORT EQU 3
Pressure_Before_Pos__0__SHIFT EQU 5
Pressure_Before_Pos__AG EQU CYREG_PRT3_AG
Pressure_Before_Pos__AMUX EQU CYREG_PRT3_AMUX
Pressure_Before_Pos__BIE EQU CYREG_PRT3_BIE
Pressure_Before_Pos__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pressure_Before_Pos__BYP EQU CYREG_PRT3_BYP
Pressure_Before_Pos__CTL EQU CYREG_PRT3_CTL
Pressure_Before_Pos__DM0 EQU CYREG_PRT3_DM0
Pressure_Before_Pos__DM1 EQU CYREG_PRT3_DM1
Pressure_Before_Pos__DM2 EQU CYREG_PRT3_DM2
Pressure_Before_Pos__DR EQU CYREG_PRT3_DR
Pressure_Before_Pos__INP_DIS EQU CYREG_PRT3_INP_DIS
Pressure_Before_Pos__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pressure_Before_Pos__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pressure_Before_Pos__LCD_EN EQU CYREG_PRT3_LCD_EN
Pressure_Before_Pos__MASK EQU 0x20
Pressure_Before_Pos__PORT EQU 3
Pressure_Before_Pos__PRT EQU CYREG_PRT3_PRT
Pressure_Before_Pos__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pressure_Before_Pos__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pressure_Before_Pos__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pressure_Before_Pos__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pressure_Before_Pos__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pressure_Before_Pos__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pressure_Before_Pos__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pressure_Before_Pos__PS EQU CYREG_PRT3_PS
Pressure_Before_Pos__SHIFT EQU 5
Pressure_Before_Pos__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
