{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:00:29 2010 " "Info: Processing started: Tue Aug 17 02:00:29 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off charlcd1 -c charlcd1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off charlcd1 -c charlcd1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 9 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "26 " "Warning: Found 26 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[14\] " "Info: Detected ripple clock \"clkcnt\[14\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[15\] " "Info: Detected ripple clock \"clkcnt\[15\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[12\] " "Info: Detected ripple clock \"clkcnt\[12\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[13\] " "Info: Detected ripple clock \"clkcnt\[13\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[11\] " "Info: Detected ripple clock \"clkcnt\[11\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[10\] " "Info: Detected ripple clock \"clkcnt\[10\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[9\] " "Info: Detected ripple clock \"clkcnt\[9\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[8\] " "Info: Detected ripple clock \"clkcnt\[8\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[7\] " "Info: Detected ripple clock \"clkcnt\[7\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[6\] " "Info: Detected ripple clock \"clkcnt\[6\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[4\] " "Info: Detected ripple clock \"clkcnt\[4\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[5\] " "Info: Detected ripple clock \"clkcnt\[5\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[2\] " "Info: Detected ripple clock \"clkcnt\[2\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[1\] " "Info: Detected ripple clock \"clkcnt\[1\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[0\] " "Info: Detected ripple clock \"clkcnt\[0\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[3\] " "Info: Detected ripple clock \"clkcnt\[3\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~3 " "Info: Detected gated clock \"Equal0~3\" as buffer" {  } { { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~2 " "Info: Detected gated clock \"Equal0~2\" as buffer" {  } { { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[17\] " "Info: Detected ripple clock \"clkcnt\[17\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[18\] " "Info: Detected ripple clock \"clkcnt\[18\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkcnt\[16\] " "Info: Detected ripple clock \"clkcnt\[16\]\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkcnt\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0 " "Info: Detected gated clock \"Equal0\" as buffer" {  } { { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clkdiv " "Info: Detected ripple clock \"clkdiv\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 75 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_int " "Info: Detected ripple clock \"clk_int\" as buffer" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state\[2\] register counter\[3\] 160.46 MHz 6.232 ns Internal " "Info: Clock \"clk\" has Internal fmax of 160.46 MHz between source register \"state\[2\]\" and destination register \"counter\[3\]\" (period= 6.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.605 ns + Longest register register " "Info: + Longest register to register delay is 4.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[2\] 1 REG LCFF_X25_Y8_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N9; Fanout = 5; REG Node = 'state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.202 ns) 2.101 ns Equal7~0 2 COMB LCCOMB_X19_Y10_N12 6 " "Info: 2: + IC(1.899 ns) + CELL(0.202 ns) = 2.101 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 6; COMB Node = 'Equal7~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { state[2] Equal7~0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.206 ns) 2.722 ns counter\[2\]~36 3 COMB LCCOMB_X19_Y10_N28 7 " "Info: 3: + IC(0.415 ns) + CELL(0.206 ns) = 2.722 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 7; COMB Node = 'counter\[2\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Equal7~0 counter[2]~36 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.855 ns) 4.605 ns counter\[3\] 4 REG LCFF_X20_Y11_N11 13 " "Info: 4: + IC(1.028 ns) + CELL(0.855 ns) = 4.605 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 13; REG Node = 'counter\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.883 ns" { counter[2]~36 counter[3] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.263 ns ( 27.43 % ) " "Info: Total cell delay = 1.263 ns ( 27.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.342 ns ( 72.57 % ) " "Info: Total interconnect delay = 3.342 ns ( 72.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { state[2] Equal7~0 counter[2]~36 counter[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.605 ns" { state[2] {} Equal7~0 {} counter[2]~36 {} counter[3] {} } { 0.000ns 1.899ns 0.415ns 1.028ns } { 0.000ns 0.202ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.363 ns - Smallest " "Info: - Smallest clock skew is -1.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.357 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 11.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 19 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 19; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 3.036 ns clkcnt\[17\] 2 REG LCFF_X1_Y5_N17 3 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 3.036 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 3; REG Node = 'clkcnt\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk clkcnt[17] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.370 ns) 4.545 ns Equal0 3 COMB LCCOMB_X1_Y6_N12 20 " "Info: 3: + IC(1.139 ns) + CELL(0.370 ns) = 4.545 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 20; COMB Node = 'Equal0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clkcnt[17] Equal0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 5.849 ns clkdiv 4 REG LCFF_X1_Y6_N1 3 " "Info: 4: + IC(0.334 ns) + CELL(0.970 ns) = 5.849 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'clkdiv'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Equal0 clkdiv } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.970 ns) 8.269 ns clk_int 5 REG LCFF_X3_Y3_N5 3 " "Info: 5: + IC(1.450 ns) + CELL(0.970 ns) = 8.269 ns; Loc. = LCFF_X3_Y3_N5; Fanout = 3; REG Node = 'clk_int'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clkdiv clk_int } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.000 ns) 9.839 ns clk_int~clkctrl 6 COMB CLKCTRL_G3 19 " "Info: 6: + IC(1.570 ns) + CELL(0.000 ns) = 9.839 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk_int~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_int clk_int~clkctrl } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 11.357 ns counter\[3\] 7 REG LCFF_X20_Y11_N11 13 " "Info: 7: + IC(0.852 ns) + CELL(0.666 ns) = 11.357 ns; Loc. = LCFF_X20_Y11_N11; Fanout = 13; REG Node = 'counter\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk_int~clkctrl counter[3] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.086 ns ( 44.78 % ) " "Info: Total cell delay = 5.086 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.271 ns ( 55.22 % ) " "Info: Total interconnect delay = 6.271 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.357 ns" { clk clkcnt[17] Equal0 clkdiv clk_int clk_int~clkctrl counter[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.357 ns" { clk {} clk~combout {} clkcnt[17] {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 0.926ns 1.139ns 0.334ns 1.450ns 1.570ns 0.852ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.720 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 19 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 19; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 3.036 ns clkcnt\[12\] 2 REG LCFF_X1_Y5_N7 3 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 3.036 ns; Loc. = LCFF_X1_Y5_N7; Fanout = 3; REG Node = 'clkcnt\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk clkcnt[12] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.616 ns) 4.768 ns Equal0~3 3 COMB LCCOMB_X1_Y6_N2 1 " "Info: 3: + IC(1.116 ns) + CELL(0.616 ns) = 4.768 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { clkcnt[12] Equal0~3 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 5.347 ns Equal0~4 4 COMB LCCOMB_X1_Y6_N6 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 5.347 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 5.918 ns Equal0 5 COMB LCCOMB_X1_Y6_N12 20 " "Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 5.918 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 20; COMB Node = 'Equal0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal0~4 Equal0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 7.222 ns clkdiv 6 REG LCFF_X1_Y6_N1 3 " "Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 7.222 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'clkdiv'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Equal0 clkdiv } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.970 ns) 9.642 ns clk_int 7 REG LCFF_X3_Y3_N5 3 " "Info: 7: + IC(1.450 ns) + CELL(0.970 ns) = 9.642 ns; Loc. = LCFF_X3_Y3_N5; Fanout = 3; REG Node = 'clk_int'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clkdiv clk_int } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.000 ns) 11.212 ns clk_int~clkctrl 8 COMB CLKCTRL_G3 19 " "Info: 8: + IC(1.570 ns) + CELL(0.000 ns) = 11.212 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk_int~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_int clk_int~clkctrl } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 12.720 ns state\[2\] 9 REG LCFF_X25_Y8_N9 5 " "Info: 9: + IC(0.842 ns) + CELL(0.666 ns) = 12.720 ns; Loc. = LCFF_X25_Y8_N9; Fanout = 5; REG Node = 'state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk_int~clkctrl state[2] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.744 ns ( 45.16 % ) " "Info: Total cell delay = 5.744 ns ( 45.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.976 ns ( 54.84 % ) " "Info: Total interconnect delay = 6.976 ns ( 54.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.720 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int clk_int~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.720 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} state[2] {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns 1.570ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.357 ns" { clk clkcnt[17] Equal0 clkdiv clk_int clk_int~clkctrl counter[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.357 ns" { clk {} clk~combout {} clkcnt[17] {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 0.926ns 1.139ns 0.334ns 1.450ns 1.570ns 0.852ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.720 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int clk_int~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.720 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} state[2] {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns 1.570ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { state[2] Equal7~0 counter[2]~36 counter[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.605 ns" { state[2] {} Equal7~0 {} counter[2]~36 {} counter[3] {} } { 0.000ns 1.899ns 0.415ns 1.028ns } { 0.000ns 0.202ns 0.206ns 0.855ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.357 ns" { clk clkcnt[17] Equal0 clkdiv clk_int clk_int~clkctrl counter[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.357 ns" { clk {} clk~combout {} clkcnt[17] {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 0.926ns 1.139ns 0.334ns 1.450ns 1.570ns 0.852ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.720 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int clk_int~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.720 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} state[2] {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns 1.570ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 28 " "Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "clk_int clk_int clk 874 ps " "Info: Found hold time violation between source  pin or register \"clk_int\" and destination pin or register \"clk_int\" for clock \"clk\" (Hold time is 874 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.373 ns + Largest " "Info: + Largest clock skew is 1.373 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.338 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 19 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 19; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 3.036 ns clkcnt\[12\] 2 REG LCFF_X1_Y5_N7 3 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 3.036 ns; Loc. = LCFF_X1_Y5_N7; Fanout = 3; REG Node = 'clkcnt\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk clkcnt[12] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.616 ns) 4.768 ns Equal0~3 3 COMB LCCOMB_X1_Y6_N2 1 " "Info: 3: + IC(1.116 ns) + CELL(0.616 ns) = 4.768 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { clkcnt[12] Equal0~3 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 5.347 ns Equal0~4 4 COMB LCCOMB_X1_Y6_N6 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 5.347 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 5.918 ns Equal0 5 COMB LCCOMB_X1_Y6_N12 20 " "Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 5.918 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 20; COMB Node = 'Equal0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal0~4 Equal0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 7.222 ns clkdiv 6 REG LCFF_X1_Y6_N1 3 " "Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 7.222 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'clkdiv'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Equal0 clkdiv } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.666 ns) 9.338 ns clk_int 7 REG LCFF_X3_Y3_N5 3 " "Info: 7: + IC(1.450 ns) + CELL(0.666 ns) = 9.338 ns; Loc. = LCFF_X3_Y3_N5; Fanout = 3; REG Node = 'clk_int'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { clkdiv clk_int } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.774 ns ( 51.12 % ) " "Info: Total cell delay = 4.774 ns ( 51.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.564 ns ( 48.88 % ) " "Info: Total interconnect delay = 4.564 ns ( 48.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.338 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.338 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.965 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 19 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 19; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 3.036 ns clkcnt\[17\] 2 REG LCFF_X1_Y5_N17 3 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 3.036 ns; Loc. = LCFF_X1_Y5_N17; Fanout = 3; REG Node = 'clkcnt\[17\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk clkcnt[17] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.370 ns) 4.545 ns Equal0 3 COMB LCCOMB_X1_Y6_N12 20 " "Info: 3: + IC(1.139 ns) + CELL(0.370 ns) = 4.545 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 20; COMB Node = 'Equal0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { clkcnt[17] Equal0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 5.849 ns clkdiv 4 REG LCFF_X1_Y6_N1 3 " "Info: 4: + IC(0.334 ns) + CELL(0.970 ns) = 5.849 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'clkdiv'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Equal0 clkdiv } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.666 ns) 7.965 ns clk_int 5 REG LCFF_X3_Y3_N5 3 " "Info: 5: + IC(1.450 ns) + CELL(0.666 ns) = 7.965 ns; Loc. = LCFF_X3_Y3_N5; Fanout = 3; REG Node = 'clk_int'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { clkdiv clk_int } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.116 ns ( 51.68 % ) " "Info: Total cell delay = 4.116 ns ( 51.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.849 ns ( 48.32 % ) " "Info: Total interconnect delay = 3.849 ns ( 48.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.965 ns" { clk clkcnt[17] Equal0 clkdiv clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.965 ns" { clk {} clk~combout {} clkcnt[17] {} Equal0 {} clkdiv {} clk_int {} } { 0.000ns 0.000ns 0.926ns 1.139ns 0.334ns 1.450ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.338 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.338 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.965 ns" { clk clkcnt[17] Equal0 clkdiv clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.965 ns" { clk {} clk~combout {} clkcnt[17] {} Equal0 {} clkdiv {} clk_int {} } { 0.000ns 0.000ns 0.926ns 1.139ns 0.334ns 1.450ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.970ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Shortest register register " "Info: - Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_int 1 REG LCFF_X3_Y3_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y3_N5; Fanout = 3; REG Node = 'clk_int'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_int } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns clk_int~0 2 COMB LCCOMB_X3_Y3_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y3_N4; Fanout = 1; COMB Node = 'clk_int~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { clk_int clk_int~0 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns clk_int 3 REG LCFF_X3_Y3_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X3_Y3_N5; Fanout = 3; REG Node = 'clk_int'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clk_int~0 clk_int } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { clk_int clk_int~0 clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { clk_int {} clk_int~0 {} clk_int {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.338 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.338 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.965 ns" { clk clkcnt[17] Equal0 clkdiv clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.965 ns" { clk {} clk~combout {} clkcnt[17] {} Equal0 {} clkdiv {} clk_int {} } { 0.000ns 0.000ns 0.926ns 1.139ns 0.334ns 1.450ns } { 0.000ns 1.140ns 0.970ns 0.370ns 0.970ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { clk_int clk_int~0 clk_int } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { clk_int {} clk_int~0 {} clk_int {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[1\] state\[2\] 34.167 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[1\]\" through register \"state\[2\]\" is 34.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.720 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 19 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 19; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.970 ns) 3.036 ns clkcnt\[12\] 2 REG LCFF_X1_Y5_N7 3 " "Info: 2: + IC(0.926 ns) + CELL(0.970 ns) = 3.036 ns; Loc. = LCFF_X1_Y5_N7; Fanout = 3; REG Node = 'clkcnt\[12\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { clk clkcnt[12] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.616 ns) 4.768 ns Equal0~3 3 COMB LCCOMB_X1_Y6_N2 1 " "Info: 3: + IC(1.116 ns) + CELL(0.616 ns) = 4.768 ns; Loc. = LCCOMB_X1_Y6_N2; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { clkcnt[12] Equal0~3 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 5.347 ns Equal0~4 4 COMB LCCOMB_X1_Y6_N6 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 5.347 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 5.918 ns Equal0 5 COMB LCCOMB_X1_Y6_N12 20 " "Info: 5: + IC(0.365 ns) + CELL(0.206 ns) = 5.918 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 20; COMB Node = 'Equal0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { Equal0~4 Equal0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.970 ns) 7.222 ns clkdiv 6 REG LCFF_X1_Y6_N1 3 " "Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 7.222 ns; Loc. = LCFF_X1_Y6_N1; Fanout = 3; REG Node = 'clkdiv'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Equal0 clkdiv } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.970 ns) 9.642 ns clk_int 7 REG LCFF_X3_Y3_N5 3 " "Info: 7: + IC(1.450 ns) + CELL(0.970 ns) = 9.642 ns; Loc. = LCFF_X3_Y3_N5; Fanout = 3; REG Node = 'clk_int'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clkdiv clk_int } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.000 ns) 11.212 ns clk_int~clkctrl 8 COMB CLKCTRL_G3 19 " "Info: 8: + IC(1.570 ns) + CELL(0.000 ns) = 11.212 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clk_int~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_int clk_int~clkctrl } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 12.720 ns state\[2\] 9 REG LCFF_X25_Y8_N9 5 " "Info: 9: + IC(0.842 ns) + CELL(0.666 ns) = 12.720 ns; Loc. = LCFF_X25_Y8_N9; Fanout = 5; REG Node = 'state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clk_int~clkctrl state[2] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.744 ns ( 45.16 % ) " "Info: Total cell delay = 5.744 ns ( 45.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.976 ns ( 54.84 % ) " "Info: Total interconnect delay = 6.976 ns ( 54.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.720 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int clk_int~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.720 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} state[2] {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns 1.570ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.143 ns + Longest register pin " "Info: + Longest register to pin delay is 21.143 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[2\] 1 REG LCFF_X25_Y8_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N9; Fanout = 5; REG Node = 'state\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[2] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.202 ns) 2.101 ns Equal7~0 2 COMB LCCOMB_X19_Y10_N12 6 " "Info: 2: + IC(1.899 ns) + CELL(0.202 ns) = 2.101 ns; Loc. = LCCOMB_X19_Y10_N12; Fanout = 6; COMB Node = 'Equal7~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { state[2] Equal7~0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.206 ns) 2.721 ns Equal1~0 3 COMB LCCOMB_X19_Y10_N6 13 " "Info: 3: + IC(0.414 ns) + CELL(0.206 ns) = 2.721 ns; Loc. = LCCOMB_X19_Y10_N6; Fanout = 13; COMB Node = 'Equal1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { Equal7~0 Equal1~0 } "NODE_NAME" } } { "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.370 ns) 4.231 ns char_addr~23 4 COMB LCCOMB_X19_Y8_N10 9 " "Info: 4: + IC(1.140 ns) + CELL(0.370 ns) = 4.231 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 9; COMB Node = 'char_addr~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Equal1~0 char_addr~23 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.651 ns) 6.064 ns Add2~5 5 COMB LCCOMB_X20_Y9_N14 1 " "Info: 5: + IC(1.182 ns) + CELL(0.651 ns) = 6.064 ns; Loc. = LCCOMB_X20_Y9_N14; Fanout = 1; COMB Node = 'Add2~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { char_addr~23 Add2~5 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.646 ns) 8.589 ns char_addr\[5\]~36 6 COMB LCCOMB_X25_Y8_N12 3 " "Info: 6: + IC(1.879 ns) + CELL(0.646 ns) = 8.589 ns; Loc. = LCCOMB_X25_Y8_N12; Fanout = 3; COMB Node = 'char_addr\[5\]~36'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { Add2~5 char_addr[5]~36 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.202 ns) 10.636 ns data\[1\]~95 7 COMB LCCOMB_X20_Y10_N18 5 " "Info: 7: + IC(1.845 ns) + CELL(0.202 ns) = 10.636 ns; Loc. = LCCOMB_X20_Y10_N18; Fanout = 5; COMB Node = 'data\[1\]~95'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.047 ns" { char_addr[5]~36 data[1]~95 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.615 ns) 12.749 ns data\[1\]~96 8 COMB LCCOMB_X24_Y9_N10 1 " "Info: 8: + IC(1.498 ns) + CELL(0.615 ns) = 12.749 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 1; COMB Node = 'data\[1\]~96'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { data[1]~95 data[1]~96 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.468 ns) + CELL(0.651 ns) 14.868 ns data\[1\]~97 9 COMB LCCOMB_X20_Y10_N4 1 " "Info: 9: + IC(1.468 ns) + CELL(0.651 ns) = 14.868 ns; Loc. = LCCOMB_X20_Y10_N4; Fanout = 1; COMB Node = 'data\[1\]~97'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { data[1]~96 data[1]~97 } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.169 ns) + CELL(3.106 ns) 21.143 ns data\[1\] 10 PIN PIN_41 0 " "Info: 10: + IC(3.169 ns) + CELL(3.106 ns) = 21.143 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.275 ns" { data[1]~97 data[1] } "NODE_NAME" } } { "charlcd1.vhd" "" { Text "E:/ep2c5q208/demo5-charlcd1/charlcd1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.649 ns ( 31.45 % ) " "Info: Total cell delay = 6.649 ns ( 31.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.494 ns ( 68.55 % ) " "Info: Total interconnect delay = 14.494 ns ( 68.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.143 ns" { state[2] Equal7~0 Equal1~0 char_addr~23 Add2~5 char_addr[5]~36 data[1]~95 data[1]~96 data[1]~97 data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.143 ns" { state[2] {} Equal7~0 {} Equal1~0 {} char_addr~23 {} Add2~5 {} char_addr[5]~36 {} data[1]~95 {} data[1]~96 {} data[1]~97 {} data[1] {} } { 0.000ns 1.899ns 0.414ns 1.140ns 1.182ns 1.879ns 1.845ns 1.498ns 1.468ns 3.169ns } { 0.000ns 0.202ns 0.206ns 0.370ns 0.651ns 0.646ns 0.202ns 0.615ns 0.651ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.720 ns" { clk clkcnt[12] Equal0~3 Equal0~4 Equal0 clkdiv clk_int clk_int~clkctrl state[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.720 ns" { clk {} clk~combout {} clkcnt[12] {} Equal0~3 {} Equal0~4 {} Equal0 {} clkdiv {} clk_int {} clk_int~clkctrl {} state[2] {} } { 0.000ns 0.000ns 0.926ns 1.116ns 0.373ns 0.365ns 0.334ns 1.450ns 1.570ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.616ns 0.206ns 0.206ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.143 ns" { state[2] Equal7~0 Equal1~0 char_addr~23 Add2~5 char_addr[5]~36 data[1]~95 data[1]~96 data[1]~97 data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.143 ns" { state[2] {} Equal7~0 {} Equal1~0 {} char_addr~23 {} Add2~5 {} char_addr[5]~36 {} data[1]~95 {} data[1]~96 {} data[1]~97 {} data[1] {} } { 0.000ns 1.899ns 0.414ns 1.140ns 1.182ns 1.879ns 1.845ns 1.498ns 1.468ns 3.169ns } { 0.000ns 0.202ns 0.206ns 0.370ns 0.651ns 0.646ns 0.202ns 0.615ns 0.651ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:00:31 2010 " "Info: Processing ended: Tue Aug 17 02:00:31 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
