INF	INF	INF	INF	INF	alignment-faults
1.016	0.606	1.057	0.988	0.510	branches
1.049	0.626	1.086	0.987	0.542	branch-misses
1.033	1.033	1.027	1.000	1.063	branch-miss-pct
1.000	1.000	1.000	1.000	1.000	bus-cycles
1.018	0.747	0.454	1.052	1.060	cache-misses
1.058	1.088	1.108	1.107	1.104	cache-miss-pct
0.962	0.686	0.410	0.950	0.960	cache-references
0.958	1.004	1.007	0.927	0.898	context-switches
1.022	0.626	1.057	0.970	0.519	cycles
1.131	1.268	1.162	1.311	1.303	dTLB-load-misses
0.976	0.959	0.955	0.935	0.987	dTLB-load-miss-pct
1.159	1.322	1.216	1.402	1.320	dTLB-loads
1.000	1.000	1.000	1.000	1.000	dTLB-store-misses
1.000	1.000	1.000	1.000	1.000	dTLB-stores
0.868	1.092	1.436	0.948	0.684	faults
1.001	1.001	1.003	1.005	1.003	GHz
1.019	0.607	1.064	0.994	0.514	instructions
1.000	0.975	1.000	1.025	0.988	ipc
0.982	1.071	1.098	1.048	1.139	iTLB-load-misses
0.940	0.821	0.954	0.846	0.921	iTLB-load-miss-pct
1.045	1.304	1.151	1.239	1.237	iTLB-loads
0.854	2.017	1.536	2.060	2.036	L1-dcache-load-misses
1.000	0.953	0.981	0.993	0.962	L1-dcache-load-miss-pct
0.854	2.117	1.566	2.074	2.117	L1-dcache-loads
1.000	1.000	1.000	1.000	1.000	L1-dcache-stores
1.101	1.191	1.157	1.011	0.978	L1-icache-load-miss-pct
1.032	1.150	1.051	1.118	1.141	L1-icache-loads
1.139	1.379	1.227	1.134	1.115	L1-icache-loads-misses
1.000	1.000	1.000	1.000	1.000	LLC-load-misses
1.000	1.000	1.000	1.000	1.000	LLC-loads
1.000	1.000	1.000	1.000	1.000	LLC-prefetches
1.000	1.000	1.000	1.000	1.000	LLC-store-misses
1.000	1.000	1.000	1.000	1.000	LLC-stores
1.013	2.190	4.911	0.658	0.342	major-faults
1.010	0.930	0.952	0.966	0.939	migratons
0.861	1.037	1.261	0.963	0.701	minor-faults
0.953	0.623	0.387	0.995	0.965	stalled-cycles-backend
0.808	0.574	0.378	0.755	0.761	stalled-cycles-frontend
