Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Dec 21 11:16:55 2016
| Host         : DongSky-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file tutorial_timing_summary_routed.rpt -rpx tutorial_timing_summary_routed.rpx
| Design       : tutorial
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: BTNR (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: editpw_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: unlock_flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.146        0.000                      0                  188        0.077        0.000                      0                  188        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.146        0.000                      0                  188        0.077        0.000                      0                  188        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED16_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.824ns  (logic 4.376ns (55.933%)  route 3.448ns (44.067%))
  Logic Levels:           17  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.115     8.978    a2
    SLICE_X3Y92          LUT3 (Prop_lut3_I2_O)        0.124     9.102 r  LED16_R_i_56/O
                         net (fo=1, routed)           0.000     9.102    LED16_R_i_56_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.634 r  LED16_R_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     9.634    LED16_R_reg_i_32_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  LED16_R_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.748    LED16_R_reg_i_31_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  LED16_R_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     9.862    LED16_R_reg_i_30_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  LED16_R_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.976    LED16_R_reg_i_21_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  LED16_R_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.090    LED16_R_reg_i_20_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.204 r  LED16_R_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.204    LED16_R_reg_i_19_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.318 r  LED16_R_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.318    LED16_R_reg_i_14_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.652 f  LED16_R_reg_i_13/O[1]
                         net (fo=1, routed)           0.700    11.352    LED16_R_reg_i_13_n_6
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.303    11.655 r  LED16_R_i_6/O
                         net (fo=1, routed)           0.000    11.655    LED16_R_i_6_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.225 r  LED16_R_reg_i_3/CO[2]
                         net (fo=1, routed)           0.613    12.837    LED16_R_reg_i_3_n_1
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.313    13.150 r  LED16_R_i_2/O
                         net (fo=1, routed)           0.000    13.150    LED16_R0
    SLICE_X0Y93          FDRE                                         r  LED16_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.605    15.028    rxclka_bufg_n_0
    SLICE_X0Y93          FDRE                                         r  LED16_R_reg/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.029    15.296    LED16_R_reg
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -13.150    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.081ns (51.445%)  route 2.908ns (48.555%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    a_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.316 r  a_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.316    a_reg[28]_i_1_n_6
    SLICE_X2Y99          FDRE                                         r  a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y99          FDRE                                         r  a_reg[29]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[29]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 3.073ns (51.380%)  route 2.908ns (48.620%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    a_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.308 r  a_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.308    a_reg[28]_i_1_n_4
    SLICE_X2Y99          FDRE                                         r  a_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y99          FDRE                                         r  a_reg[31]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[31]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.905ns  (logic 2.997ns (50.754%)  route 2.908ns (49.246%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    a_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.232 r  a_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.232    a_reg[28]_i_1_n_5
    SLICE_X2Y99          FDRE                                         r  a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y99          FDRE                                         r  a_reg[30]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[30]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.232    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.166ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.977ns (50.587%)  route 2.908ns (49.413%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.993 r  a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.993    a_reg[24]_i_1_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.212 r  a_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.212    a_reg[28]_i_1_n_7
    SLICE_X2Y99          FDRE                                         r  a_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y99          FDRE                                         r  a_reg[28]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[28]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  4.166    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.872ns  (logic 2.964ns (50.477%)  route 2.908ns (49.523%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.199 r  a_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.199    a_reg[24]_i_1_n_6
    SLICE_X2Y98          FDRE                                         r  a_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y98          FDRE                                         r  a_reg[25]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[25]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 2.956ns (50.410%)  route 2.908ns (49.590%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.191 r  a_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.191    a_reg[24]_i_1_n_4
    SLICE_X2Y98          FDRE                                         r  a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y98          FDRE                                         r  a_reg[27]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[27]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 2.880ns (49.759%)  route 2.908ns (50.241%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.115 r  a_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.115    a_reg[24]_i_1_n_5
    SLICE_X2Y98          FDRE                                         r  a_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y98          FDRE                                         r  a_reg[26]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[26]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.283ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.860ns (49.584%)  route 2.908ns (50.416%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.876 r  a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.876    a_reg[20]_i_1_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.095 r  a_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.095    a_reg[24]_i_1_n_7
    SLICE_X2Y98          FDRE                                         r  a_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y98          FDRE                                         r  a_reg[24]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y98          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[24]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  4.283    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 2.847ns (49.470%)  route 2.908ns (50.530%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100in_buf/O
                         net (fo=1, routed)           2.025     3.506    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  rxclka_bufg/O
                         net (fo=118, routed)         1.724     5.327    rxclka_bufg_n_0
    SLICE_X2Y92          FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  a_reg[0]/Q
                         net (fo=14, routed)          1.020     6.865    a_reg[0]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.124     6.989 r  a[0]_i_45/O
                         net (fo=1, routed)           0.000     6.989    a[0]_i_45_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.521 r  a_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.521    a_reg[0]_i_29_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  a_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.635    a_reg[0]_i_20_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  a_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.749    a_reg[0]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  a_reg[0]_i_10/CO[3]
                         net (fo=64, routed)          1.888     9.751    a2
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.124     9.875 r  a[4]_i_8/O
                         net (fo=1, routed)           0.000     9.875    a[4]_i_8_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.408 r  a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.408    a_reg[4]_i_1_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.525 r  a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.525    a_reg[8]_i_1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.642 r  a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.642    a_reg[12]_i_1_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.759 r  a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.759    a_reg[16]_i_1_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.082 r  a_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.082    a_reg[20]_i_1_n_6
    SLICE_X2Y97          FDRE                                         r  a_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100in_buf/O
                         net (fo=1, routed)           1.920    13.331    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  rxclka_bufg/O
                         net (fo=118, routed)         1.606    15.029    rxclka_bufg_n_0
    SLICE_X2Y97          FDRE                                         r  a_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X2Y97          FDRE (Setup_fdre_C_D)        0.109    15.377    a_reg[21]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  4.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 mhz_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mhz_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.763%)  route 0.259ns (58.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.598     1.517    rxclka_bufg_n_0
    SLICE_X4Y100         FDCE                                         r  mhz_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mhz_count_reg[3]/Q
                         net (fo=3, routed)           0.259     1.918    mhz_count_reg_n_0_[3]
    SLICE_X4Y99          LUT6 (Prop_lut6_I1_O)        0.045     1.963 r  mhz_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.963    mhz_count[4]_i_1_n_0
    SLICE_X4Y99          FDCE                                         r  mhz_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.875     2.040    rxclka_bufg_n_0
    SLICE_X4Y99          FDCE                                         r  mhz_count_reg[4]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y99          FDCE (Hold_fdce_C_D)         0.091     1.885    mhz_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 FSM_sequential_m5cntint_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_m5cntint_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.453%)  route 0.103ns (35.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.603     1.522    rxclka_bufg_n_0
    SLICE_X7Y94          FDCE                                         r  FSM_sequential_m5cntint_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  FSM_sequential_m5cntint_reg[1]/Q
                         net (fo=17, routed)          0.103     1.766    m5cntint[1]
    SLICE_X6Y94          LUT4 (Prop_lut4_I1_O)        0.045     1.811 r  FSM_sequential_m5cntint[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    FSM_sequential_m5cntint[2]_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  FSM_sequential_m5cntint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.874     2.039    rxclka_bufg_n_0
    SLICE_X6Y94          FDCE                                         r  FSM_sequential_m5cntint_reg[2]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y94          FDCE (Hold_fdce_C_D)         0.120     1.655    FSM_sequential_m5cntint_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 segment_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.772%)  route 0.112ns (44.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.603     1.522    rxclka_bufg_n_0
    SLICE_X3Y92          FDCE                                         r  segment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  segment_reg[0]/Q
                         net (fo=2, routed)           0.112     1.775    segment[4]
    SLICE_X0Y91          FDPE                                         r  segment_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.876     2.041    rxclka_bufg_n_0
    SLICE_X0Y91          FDPE                                         r  segment_reg[4]_lopt_replica/C
                         clock pessimism             -0.502     1.538    
    SLICE_X0Y91          FDPE (Hold_fdpe_C_D)         0.072     1.610    segment_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 led_int_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_int_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.231%)  route 0.119ns (45.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.605     1.524    rxclka_bufg_n_0
    SLICE_X3Y99          FDPE                                         r  led_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  led_int_reg[0]/Q
                         net (fo=2, routed)           0.119     1.784    led_int[0]
    SLICE_X0Y99          FDCE                                         r  led_int_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.878     2.043    rxclka_bufg_n_0
    SLICE_X0Y99          FDCE                                         r  led_int_reg[1]_lopt_replica/C
                         clock pessimism             -0.502     1.540    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.070     1.610    led_int_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 led_int_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_int_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.603     1.522    rxclka_bufg_n_0
    SLICE_X5Y94          FDCE                                         r  led_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  led_int_reg[6]/Q
                         net (fo=2, routed)           0.122     1.785    led_int[6]
    SLICE_X5Y93          FDCE                                         r  led_int_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.874     2.039    rxclka_bufg_n_0
    SLICE_X5Y93          FDCE                                         r  led_int_reg[7]_lopt_replica/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y93          FDCE (Hold_fdce_C_D)         0.070     1.608    led_int_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 judge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED17_R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.724%)  route 0.121ns (46.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.603     1.522    rxclka_bufg_n_0
    SLICE_X1Y92          FDRE                                         r  judge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  judge_reg/Q
                         net (fo=3, routed)           0.121     1.785    judge
    SLICE_X2Y91          FDRE                                         r  LED17_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.876     2.041    rxclka_bufg_n_0
    SLICE_X2Y91          FDRE                                         r  LED17_R_reg/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.059     1.597    LED17_R_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 led_int_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_int_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.603     1.522    rxclka_bufg_n_0
    SLICE_X4Y96          FDCE                                         r  led_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  led_int_reg[3]/Q
                         net (fo=2, routed)           0.122     1.786    led_int[3]
    SLICE_X4Y96          FDCE                                         r  led_int_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.874     2.039    rxclka_bufg_n_0
    SLICE_X4Y96          FDCE                                         r  led_int_reg[4]_lopt_replica/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y96          FDCE (Hold_fdce_C_D)         0.070     1.592    led_int_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 segment_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.603     1.522    rxclka_bufg_n_0
    SLICE_X0Y91          FDPE                                         r  segment_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.663 r  segment_reg[4]/Q
                         net (fo=2, routed)           0.125     1.788    segment[3]
    SLICE_X0Y91          FDPE                                         r  segment_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.876     2.041    rxclka_bufg_n_0
    SLICE_X0Y91          FDPE                                         r  segment_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y91          FDPE (Hold_fdpe_C_D)         0.070     1.592    segment_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mhz_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mhz_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.956%)  route 0.132ns (41.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.598     1.517    rxclka_bufg_n_0
    SLICE_X5Y100         FDCE                                         r  mhz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mhz_count_reg[0]/Q
                         net (fo=6, routed)           0.132     1.791    mhz_count_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.049     1.840 r  mhz_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    mhz_count[2]_i_1_n_0
    SLICE_X4Y100         FDCE                                         r  mhz_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.868     2.034    rxclka_bufg_n_0
    SLICE_X4Y100         FDCE                                         r  mhz_count_reg[2]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107     1.637    mhz_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 mhz_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mhz_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100in_buf/O
                         net (fo=1, routed)           0.644     0.894    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  rxclka_bufg/O
                         net (fo=118, routed)         0.598     1.517    rxclka_bufg_n_0
    SLICE_X5Y100         FDCE                                         r  mhz_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  mhz_count_reg[0]/Q
                         net (fo=6, routed)           0.132     1.791    mhz_count_reg_n_0_[0]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.045     1.836 r  mhz_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    mhz_count[1]_i_1_n_0
    SLICE_X4Y100         FDCE                                         r  mhz_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100in_buf/O
                         net (fo=1, routed)           0.699     1.136    o
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  rxclka_bufg/O
                         net (fo=118, routed)         0.868     2.034    rxclka_bufg_n_0
    SLICE_X4Y100         FDCE                                         r  mhz_count_reg[1]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092     1.622    mhz_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rxclka_bufg/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     CD_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     CE_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y94     FSM_sequential_m5cntint_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     FSM_sequential_m5cntint_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     LED17_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     a_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     a_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     a_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y95     a_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     FSM_sequential_m5cntint_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     FSM_sequential_m5cntint_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     a_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     a_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     a_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     a_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     a_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y95     a_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     a_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     a_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     CD_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     CD_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     CE_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     CE_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     FSM_sequential_m5cntint_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y94     FSM_sequential_m5cntint_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     FSM_sequential_m5cntint_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     FSM_sequential_m5cntint_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     LED17_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     a_reg[10]/C



