Implementation;Compile;RootName:lockNET_SF
Implementation;Compile||(null)||Please refer to the log file for details about 2 Error(s) , 276 Warning(s) , 1 Info(s)||lockNET_SF_compile_log.rpt;liberoaction://open_report/file/lockNET_SF_compile_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lockNET_SF
Implementation;Synthesis|| CG360 ||@W:Removing wire read_pulse, as there is no assignment to it.||lockNET_SF.srr(43);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/43||neopixel.v(29);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v'/linenumber/29
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal add_n[63:0]; possible missing assignment in an if or case statement.||lockNET_SF.srr(48);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/48||MonMult.v(51);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\MonMult.v'/linenumber/51
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal state_n[2:0]; possible missing assignment in an if or case statement.||lockNET_SF.srr(49);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/49||MonMult.v(51);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\MonMult.v'/linenumber/51
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal read_wait_counter_n[2:0]; possible missing assignment in an if or case statement.||lockNET_SF.srr(52);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/52||RSA.v(232);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v'/linenumber/232
Implementation;Synthesis|| CG360 ||@W:Removing wire NP_PRDATA, as there is no assignment to it.||lockNET_SF.srr(55);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/55||apb3_interface.v(58);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/58
Implementation;Synthesis|| CG360 ||@W:Removing wire SERVO_PRDATA, as there is no assignment to it.||lockNET_SF.srr(56);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/56||apb3_interface.v(59);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/59
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||lockNET_SF.srr(57);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/57||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||lockNET_SF.srr(138);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/138||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(171);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/171||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(172);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/172||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(173);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/173||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL156 ||@W:*Input NP_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||lockNET_SF.srr(237);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/237||apb3_interface.v(58);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/58
Implementation;Synthesis|| CL156 ||@W:*Input SERVO_PRDATA[31:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||lockNET_SF.srr(238);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/238||apb3_interface.v(59);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/59
Implementation;Synthesis|| CL157 ||@W:*Output FABINT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(239);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/239||apb3_interface.v(40);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/40
Implementation;Synthesis|| CL157 ||@W:*Output RAM_RESET has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(240);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/240||apb3_interface.v(51);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/51
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 27 of bus_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.||lockNET_SF.srr(269);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/269||neopixel.v(22);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v'/linenumber/22
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 67 sequential elements including apb3_interface_0.rsa_0.MonMult_0.add_n[63:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||lockNET_SF.srr(354);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/354||monmult.v(51);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\hdl\monmult.v'/linenumber/51
Implementation;Synthesis|| MT530 ||@W:Found inferred clock lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock which controls 566 sequential elements including apb3_interface_0.pxl_0.send_pixel[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||lockNET_SF.srr(355);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/355||neopixel.v(105);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\hdl\neopixel.v'/linenumber/105
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(612);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/612||locknet_sf_mss.v(657);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/657
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(613);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/613||locknet_sf_mss.v(590);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/590
Implementation;Synthesis|| MT420 ||@W:Found inferred clock lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC|FAB_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:lockNET_SF_MSS_0.MSS_CCC_0.FAB_CLK"||lockNET_SF.srr(614);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/614||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lockNET_SF.srr(630);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/630||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lockNET_SF.srr(632);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/632||null;null
