# Design-and-Simulation-of-NMOS-Based-OR-Gate

Two input OR gate using NMOS load and NMOS as a driver with a Propagation Delay of 2 ns

transistor level schematic for CMOS/MOS implementation:- 

![image](https://github.com/user-attachments/assets/4c5e4b70-2431-48f1-a67d-e0f28c0eacd1)

Simulation Result using Microwind 3

![image](https://github.com/user-attachments/assets/62e03ac5-b09a-44f0-9bb4-8bac6b230a42)

