reald rd                                      reald support desk commercial visual system lockheed martin information system co mp lake underhill rd orlando fl phone   fax  email reald mmccom reald trademark lockheed martin information system company product information reald name series realtime graphic engine based technology first developed astronaut training high performance mission rehearsal simulator rd first graphic accelerator bring true real time performance pc user high throughput high realism sustained realtime response delivered integrated geometry processor graphic processor texture processor floating point geometry processor transforms coordinate clip screen coordinate silicon texture processor extract warp color texture map perspectively correct silicon rd announced winhec  conference march available limited release qualified partner application developer beginning q production shipment u foreign customer begin q company information formed merger lockheed martin marietta lockheed martin world largest defense doe nasa contractor information system company part martin marietta merger employ                                       system overview  rd chip set consists geometry processor graphic processor texture processor depth buffer controller frame buffer controller pci controller video output controller geometry processor accelerates vertex transformation clipping graphic processor provides true onchip polygon rendering acceleration point line polygon primitive hardware accelerated primitive accepted geometry processor directly pci controller hardware accelerated function include gouraud shading depth buffering exponential fog directed light source illumination alpha testing scissor stipple masking multipass antialiasing block readwrites full bit rgba internal color computational path provided texture processor executes true perspectivecorrected texture mapping mipmapped levelofdetail selection hardware rendering bandwidth maximized connecting texture processor directly texture buffer memory via external io bus mbytes memory directly interfaced texture map size format x x eight bit per texel supported optional depth buffer controller store nondisplayed pixel fragment information depth z value stencil data alpha data application window pixel written frame time depth status flag eliminates need clear depth buffer frame update bit wide depth buffer directly access mbytes memory providing needed scalability meet specific priceperformance goal block readwrite clear buffer operation provided charged storing rgb color data pixel fragment frame buffer provides double buffering capability highest video resolution color width frame buffer width bit directly access mbytes memory block readwrite clear buffer operation provided pci controller bit pci rev  onchip interface boost communication host cpu rd external glue logic needed optimized interface performs single cycle transfer target master mode provides dma mastering capability efficient fast data transfer separate bit input output fifo provide highly efficient data buffering rd graphic core external device video output controller provides onchip programmable video timing generator dd video output control standard dacs rd phaselocks external hardware accelerator internally multiplex incoming rgb video outputting dac video output occupy full screen maintain proper window priority relationship window update rate  update rate highly dependent system design parameter chip set support true realtime update hz transport delay geometry processor requires one update cycle graphic processor require another frame buffer delay additional field time                                      system capacity  polygon per channel  threeedge polygon processed per second fouredge polygon clipping supported polygon may gouraud shaded depth buffered clipped stenciled alpha blended rendered mipmapped texturing pixel format video controller provides software programmable timing generation variety video format scalable screen resolution x x bit true color system support interlaced noninterlaced display configuration wide variety display device pixel fill rate bit pixel rd achieve block move rate mbytessecond                                      texture  onboard storage color monochrome texture map eight bit rgb format eight bit alpha translucency supported texture memory eight mbytes texture memory addressed chip set map stored monochrome intensity indexed color true rgba color bit per texel map size texture map rectangular size n x n le equal eleven control size placement made database design map per polygon one map per polygon supported texture placement  polygon vertex linked specific location texture map texture feature  full color information stored texture map user limited merely modulating two discrete color texture management pixel texturing determined one several algorithm highest quality trilinear interpolation provides linear smoothing adjacent texture element texels lods possible lods stored mipmapped image pyramid simultaneous realtime access calculation performed precision necessary avoid texture aliasing prevent lod  bowwave  effect texture paging  support dynamic texture map loading provided                                      priority technique  rd us z buffer perpixel basis z buffer bit precision layering coplanar polygon forced high priority polygon available level occulting since rd z buffer architecture number occulting level limited number polygon processed                                      antialiasing  support multipass antialiasing provided fog implementation  fog level may assigned per vertex bilinear interpolation performed pixel level alternately fog may calculated exponential function based range per pixel transparency  translucent polygon available shading  color intensity assigned per vertex interpolated pixel level perform smooth shading                                      find real time graphic never call  send email reald mmccom created jeff potter                                      