{
  "module_name": "serial_core.h",
  "hash_id": "8214dc045ceafaa7df27ff03de842f3cbb49da968f824464b1db9c4fefe8999b",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/serial_core.h",
  "human_readable_source": " \n \n#ifndef _UAPILINUX_SERIAL_CORE_H\n#define _UAPILINUX_SERIAL_CORE_H\n\n#include <linux/serial.h>\n\n \n#define PORT_NS16550A\t14\n#define PORT_XSCALE\t15\n#define PORT_RM9000\t16\t \n#define PORT_OCTEON\t17\t \n#define PORT_AR7\t18\t \n#define PORT_U6_16550A\t19\t \n#define PORT_TEGRA\t20\t \n#define PORT_XR17D15X\t21\t \n#define PORT_LPC3220\t22\t \n#define PORT_8250_CIR\t23\t \n#define PORT_XR17V35X\t24\t \n#define PORT_BRCM_TRUMANAGE\t25\n#define PORT_ALTR_16550_F32 26\t \n#define PORT_ALTR_16550_F64 27\t \n#define PORT_ALTR_16550_F128 28  \n#define PORT_RT2880\t29\t \n#define PORT_16550A_FSL64 30\t \n\n \n#define PORT_PXA\t31\n#define PORT_AMBA\t32\n#define PORT_CLPS711X\t33\n#define PORT_SA1100\t34\n#define PORT_UART00\t35\n#define PORT_OWL\t36\n#define PORT_21285\t37\n\n \n#define PORT_SUNZILOG\t38\n#define PORT_SUNSAB\t39\n\n \n#define PORT_NPCM\t40\n\n \n#define PORT_TEGRA_TCU\t41\n\n \n#define PORT_ASPEED_VUART\t42\n\n \n#define PORT_PCH_8LINE\t44\n#define PORT_PCH_2LINE\t45\n\n \n#define PORT_DZ\t\t46\n#define PORT_ZS\t\t47\n\n \n#define PORT_MUX\t48\n\n \n#define PORT_ATMEL\t49\n\n \n#define PORT_MAC_ZILOG\t50\t \n#define PORT_PMAC_ZILOG\t51\n\n \n#define PORT_SCI\t52\n#define PORT_SCIF\t53\n#define PORT_IRDA\t54\n\n \n#define PORT_IP22ZILOG\t56\n\n \n#define PORT_CPM        58\n\n \n#define PORT_MPC52xx\t59\n\n \n#define PORT_ICOM\t60\n\n \n#define PORT_IMX\t62\n\n \n#define PORT_TXX9\t64\n\n \n#define PORT_JSM        69\n\n \n#define PORT_SUNHV\t72\n\n \n#define PORT_UARTLITE\t74\n\n \n#define PORT_BCM7271\t76\n\n \n#define PORT_SB1250_DUART\t77\n\n \n#define PORT_MCF\t78\n\n#define PORT_SC26XX\t82\n\n \n#define PORT_SCIFA\t83\n\n#define PORT_S3C6400\t84\n\n \n#define PORT_MAX3100    86\n\n \n#define PORT_TIMBUART\t87\n\n \n#define PORT_MSM\t88\n\n \n#define PORT_BCM63XX\t89\n\n \n#define PORT_APBUART    90\n\n \n#define PORT_ALTERA_JTAGUART\t91\n#define PORT_ALTERA_UART\t92\n\n \n#define PORT_SCIFB\t93\n\n \n#define PORT_MAX310X\t94\n\n \n#define PORT_DA830\t95\n\n \n#define PORT_OMAP\t96\n\n \n#define PORT_VT8500\t97\n\n \n#define PORT_XUARTPS\t98\n\n \n#define PORT_AR933X\t99\n\n \n#define PORT_MCHP16550A\t100\n\n \n#define PORT_ARC       101\n\n \n#define PORT_RP2\t102\n\n \n#define PORT_LPUART\t103\n\n \n#define PORT_HSCIF\t104\n\n \n#define PORT_ASC       105\n\n \n#define PORT_MEN_Z135\t107\n\n \n#define PORT_SC16IS7XX   108\n\n \n#define PORT_MESON\t109\n\n \n#define PORT_DIGICOLOR\t110\n\n \n#define PORT_SPRD\t111\n\n \n#define PORT_STM32\t113\n\n \n#define PORT_MVEBU\t114\n\n \n#define PORT_PIC32\t115\n\n \n#define PORT_MPS2UART\t116\n\n \n#define PORT_MTK_BTIF\t117\n\n \n#define PORT_RDA\t118\n\n \n#define PORT_MLB_USIO\t119\n\n \n#define PORT_SIFIVE_V0\t120\n\n \n#define PORT_SUNIX\t121\n\n \n#define PORT_LINFLEXUART\t122\n\n \n#define PORT_SUNPLUS\t123\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}