Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct  3 14:19:01 2024
| Host         : DESKTOP-QI5ML8H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.451        0.000                      0                  170        0.174        0.000                      0                  170        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.451        0.000                      0                  170        0.174        0.000                      0                  170        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.940ns (30.765%)  route 2.115ns (69.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.822     8.236    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.879    lcd0/CLK
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[0]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    lcd0/text_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.940ns (30.765%)  route 2.115ns (69.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.822     8.236    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.879    lcd0/CLK
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[1]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    lcd0/text_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.940ns (30.765%)  route 2.115ns (69.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.822     8.236    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.879    lcd0/CLK
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[2]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    lcd0/text_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.940ns (30.765%)  route 2.115ns (69.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.879 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.822     8.236    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507    14.879    lcd0/CLK
    SLICE_X3Y26          FDRE                                         r  lcd0/text_count_reg[3]/C
                         clock pessimism              0.273    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429    14.687    lcd0/text_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.940ns (32.002%)  route 1.997ns (67.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.704     8.118    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.511    14.883    lcd0/CLK
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[16]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    lcd0/text_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.940ns (32.002%)  route 1.997ns (67.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.704     8.118    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.511    14.883    lcd0/CLK
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[17]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    lcd0/text_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.940ns (32.002%)  route 1.997ns (67.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.704     8.118    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.511    14.883    lcd0/CLK
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[18]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    lcd0/text_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.573ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.940ns (32.002%)  route 1.997ns (67.998%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.704     8.118    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.511    14.883    lcd0/CLK
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[19]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    14.691    lcd0/text_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.573    

Slack (MET) :             6.585ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.940ns (32.101%)  route 1.988ns (67.899%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.695     8.109    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y32          FDRE                                         r  lcd0/text_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.514    14.886    lcd0/CLK
    SLICE_X3Y32          FDRE                                         r  lcd0/text_count_reg[24]/C
                         clock pessimism              0.273    15.159    
                         clock uncertainty           -0.035    15.123    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.694    lcd0/text_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.585    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 lcd0/text_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.940ns (32.413%)  route 1.960ns (67.587%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.629     5.181    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  lcd0/text_count_reg[23]/Q
                         net (fo=9, routed)           1.006     6.643    lcd0/text_count_reg__0[23]
    SLICE_X4Y28          LUT2 (Prop_lut2_I1_O)        0.152     6.795 r  lcd0/text_count[0]_i_3/O
                         net (fo=1, routed)           0.288     7.082    lcd0/text_count[0]_i_3_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.332     7.414 r  lcd0/text_count[0]_i_1/O
                         net (fo=25, routed)          0.667     8.081    lcd0/text_count[0]_i_1_n_0
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.512    14.884    lcd0/CLK
    SLICE_X3Y31          FDRE                                         r  lcd0/text_count_reg[20]/C
                         clock pessimism              0.297    15.181    
                         clock uncertainty           -0.035    15.145    
    SLICE_X3Y31          FDRE (Setup_fdre_C_R)       -0.429    14.716    lcd0/text_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  6.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.500    lcd0/CLK
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[3]/Q
                         net (fo=1, routed)           0.118     1.759    lcd0/tcode[3]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     2.013    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.072     1.585    lcd0/text_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.501    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.099     1.765    lcd0/icode_reg_n_0_[0]
    SLICE_X5Y30          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.856     2.014    lcd0/CLK
    SLICE_X5Y30          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.500     1.514    
    SLICE_X5Y30          FDRE (Hold_fdre_C_D)         0.070     1.584    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.445%)  route 0.118ns (45.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.500    lcd0/CLK
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.118     1.759    lcd0/tcode[2]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     2.013    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.047     1.560    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.680%)  route 0.163ns (46.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.501    lcd0/CLK
    SLICE_X7Y31          FDRE                                         r  lcd0/init_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/init_count_reg[22]/Q
                         net (fo=5, routed)           0.163     1.805    lcd0/p_0_in[0]
    SLICE_X6Y31          LUT4 (Prop_lut4_I1_O)        0.048     1.853 r  lcd0/icode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.853    lcd0/icode[1]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[1]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.131     1.645    lcd0/icode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.077%)  route 0.167ns (46.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.501    lcd0/CLK
    SLICE_X7Y31          FDRE                                         r  lcd0/init_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/init_count_reg[22]/Q
                         net (fo=5, routed)           0.167     1.809    lcd0/p_0_in[0]
    SLICE_X6Y31          LUT4 (Prop_lut4_I3_O)        0.048     1.857 r  lcd0/icode[3]_i_2/O
                         net (fo=1, routed)           0.000     1.857    lcd0/icode[3]_i_2_n_0
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[3]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.131     1.645    lcd0/icode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_e_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.552%)  route 0.183ns (56.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.589     1.502    lcd0/CLK
    SLICE_X3Y30          FDRE                                         r  lcd0/text_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  lcd0/text_count_reg[17]/Q
                         net (fo=2, routed)           0.183     1.826    lcd0/text_count_reg[17]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     2.013    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_e_reg/C
                         clock pessimism             -0.479     1.534    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.076     1.610    lcd0/text_e_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.282%)  route 0.163ns (46.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.501    lcd0/CLK
    SLICE_X7Y31          FDRE                                         r  lcd0/init_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/init_count_reg[22]/Q
                         net (fo=5, routed)           0.163     1.805    lcd0/p_0_in[0]
    SLICE_X6Y31          LUT4 (Prop_lut4_I2_O)        0.045     1.850 r  lcd0/icode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    lcd0/icode[0]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[0]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.120     1.634    lcd0/icode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.678%)  route 0.167ns (47.322%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.501    lcd0/CLK
    SLICE_X7Y31          FDRE                                         r  lcd0/init_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/init_count_reg[22]/Q
                         net (fo=5, routed)           0.167     1.809    lcd0/p_0_in[0]
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.045     1.854 r  lcd0/icode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    lcd0/icode[2]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[2]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121     1.635    lcd0/icode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.087%)  route 0.172ns (54.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.500    lcd0/CLK
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.172     1.813    lcd0/tcode[1]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.855     2.013    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.071     1.584    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/lcd_initialized_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.409%)  route 0.150ns (44.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.589     1.502    lcd0/CLK
    SLICE_X7Y32          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.150     1.793    lcd0/p_0_in[2]
    SLICE_X5Y31          LUT4 (Prop_lut4_I2_O)        0.045     1.838 r  lcd0/lcd_initialized_i_1/O
                         net (fo=1, routed)           0.000     1.838    lcd0/lcd_initialized_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/C
                         clock pessimism             -0.500     1.515    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091     1.606    lcd0/lcd_initialized_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31     row_A_reg[123]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32     row_A_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31     lcd0/icode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31     lcd0/icode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31     lcd0/icode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y31     lcd0/icode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y26     lcd0/init_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28     lcd0/init_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y28     lcd0/init_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     row_A_reg[123]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     row_A_reg[123]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     row_A_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     row_A_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     row_A_reg[123]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31     row_A_reg[123]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     row_A_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32     row_A_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y31     lcd0/icode_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/text_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.343ns (57.510%)  route 3.209ns (42.490%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.624     5.176    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  lcd0/text_d_reg[3]/Q
                         net (fo=1, routed)           0.907     6.539    lcd0/text_d[3]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.150     6.689 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.301     8.991    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.737    12.728 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.728    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 4.113ns (56.201%)  route 3.206ns (43.799%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.626     5.178    lcd0/CLK
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.097     6.731    lcd0/lcd_initialized_reg_n_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.855 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.108     8.963    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    12.497 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    12.497    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.262ns  (logic 4.342ns (59.784%)  route 2.921ns (40.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.626     5.178    lcd0/CLK
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          1.097     6.731    lcd0/lcd_initialized_reg_n_0
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.152     6.883 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.823     8.706    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.734    12.440 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    12.440    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.116ns (57.111%)  route 3.091ns (42.889%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.624     5.176    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           0.940     6.572    lcd0/text_d[2]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.124     6.696 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.151     8.847    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    12.384 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.384    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.081ns  (logic 4.343ns (61.339%)  route 2.737ns (38.661%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.626     5.178    lcd0/CLK
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.867     6.501    lcd0/lcd_initialized_reg_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.152     6.653 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.870     8.523    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.735    12.258 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.258    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 4.109ns (61.353%)  route 2.588ns (38.647%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.626     5.178    lcd0/CLK
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.867     6.501    lcd0/lcd_initialized_reg_n_0
    SLICE_X4Y29          LUT3 (Prop_lut3_I1_O)        0.124     6.625 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.721     8.346    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.529    11.875 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.875    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 4.326ns (65.536%)  route 2.275ns (34.464%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.624     5.176    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.577     6.209    lcd0/text_rs_reg_n_0
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.150     6.359 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.698     8.057    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.720    11.776 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    11.776    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.416ns (71.603%)  route 0.561ns (28.397%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.500    lcd0/CLK
    SLICE_X5Y30          FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.200     1.842    lcd0/init_d[1]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.045     1.887 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.361     2.248    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.230     3.478 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.478    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.468ns (73.405%)  route 0.532ns (26.595%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.499    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.197     1.838    lcd0/text_rs_reg_n_0
    SLICE_X5Y31          LUT2 (Prop_lut2_I1_O)        0.046     1.884 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     2.218    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.281     3.499 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     3.499    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.483ns (72.790%)  route 0.555ns (27.210%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.498    lcd0/CLK
    SLICE_X4Y27          FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDSE (Prop_fdse_C_Q)         0.141     1.639 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.157     1.796    lcd0/init_rw
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.048     1.844 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.398     2.242    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.294     3.536 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     3.536    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.485ns (72.747%)  route 0.556ns (27.253%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.587     1.500    lcd0/CLK
    SLICE_X5Y30          FDRE                                         r  lcd0/init_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/init_d_reg[0]/Q
                         net (fo=1, routed)           0.151     1.792    lcd0/init_d[0]
    SLICE_X4Y29          LUT3 (Prop_lut3_I2_O)        0.048     1.840 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.246    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.296     3.542 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.542    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.460ns (66.648%)  route 0.731ns (33.352%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.499    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.128     1.627 r  lcd0/text_e_reg/Q
                         net (fo=1, routed)           0.206     1.833    lcd0/text_e
    SLICE_X4Y28          LUT3 (Prop_lut3_I0_O)        0.098     1.931 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.525     2.456    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     3.690 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.423ns (63.780%)  route 0.808ns (36.220%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.501    lcd0/CLK
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.262     1.904    lcd0/lcd_initialized_reg_n_0
    SLICE_X5Y28          LUT3 (Prop_lut3_I1_O)        0.045     1.949 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.546     2.496    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     3.733 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.733    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.481ns (65.662%)  route 0.775ns (34.338%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.498    lcd0/CLK
    SLICE_X5Y28          FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.156     1.795    lcd0/init_d[3]
    SLICE_X5Y28          LUT3 (Prop_lut3_I2_O)        0.042     1.837 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.456    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.298     3.754 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.754    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/init_rw_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.306ns  (logic 1.667ns (22.812%)  route 5.639ns (77.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.766     7.306    lcd0/SR[0]
    SLICE_X4Y27          FDSE                                         r  lcd0/init_rw_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.506     4.878    lcd0/CLK
    SLICE_X4Y27          FDSE                                         r  lcd0/init_rw_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 1.667ns (23.220%)  route 5.511ns (76.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.638     7.177    lcd0/SR[0]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.881    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 1.667ns (23.220%)  route 5.511ns (76.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.638     7.177    lcd0/SR[0]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.881    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 1.667ns (23.220%)  route 5.511ns (76.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.638     7.177    lcd0/SR[0]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.881    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 1.667ns (23.220%)  route 5.511ns (76.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.638     7.177    lcd0/SR[0]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.881    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_d_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_e_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 1.667ns (23.220%)  route 5.511ns (76.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.638     7.177    lcd0/SR[0]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_e_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.881    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_e_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_rs_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.177ns  (logic 1.667ns (23.220%)  route 5.511ns (76.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.638     7.177    lcd0/SR[0]
    SLICE_X4Y29          FDRE                                         r  lcd0/text_rs_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509     4.881    lcd0/CLK
    SLICE_X4Y29          FDRE                                         r  lcd0/text_rs_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/init_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.043ns  (logic 1.667ns (23.663%)  route 5.376ns (76.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.504     7.043    lcd0/SR[0]
    SLICE_X7Y26          FDRE                                         r  lcd0/init_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     4.877    lcd0/CLK
    SLICE_X7Y26          FDRE                                         r  lcd0/init_count_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/init_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.043ns  (logic 1.667ns (23.663%)  route 5.376ns (76.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.504     7.043    lcd0/SR[0]
    SLICE_X7Y26          FDRE                                         r  lcd0/init_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     4.877    lcd0/CLK
    SLICE_X7Y26          FDRE                                         r  lcd0/init_count_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/init_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.043ns  (logic 1.667ns (23.663%)  route 5.376ns (76.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           3.872     5.386    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT1 (Prop_lut1_I0_O)        0.153     5.539 r  lcd0/init_e_i_1/O
                         net (fo=40, routed)          1.504     7.043    lcd0/SR[0]
    SLICE_X7Y26          FDRE                                         r  lcd0/init_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.505     4.877    lcd0/CLK
    SLICE_X7Y26          FDRE                                         r  lcd0/init_count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            row_A_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.304ns (19.252%)  route 1.276ns (80.748%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=3, routed)           1.276     1.581    usr_btn_IBUF[3]
    SLICE_X2Y31          FDRE                                         r  row_A_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  row_A_reg[123]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            row_A_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.349ns (21.077%)  route 1.308ns (78.923%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  usr_btn_IBUF[3]_inst/O
                         net (fo=3, routed)           1.308     1.612    usr_btn_IBUF[3]
    SLICE_X2Y32          LUT3 (Prop_lut3_I0_O)        0.045     1.657 r  row_A[27]_i_1/O
                         net (fo=1, routed)           0.000     1.657    row_A[27]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  row_A_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  row_A_reg[27]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            row_A_reg[123]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.304ns (17.888%)  route 1.397ns (82.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=3, routed)           1.397     1.701    usr_btn_IBUF[3]
    SLICE_X2Y31          FDRE                                         r  row_A_reg[123]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.859     2.017    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  row_A_reg[123]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/icode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.326ns (14.941%)  route 1.856ns (85.059%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.800     2.082    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.045     2.127 r  lcd0/icode[3]_i_1/O
                         net (fo=4, routed)           0.056     2.182    lcd0/icode
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/icode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.326ns (14.941%)  route 1.856ns (85.059%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.800     2.082    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.045     2.127 r  lcd0/icode[3]_i_1/O
                         net (fo=4, routed)           0.056     2.182    lcd0/icode
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/icode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.326ns (14.941%)  route 1.856ns (85.059%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.800     2.082    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.045     2.127 r  lcd0/icode[3]_i_1/O
                         net (fo=4, routed)           0.056     2.182    lcd0/icode
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/icode_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.182ns  (logic 0.326ns (14.941%)  route 1.856ns (85.059%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.800     2.082    lcd0/reset_n_IBUF
    SLICE_X6Y31          LUT4 (Prop_lut4_I0_O)        0.045     2.127 r  lcd0/icode[3]_i_1/O
                         net (fo=4, routed)           0.056     2.182    lcd0/icode
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X6Y31          FDRE                                         r  lcd0/icode_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/lcd_initialized_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.326ns (14.259%)  route 1.961ns (85.741%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.961     2.242    lcd0/reset_n_IBUF
    SLICE_X5Y31          LUT4 (Prop_lut4_I3_O)        0.045     2.287 r  lcd0/lcd_initialized_i_1/O
                         net (fo=1, routed)           0.000     2.287    lcd0/lcd_initialized_i_1_n_0
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.015    lcd0/CLK
    SLICE_X5Y31          FDRE                                         r  lcd0/lcd_initialized_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/tcode_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.326ns (14.203%)  route 1.970ns (85.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.842     2.123    lcd0/reset_n_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.045     2.168 r  lcd0/tcode[3]_i_1/O
                         net (fo=4, routed)           0.128     2.296    lcd0/tcode[3]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.856     2.014    lcd0/CLK
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/tcode_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.296ns  (logic 0.326ns (14.203%)  route 1.970ns (85.797%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           1.842     2.123    lcd0/reset_n_IBUF
    SLICE_X4Y30          LUT2 (Prop_lut2_I0_O)        0.045     2.168 r  lcd0/tcode[3]_i_1/O
                         net (fo=4, routed)           0.128     2.296    lcd0/tcode[3]_i_1_n_0
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.856     2.014    lcd0/CLK
    SLICE_X4Y30          FDRE                                         r  lcd0/tcode_reg[2]/C





