Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Jan 16 18:22:52 2020
| Host         : eric-VivoBook-ASUSLaptop-X412FL-X412FL running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file led_blink_timing_summary_routed.rpt -pb led_blink_timing_summary_routed.pb -rpx led_blink_timing_summary_routed.rpx -warn_on_violation
| Design       : led_blink
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.343        0.000                      0                   88        0.198        0.000                      0                   88        9.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
i_clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clock            16.343        0.000                      0                   88        0.198        0.000                      0                   88        9.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clock
  To Clock:  i_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.343ns  (required time - arrival time)
  Source:                 r_cnt_1Hz_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.890ns (24.542%)  route 2.736ns (75.458%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 25.062 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.805     5.369    i_clock_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  r_cnt_1Hz_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDCE (Prop_fdce_C_Q)         0.518     5.887 f  r_cnt_1Hz_reg[14]/Q
                         net (fo=2, routed)           0.679     6.566    r_cnt_1Hz_reg_n_0_[14]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.690 r  r_cnt_1Hz[24]_i_6/O
                         net (fo=1, routed)           0.842     7.532    r_cnt_1Hz[24]_i_6_n_0
    SLICE_X6Y110         LUT6 (Prop_lut6_I2_O)        0.124     7.656 r  r_cnt_1Hz[24]_i_3/O
                         net (fo=25, routed)          1.215     8.871    r_cnt_1Hz[24]_i_3_n_0
    SLICE_X4Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.995 r  r_cnt_1Hz[19]_i_1/O
                         net (fo=1, routed)           0.000     8.995    r_cnt_1Hz[19]
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.678    25.062    i_clock_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[19]/C
                         clock pessimism              0.281    25.343    
                         clock uncertainty           -0.035    25.307    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.031    25.338    r_cnt_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                         25.338    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                 16.343    

Slack (MET) :             16.362ns  (required time - arrival time)
  Source:                 r_cnt_1Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 2.089ns (57.972%)  route 1.514ns (42.028%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.806     5.370    i_clock_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  r_cnt_1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  r_cnt_1Hz_reg[1]/Q
                         net (fo=2, routed)           0.648     6.473    r_cnt_1Hz_reg_n_0_[1]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.129 r  r_cnt_1Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.129    r_cnt_1Hz_reg[4]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  r_cnt_1Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    r_cnt_1Hz_reg[8]_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  r_cnt_1Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    r_cnt_1Hz_reg[12]_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  r_cnt_1Hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    r_cnt_1Hz_reg[16]_i_2_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  r_cnt_1Hz_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.585    r_cnt_1Hz_reg[20]_i_2_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.807 r  r_cnt_1Hz_reg[24]_i_5/O[0]
                         net (fo=1, routed)           0.867     8.674    data0[21]
    SLICE_X4Y113         LUT6 (Prop_lut6_I5_O)        0.299     8.973 r  r_cnt_1Hz[21]_i_1/O
                         net (fo=1, routed)           0.000     8.973    r_cnt_1Hz[21]
    SLICE_X4Y113         FDCE                                         r  r_cnt_1Hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.677    25.061    i_clock_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  r_cnt_1Hz_reg[21]/C
                         clock pessimism              0.281    25.342    
                         clock uncertainty           -0.035    25.306    
    SLICE_X4Y113         FDCE (Setup_fdce_C_D)        0.029    25.335    r_cnt_1Hz_reg[21]
  -------------------------------------------------------------------
                         required time                         25.335    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                 16.362    

Slack (MET) :             16.426ns  (required time - arrival time)
  Source:                 r_cnt_1Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 2.091ns (59.059%)  route 1.450ns (40.941%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 25.062 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.806     5.370    i_clock_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  r_cnt_1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  r_cnt_1Hz_reg[1]/Q
                         net (fo=2, routed)           0.648     6.473    r_cnt_1Hz_reg_n_0_[1]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.129 r  r_cnt_1Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.129    r_cnt_1Hz_reg[4]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  r_cnt_1Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    r_cnt_1Hz_reg[8]_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  r_cnt_1Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    r_cnt_1Hz_reg[12]_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  r_cnt_1Hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    r_cnt_1Hz_reg[16]_i_2_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.805 r  r_cnt_1Hz_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.802     8.607    data0[18]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.303     8.910 r  r_cnt_1Hz[18]_i_1/O
                         net (fo=1, routed)           0.000     8.910    r_cnt_1Hz[18]
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.678    25.062    i_clock_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[18]/C
                         clock pessimism              0.281    25.343    
                         clock uncertainty           -0.035    25.307    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.029    25.336    r_cnt_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                         25.336    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 16.426    

Slack (MET) :             16.439ns  (required time - arrival time)
  Source:                 r_cnt_1Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 2.187ns (61.974%)  route 1.342ns (38.026%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.806     5.370    i_clock_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  r_cnt_1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  r_cnt_1Hz_reg[1]/Q
                         net (fo=2, routed)           0.648     6.473    r_cnt_1Hz_reg_n_0_[1]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.129 r  r_cnt_1Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.129    r_cnt_1Hz_reg[4]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  r_cnt_1Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    r_cnt_1Hz_reg[8]_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  r_cnt_1Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    r_cnt_1Hz_reg[12]_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  r_cnt_1Hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    r_cnt_1Hz_reg[16]_i_2_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.585 r  r_cnt_1Hz_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.585    r_cnt_1Hz_reg[20]_i_2_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.898 r  r_cnt_1Hz_reg[24]_i_5/O[3]
                         net (fo=1, routed)           0.694     8.593    data0[24]
    SLICE_X4Y113         LUT6 (Prop_lut6_I5_O)        0.306     8.899 r  r_cnt_1Hz[24]_i_1/O
                         net (fo=1, routed)           0.000     8.899    r_cnt_1Hz[24]
    SLICE_X4Y113         FDCE                                         r  r_cnt_1Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.677    25.061    i_clock_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  r_cnt_1Hz_reg[24]/C
                         clock pessimism              0.281    25.342    
                         clock uncertainty           -0.035    25.306    
    SLICE_X4Y113         FDCE (Setup_fdce_C_D)        0.031    25.337    r_cnt_1Hz_reg[24]
  -------------------------------------------------------------------
                         required time                         25.337    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                 16.439    

Slack (MET) :             16.479ns  (required time - arrival time)
  Source:                 r_cnt_50Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_50Hz_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 2.169ns (61.684%)  route 1.347ns (38.316%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 25.063 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.805     5.369    i_clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  r_cnt_50Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.419     5.788 r  r_cnt_50Hz_reg[0]/Q
                         net (fo=3, routed)           0.679     6.467    r_cnt_50Hz_reg_n_0_[0]
    SLICE_X2Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     7.237 r  r_cnt_50Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    r_cnt_50Hz_reg[4]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  r_cnt_50Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.354    r_cnt_50Hz_reg[8]_i_2_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.471 r  r_cnt_50Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    r_cnt_50Hz_reg[12]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.588 r  r_cnt_50Hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.588    r_cnt_50Hz_reg[16]_i_2_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.911 r  r_cnt_50Hz_reg[18]_i_7/O[1]
                         net (fo=1, routed)           0.668     8.579    r_cnt_50Hz_reg[18]_i_7_n_6
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.306     8.885 r  r_cnt_50Hz[18]_i_1/O
                         net (fo=1, routed)           0.000     8.885    r_cnt_50Hz[18]
    SLICE_X4Y111         FDCE                                         r  r_cnt_50Hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.679    25.063    i_clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  r_cnt_50Hz_reg[18]/C
                         clock pessimism              0.306    25.369    
                         clock uncertainty           -0.035    25.333    
    SLICE_X4Y111         FDCE (Setup_fdce_C_D)        0.031    25.364    r_cnt_50Hz_reg[18]
  -------------------------------------------------------------------
                         required time                         25.364    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                 16.479    

Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 r_cnt_1Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 1.975ns (57.439%)  route 1.463ns (42.561%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 25.062 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.806     5.370    i_clock_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  r_cnt_1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  r_cnt_1Hz_reg[1]/Q
                         net (fo=2, routed)           0.648     6.473    r_cnt_1Hz_reg_n_0_[1]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.129 r  r_cnt_1Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.129    r_cnt_1Hz_reg[4]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  r_cnt_1Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    r_cnt_1Hz_reg[8]_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  r_cnt_1Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    r_cnt_1Hz_reg[12]_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  r_cnt_1Hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    r_cnt_1Hz_reg[16]_i_2_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.693 r  r_cnt_1Hz_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.816     8.509    data0[17]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.299     8.808 r  r_cnt_1Hz[17]_i_1/O
                         net (fo=1, routed)           0.000     8.808    r_cnt_1Hz[17]
    SLICE_X6Y112         FDCE                                         r  r_cnt_1Hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.678    25.062    i_clock_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  r_cnt_1Hz_reg[17]/C
                         clock pessimism              0.281    25.343    
                         clock uncertainty           -0.035    25.307    
    SLICE_X6Y112         FDCE (Setup_fdce_C_D)        0.077    25.384    r_cnt_1Hz_reg[17]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                 16.576    

Slack (MET) :             16.584ns  (required time - arrival time)
  Source:                 r_cnt_1Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 1.959ns (57.061%)  route 1.474ns (42.939%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 25.063 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.806     5.370    i_clock_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  r_cnt_1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  r_cnt_1Hz_reg[1]/Q
                         net (fo=2, routed)           0.648     6.473    r_cnt_1Hz_reg_n_0_[1]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.129 r  r_cnt_1Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.129    r_cnt_1Hz_reg[4]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  r_cnt_1Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    r_cnt_1Hz_reg[8]_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  r_cnt_1Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    r_cnt_1Hz_reg[12]_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.670 r  r_cnt_1Hz_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.827     8.497    data0[16]
    SLICE_X6Y111         LUT6 (Prop_lut6_I5_O)        0.306     8.803 r  r_cnt_1Hz[16]_i_1/O
                         net (fo=1, routed)           0.000     8.803    r_cnt_1Hz[16]
    SLICE_X6Y111         FDCE                                         r  r_cnt_1Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.679    25.063    i_clock_IBUF_BUFG
    SLICE_X6Y111         FDCE                                         r  r_cnt_1Hz_reg[16]/C
                         clock pessimism              0.281    25.344    
                         clock uncertainty           -0.035    25.308    
    SLICE_X6Y111         FDCE (Setup_fdce_C_D)        0.079    25.387    r_cnt_1Hz_reg[16]
  -------------------------------------------------------------------
                         required time                         25.387    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 16.584    

Slack (MET) :             16.590ns  (required time - arrival time)
  Source:                 r_cnt_50Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_50Hz_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 2.045ns (60.717%)  route 1.323ns (39.283%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.064ns = ( 25.064 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.805     5.369    i_clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  r_cnt_50Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.419     5.788 r  r_cnt_50Hz_reg[0]/Q
                         net (fo=3, routed)           0.679     6.467    r_cnt_50Hz_reg_n_0_[0]
    SLICE_X2Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     7.237 r  r_cnt_50Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    r_cnt_50Hz_reg[4]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  r_cnt_50Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.354    r_cnt_50Hz_reg[8]_i_2_n_0
    SLICE_X2Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.471 r  r_cnt_50Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    r_cnt_50Hz_reg[12]_i_2_n_0
    SLICE_X2Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.786 r  r_cnt_50Hz_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.644     8.430    r_cnt_50Hz_reg[16]_i_2_n_4
    SLICE_X3Y111         LUT6 (Prop_lut6_I5_O)        0.307     8.737 r  r_cnt_50Hz[16]_i_1/O
                         net (fo=1, routed)           0.000     8.737    r_cnt_50Hz[16]
    SLICE_X3Y111         FDCE                                         r  r_cnt_50Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.680    25.064    i_clock_IBUF_BUFG
    SLICE_X3Y111         FDCE                                         r  r_cnt_50Hz_reg[16]/C
                         clock pessimism              0.267    25.331    
                         clock uncertainty           -0.035    25.295    
    SLICE_X3Y111         FDCE (Setup_fdce_C_D)        0.031    25.326    r_cnt_50Hz_reg[16]
  -------------------------------------------------------------------
                         required time                         25.326    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 16.590    

Slack (MET) :             16.610ns  (required time - arrival time)
  Source:                 r_cnt_50Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_50Hz_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 1.811ns (54.077%)  route 1.538ns (45.923%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 25.065 - 20.000 ) 
    Source Clock Delay      (SCD):    5.369ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.805     5.369    i_clock_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  r_cnt_50Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.419     5.788 r  r_cnt_50Hz_reg[0]/Q
                         net (fo=3, routed)           0.679     6.467    r_cnt_50Hz_reg_n_0_[0]
    SLICE_X2Y108         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.770     7.237 r  r_cnt_50Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    r_cnt_50Hz_reg[4]_i_2_n_0
    SLICE_X2Y109         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.552 r  r_cnt_50Hz_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.859     8.411    r_cnt_50Hz_reg[8]_i_2_n_4
    SLICE_X3Y109         LUT6 (Prop_lut6_I5_O)        0.307     8.718 r  r_cnt_50Hz[8]_i_1/O
                         net (fo=1, routed)           0.000     8.718    r_cnt_50Hz[8]
    SLICE_X3Y109         FDCE                                         r  r_cnt_50Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.681    25.065    i_clock_IBUF_BUFG
    SLICE_X3Y109         FDCE                                         r  r_cnt_50Hz_reg[8]/C
                         clock pessimism              0.267    25.332    
                         clock uncertainty           -0.035    25.296    
    SLICE_X3Y109         FDCE (Setup_fdce_C_D)        0.031    25.327    r_cnt_50Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         25.327    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 16.610    

Slack (MET) :             16.618ns  (required time - arrival time)
  Source:                 r_cnt_1Hz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (i_clock rise@20.000ns - i_clock rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 2.073ns (61.873%)  route 1.277ns (38.127%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 25.062 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.806     5.370    i_clock_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  r_cnt_1Hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDCE (Prop_fdce_C_Q)         0.456     5.826 r  r_cnt_1Hz_reg[1]/Q
                         net (fo=2, routed)           0.648     6.473    r_cnt_1Hz_reg_n_0_[1]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.129 r  r_cnt_1Hz_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.129    r_cnt_1Hz_reg[4]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.243 r  r_cnt_1Hz_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.243    r_cnt_1Hz_reg[8]_i_2_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.357 r  r_cnt_1Hz_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.357    r_cnt_1Hz_reg[12]_i_2_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.471 r  r_cnt_1Hz_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    r_cnt_1Hz_reg[16]_i_2_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.784 r  r_cnt_1Hz_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.630     8.414    data0[20]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.306     8.720 r  r_cnt_1Hz[20]_i_1/O
                         net (fo=1, routed)           0.000     8.720    r_cnt_1Hz[20]
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  i_clock (IN)
                         net (fo=0)                   0.000    20.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.678    25.062    i_clock_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[20]/C
                         clock pessimism              0.281    25.343    
                         clock uncertainty           -0.035    25.307    
    SLICE_X4Y112         FDCE (Setup_fdce_C_D)        0.031    25.338    r_cnt_1Hz_reg[20]
  -------------------------------------------------------------------
                         required time                         25.338    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                 16.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 r_cnt_1Hz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.673     1.597    i_clock_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  r_cnt_1Hz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDCE (Prop_fdce_C_Q)         0.141     1.738 f  r_cnt_1Hz_reg[5]/Q
                         net (fo=26, routed)          0.145     1.882    r_cnt_1Hz_reg_n_0_[5]
    SLICE_X6Y109         LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  r_cnt_1Hz[2]_i_1/O
                         net (fo=1, routed)           0.000     1.927    r_cnt_1Hz[2]
    SLICE_X6Y109         FDCE                                         r  r_cnt_1Hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.947     2.116    i_clock_IBUF_BUFG
    SLICE_X6Y109         FDCE                                         r  r_cnt_1Hz_reg[2]/C
                         clock pessimism             -0.507     1.610    
    SLICE_X6Y109         FDCE (Hold_fdce_C_D)         0.120     1.730    r_cnt_1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 r_toggle_10Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_toggle_10Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.675     1.599    i_clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  r_toggle_10Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  r_toggle_10Hz_reg/Q
                         net (fo=2, routed)           0.122     1.861    o_led_drive_OBUF[1]
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  r_toggle_10Hz_i_1/O
                         net (fo=1, routed)           0.000     1.906    r_toggle_10Hz_i_1_n_0
    SLICE_X1Y103         FDCE                                         r  r_toggle_10Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.950     2.119    i_clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  r_toggle_10Hz_reg/C
                         clock pessimism             -0.521     1.599    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.092     1.691    r_toggle_10Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 r_cnt_1Hz_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.138%)  route 0.178ns (48.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.670     1.594    i_clock_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  r_cnt_1Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.735 f  r_cnt_1Hz_reg[24]/Q
                         net (fo=26, routed)          0.178     1.912    r_cnt_1Hz_reg_n_0_[24]
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.957 r  r_cnt_1Hz[19]_i_1/O
                         net (fo=1, routed)           0.000     1.957    r_cnt_1Hz[19]
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.944     2.113    i_clock_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[19]/C
                         clock pessimism             -0.504     1.610    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.092     1.702    r_cnt_1Hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 r_cnt_1Hz_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.998%)  route 0.179ns (49.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.670     1.594    i_clock_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  r_cnt_1Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.735 f  r_cnt_1Hz_reg[24]/Q
                         net (fo=26, routed)          0.179     1.913    r_cnt_1Hz_reg_n_0_[24]
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.045     1.958 r  r_cnt_1Hz[18]_i_1/O
                         net (fo=1, routed)           0.000     1.958    r_cnt_1Hz[18]
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.944     2.113    i_clock_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  r_cnt_1Hz_reg[18]/C
                         clock pessimism             -0.504     1.610    
    SLICE_X4Y112         FDCE (Hold_fdce_C_D)         0.091     1.701    r_cnt_1Hz_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r_cnt_10Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_10Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.675     1.599    i_clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  r_cnt_10Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     1.740 f  r_cnt_10Hz_reg[0]/Q
                         net (fo=3, routed)           0.168     1.908    r_cnt_10Hz_reg_n_0_[0]
    SLICE_X1Y103         LUT1 (Prop_lut1_I0_O)        0.045     1.953 r  r_cnt_10Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    r_cnt_10Hz[0]
    SLICE_X1Y103         FDCE                                         r  r_cnt_10Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.950     2.119    i_clock_IBUF_BUFG
    SLICE_X1Y103         FDCE                                         r  r_cnt_10Hz_reg[0]/C
                         clock pessimism             -0.521     1.599    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.091     1.690    r_cnt_10Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 r_toggle_100Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_toggle_100Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.672     1.596    i_clock_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  r_toggle_100Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.737 r  r_toggle_100Hz_reg/Q
                         net (fo=2, routed)           0.170     1.907    o_led_drive_OBUF[3]
    SLICE_X1Y112         LUT5 (Prop_lut5_I4_O)        0.045     1.952 r  r_toggle_100Hz_i_1/O
                         net (fo=1, routed)           0.000     1.952    r_toggle_100Hz_i_1_n_0
    SLICE_X1Y112         FDCE                                         r  r_toggle_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.946     2.115    i_clock_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  r_toggle_100Hz_reg/C
                         clock pessimism             -0.520     1.596    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.092     1.688    r_toggle_100Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 r_toggle_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_toggle_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.670     1.594    i_clock_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  r_toggle_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDCE (Prop_fdce_C_Q)         0.141     1.735 r  r_toggle_1Hz_reg/Q
                         net (fo=2, routed)           0.173     1.908    o_led_drive_OBUF[0]
    SLICE_X4Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  r_toggle_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.953    r_toggle_1Hz_i_1_n_0
    SLICE_X4Y113         FDCE                                         r  r_toggle_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.943     2.112    i_clock_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  r_toggle_1Hz_reg/C
                         clock pessimism             -0.519     1.594    
    SLICE_X4Y113         FDCE (Hold_fdce_C_D)         0.092     1.686    r_toggle_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 r_toggle_50Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_toggle_50Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.599%)  route 0.174ns (48.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.672     1.596    i_clock_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  r_toggle_50Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDCE (Prop_fdce_C_Q)         0.141     1.737 r  r_toggle_50Hz_reg/Q
                         net (fo=2, routed)           0.174     1.911    o_led_drive_OBUF[2]
    SLICE_X4Y110         LUT6 (Prop_lut6_I5_O)        0.045     1.956 r  r_toggle_50Hz_i_1/O
                         net (fo=1, routed)           0.000     1.956    r_toggle_50Hz_i_1_n_0
    SLICE_X4Y110         FDCE                                         r  r_toggle_50Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.946     2.115    i_clock_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  r_toggle_50Hz_reg/C
                         clock pessimism             -0.520     1.596    
    SLICE_X4Y110         FDCE (Hold_fdce_C_D)         0.092     1.688    r_toggle_50Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 r_cnt_1Hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.670     1.594    i_clock_IBUF_BUFG
    SLICE_X6Y113         FDCE                                         r  r_cnt_1Hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDCE (Prop_fdce_C_Q)         0.164     1.758 r  r_cnt_1Hz_reg[23]/Q
                         net (fo=26, routed)          0.187     1.945    r_cnt_1Hz_reg_n_0_[23]
    SLICE_X6Y113         LUT6 (Prop_lut6_I3_O)        0.045     1.990 r  r_cnt_1Hz[23]_i_1/O
                         net (fo=1, routed)           0.000     1.990    r_cnt_1Hz[23]
    SLICE_X6Y113         FDCE                                         r  r_cnt_1Hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.943     2.112    i_clock_IBUF_BUFG
    SLICE_X6Y113         FDCE                                         r  r_cnt_1Hz_reg[23]/C
                         clock pessimism             -0.519     1.594    
    SLICE_X6Y113         FDCE (Hold_fdce_C_D)         0.120     1.714    r_cnt_1Hz_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 r_cnt_1Hz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_cnt_1Hz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             i_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clock rise@0.000ns - i_clock rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.711%)  route 0.188ns (47.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.673     1.597    i_clock_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  r_cnt_1Hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.164     1.761 f  r_cnt_1Hz_reg[0]/Q
                         net (fo=3, routed)           0.188     1.948    r_cnt_1Hz_reg_n_0_[0]
    SLICE_X6Y108         LUT1 (Prop_lut1_I0_O)        0.045     1.993 r  r_cnt_1Hz[0]_i_1/O
                         net (fo=1, routed)           0.000     1.993    r_cnt_1Hz[0]
    SLICE_X6Y108         FDCE                                         r  r_cnt_1Hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clock rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    i_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.947     2.116    i_clock_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  r_cnt_1Hz_reg[0]/C
                         clock pessimism             -0.520     1.597    
    SLICE_X6Y108         FDCE (Hold_fdce_C_D)         0.120     1.717    r_cnt_1Hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112   r_cnt_100Hz_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y111   r_cnt_100Hz_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y111   r_cnt_100Hz_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112   r_cnt_100Hz_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y112   r_cnt_100Hz_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y107   r_cnt_100Hz_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108   r_cnt_100Hz_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y108   r_cnt_100Hz_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y107   r_cnt_100Hz_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111   r_cnt_100Hz_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111   r_cnt_100Hz_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111   r_cnt_100Hz_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y103   r_cnt_10Hz_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y105   r_cnt_10Hz_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y105   r_cnt_10Hz_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y105   r_cnt_10Hz_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y104   r_cnt_10Hz_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y106   r_cnt_10Hz_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y106   r_cnt_10Hz_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112   r_cnt_100Hz_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111   r_cnt_100Hz_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y111   r_cnt_100Hz_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112   r_cnt_100Hz_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y112   r_cnt_100Hz_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y107   r_cnt_100Hz_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   r_cnt_100Hz_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   r_cnt_100Hz_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y107   r_cnt_100Hz_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y108   r_cnt_100Hz_reg[5]/C



