# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab7.srcs/sources_1/new/counter_10_bit.v" \
"../../../../Lab7.srcs/sources_1/new/hsync_counter.v" \
"../../../../Lab7.srcs/sources_1/new/lab7_clks.v" \
"../../../../Lab7.srcs/sources_1/new/mux_10v10.v" \
"../../../../Lab7.srcs/sources_1/new/vga_controller.v" \
"../../../../Lab7.srcs/sources_1/new/vsync_counter.v" \
"../../../../Lab7.srcs/sources_1/new/test.v" \
"../../../../Lab7.srcs/sources_1/new/frog_movement_sm.v" \
"../../../../Lab7.srcs/sources_1/new/frog_movement_sm_logic.v" \
"../../../../Lab7.srcs/sources_1/new/frog_movement.v" \
"../../../../Lab7.srcs/sources_1/new/selector.v" \
"../../../../Lab7.srcs/sources_1/new/hex7seg.v" \
"../../../../Lab7.srcs/sources_1/imports/new/multiplexer8.v" \
"../../../../Lab7.srcs/sources_1/imports/new/ring_counter.v" \
"../../../../Lab7.srcs/sources_1/new/plant_movement.v" \
"../../../../Lab7.srcs/sources_1/new/plant_movement2.v" \
"../../../../Lab7.srcs/sources_1/new/plant_movement3.v" \
"../../../../Lab7.srcs/sources_1/imports/new/LFSR.v" \
"../../../../Lab7.srcs/sim_1/new/frog_move_sm_tb.v" \
"../../../../Lab7.srcs/sim_1/new/test2.v" \
"../../../../Lab7.srcs/sim_1/new/hsync_counter_tb.v" \
"../../../../Lab7.srcs/sim_1/new/frog_movement_tb.v" \
"../../../../Lab7.srcs/sim_1/new/plant_mov_test.v" \
"../../../../Lab7.srcs/sim_1/new/LFSR_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
