clk_12MHz_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../DSED_LAB.srcs/sources_1/ip/clk_12MHz/clk_12MHz_sim_netlist.vhdl,incdir="../../../../DSED_LAB.srcs/sources_1/ip/clk_12MHz"
