-- generated by newgenasym Fri Jul 08 18:14:51 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lm393ad is
    port (    
	\1in+\:    INOUT  STD_LOGIC;    
	\1in-\:    INOUT  STD_LOGIC;    
	\1out\:    INOUT  STD_LOGIC;    
	\2in+\:    INOUT  STD_LOGIC;    
	\2in-\:    INOUT  STD_LOGIC;    
	\2out\:    INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC);
end lm393ad;
