
#####  START OF RAM REPORT FOR COMPILE POINT: PCIe_EP_Demo  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                   PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                             
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1     NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=============================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                               DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[72:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_3                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_4                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_5                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_6                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[71:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_3                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_4                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_5                       64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem[73:0]                                                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_0                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_1                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_2                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_3                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_4                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_5                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_6                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[73:0]                                                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_6                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem[73:0]                                                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_0                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_1                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_2                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_3                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_4                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_5                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_WChan.ram.mem_mem_0_6                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[73:0]                                                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[13:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_1                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[68:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[68:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[68:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[68:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[9:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0                        64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[8:0]                                                              RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[8:0]                                                              RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[2\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.rDCon.MD\.genblk1\[2\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.rDCon.MD\.genblk1\[1\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.rDCon.MD\.genblk1\[0\]\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[2:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.wDCon.iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[1:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.wDCon.iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[1:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.wDCon.iWrConXB\.iWrConFif\[5\]\.wrFif.genblk1\.DPFF.mem[1:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.wDCon.iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[1:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.wDCon.iWrConXB\.iWrConFif\[4\]\.wrFif.genblk1\.DPFF.mem[1:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb\.wDCon.iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[1:0]          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                          
AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1[7:0]                                       ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
==========================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: PCIe_EP_Demo  #####

