// Seed: 3553745653
module module_0 #(
    parameter id_3 = 32'd59
) (
    id_1,
    id_2
);
  inout supply0 id_2;
  output wire id_1;
  integer _id_3;
  ;
  parameter id_4 = -1;
  logic id_5;
  assign id_5[id_3] = id_2;
  assign id_2 = id_3;
  logic id_6;
  ;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_3 = 32'd2
) (
    input  wire  _id_0,
    output uwire id_1
);
  wire [id_0 : -1 'b0] _id_3;
  wire [-1 : id_3] id_4;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
