RADIX hex
CDEBUG 0
DEBUGVARS {run IN transactor_run 0 complete OUT transactor_complete 0 vec INOUT transactor_vec 0 p IN transactor_p 0 r IN transactor_r 0 twiddle IN transactor_twiddle 0 twiddle_h IN transactor_twiddle_h 0 }
WAVELIST {{DUT run:rsc run_rsc_vld {scverify_top rtl run_rsc_vld} {}} {DUT run:rsc run_rsc_rdy {scverify_top rtl run_rsc_rdy} {}} {DUT complete:rsc complete_rsc_vld {scverify_top rtl complete_rsc_vld} {}} {DUT complete:rsc complete_rsc_rdy {scverify_top rtl complete_rsc_rdy} {}} {DUT vec:rsc vec_rsc_q {scverify_top rtl vec_rsc_q} {}} {DUT vec:rsc vec_rsc_radr {scverify_top rtl vec_rsc_radr} {}} {DUT vec:rsc vec_rsc_we {scverify_top rtl vec_rsc_we} {}} {DUT vec:rsc vec_rsc_d {scverify_top rtl vec_rsc_d} {}} {DUT vec:rsc vec_rsc_wadr {scverify_top rtl vec_rsc_wadr} {}} {DUT p:rsc p_rsc_dat {scverify_top rtl p_rsc_dat} {}} {DUT r:rsc r_rsc_dat {scverify_top rtl r_rsc_dat} {}} {DUT twiddle:rsc twiddle_rsc_q {scverify_top rtl twiddle_rsc_q} {}} {DUT twiddle:rsc twiddle_rsc_radr {scverify_top rtl twiddle_rsc_radr} {}} {DUT twiddle_h:rsc twiddle_h_rsc_q {scverify_top rtl twiddle_h_rsc_q} {}} {DUT twiddle_h:rsc twiddle_h_rsc_radr {scverify_top rtl twiddle_h_rsc_radr} {}} {DUT {} vec_rsc_triosy_lz {scverify_top rtl vec_rsc_triosy_lz} {}} {DUT {} p_rsc_triosy_lz {scverify_top rtl p_rsc_triosy_lz} {}} {DUT {} r_rsc_triosy_lz {scverify_top rtl r_rsc_triosy_lz} {}} {DUT {} twiddle_rsc_triosy_lz {scverify_top rtl twiddle_rsc_triosy_lz} {}} {DUT {} twiddle_h_rsc_triosy_lz {scverify_top rtl twiddle_h_rsc_triosy_lz} {}} {OutputCompare complete complete-TRANS# {scverify_top user_tb complete_comp _compare_cnt_sig} blue} {OutputCompare complete complete-GOLDEN {scverify_top user_tb complete_comp _golden_sig} {}} {OutputCompare complete complete-DUT {scverify_top user_tb complete_comp _dut_sig} {}} {OutputCompare complete complete-ERR# {scverify_top user_tb complete_comp _error_cnt_sig} red} {OutputCompare vec vec-TRANS# {scverify_top user_tb vec_comp _compare_cnt_sig} blue} {OutputCompare vec vec-GOLDEN {scverify_top user_tb vec_comp _golden_sig} {}} {OutputCompare vec vec-DUT {scverify_top user_tb vec_comp _dut_sig} {}} {OutputCompare vec vec-ERR# {scverify_top user_tb vec_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
