@article{zang2013survey,
  title={A survey on cache tuning from a power/energy perspective},
  author={Zang, Wei and others},
  journal={ACM CSUR},
  volume={45},
  number={3},
  year={2013},
  publisher={ACM}
}

@article{mittal2014survey,
  title={A survey of architectural techniques for improving cache power efficiency},
  author={Mittal, Sparsh},
  journal={SUSCOM},
  volume={4},
  number={1},
  pages={33--43},
  year={2014},
  publisher={Elsevier}
}

@article{gonzalez2010stack,
  title={Stack filter: Reducing L1 data cache power consumption},
  author={Gonz{\'a}lez-Alberquilla, Rodr{\'\i}go and others},
  journal={Journal of Systems Architecture},
  volume={56},
  number={12},
  year={2010},
  publisher={Elsevier}
}

@article{microarchitecturefirst,
  title={First the Tick, Now the Tock: Intel{\textregistered} Microarchitecture (Nehalem)},
  author={Microarchitecture, Design-Scalable}
}

@article{jouppi2017datacenter,
  title={In-datacenter performance analysis of a tensor processing unit},
  author={Jouppi, Norman P and others},
  journal={44th ISCA},
  year={2017},
  organization={IEEE}
}

@article{patil2008circuit,
  title={Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits},
  author={Patil, Nishant and others},
  journal={IEEE TNANO},
  volume={8},
  number={1},
  year={2008},
  publisher={IEEE}
}

@article{patil2009digital,
  title={Digital VLSI logic technology using carbon nanotube FETs: Frequently asked questions},
  author={{N, Patil} and others},
  journal={46th  DAC},
  year={2009},
  organization={IEEE}
}

@article{zhang2012sram,
  title={SRAM leakage in CMOS, FinFET and CNTFET technologies: Leakage in 8T and 6T SRAM cells},
  author={Zhang, Zhe and others},
  journal={GLSVLSI},
  year={2012},
  organization={ACM}
}

@article{kim2008low,
  title={A low power 8T SRAM cell design technique for CNFET},
  author={Kim, Young Bok and others},
  journal={ISOCC},
  volume={1},
  year={2008},
  organization={IEEE}
}

@article{sun2014novel,
  title={A novel robust and low-leakage SRAM cell with nine carbon nanotube transistors},
  author={Sun, Yanan and others},
  journal={TVLSI},
  volume={23},
  number={9},
  year={2014},
  publisher={IEEE}
}

@article{maruthamuthu2013ultra,
  title={Ultra low power dual-gate 6T and 8T stack forced CNFET SRAM cells},
  author={Maruthamuthu, Saravana},
  journal={Microelectronics Journal},
  volume={44},
  number={1},
  year={2013},
  publisher={Elsevier}
}

@article{zhang2011low,
  title={Low power and metallic CNT tolerant CNTFET SRAM design},
  author={Zhang, Zhe and others},
  journal={11th NANO},
  year={2011},
  organization={IEEE}
}

@article{sun2017high,
  title={High-yield and robust 9T SRAM cell tolerant to removal of metallic carbon nanotubes},
  author={{Y, Sun} and others},
  journal={IEEE TDMR},
  volume={17},
  number={1},
  year={2017},
  publisher={IEEE}
}

@article{sun2018metallic,
  title={Metallic-cn-removal-tolerant high-yield six-cn-mosfet sram cell for carbon-based embedded memory},
  author={Sun, Yanan and others},
  journal={IEEE TED},
  volume={65},
  number={3},
  year={2018},
  publisher={IEEE}
}

@article{binkert2011gem5,
  title={The gem5 simulator},
  author={Binkert, Nathan and others},
  journal={ACM SIGARCH Computer Architecture News},
  volume={39},
  number={2},
  year={2011},
  publisher={ACM}
}

@article{zhang2012carbon,
  title={Carbon nanotube SRAM design with metallic CNT or removed metallic CNT tolerant approaches},
  author={Zhang, Zhe and others},
  journal={IEEE Transactions on Nanotechnology},
  volume={11},
  number={4},
  year={2012},
  publisher={IEEE}
}

@article{Li2016A,
  title={A Novel Test Method for Metallic CNTs in CNFET-Based SRAMs},
  author={Li, Tianjian and others},
  journal={IEEE TCAD},
  volume={35},
  number={7},
  year={2016},
}

@article{xie2015jump,
  title={Jump test for metallic CNTs in CNFET-based SRAM},
  author={Xie, Feng and others},
  journal={52nd DAC},
  year={2015},
  organization={IEEE}
}

@article{li2015microarchitectural,
  title={On microarchitectural modeling for CNFET-based circuits},
  author={Li, Tianjian and others},
  journal={28th ISOCC},
  year={2015},
  organization={IEEE}
}

@article{jiang2017cnfet,
  title={CNFET-Based High Throughput SIMD Architecture},
  author={Jiang, Li and others},
  journal={IEEE TCAD},
  volume={37},
  number={7},
  year={2017},
  publisher={IEEE}
}

@article{li2016defect,
  title={Defect tolerance for CNFET-based SRAMs},
  author={Li, Tianjian and others},
  journal={2016 IEEE ITC},
  pages={1--9},
  year={2016},
  organization={IEEE}
}

@article{xu2019exploring,
  title={Exploring emerging CNFET for efficient last level cache design},
  author={Xu, Dawen and others},
  journal={24th ASPDAC},
  year={2019},
  organization={ACM}
}

@article{raoux2008phase,
  title={Phase-change random access memory: A scalable technology},
  author={Raoux, Simone and others},
  journal={IBM Journal of Research and Development},
  volume={52},
  number={4/5},
  year={2008},
  publisher={International Business Machines Corporation}
}

@article{gaba2014memristive,
  title={Memristive devices for stochastic computing},
  author={Gaba, Siddharth and others},
  journal={2014 ISCAS},
  year={2014},
  organization={IEEE}
}

@article{wang2018field,
  title={Field-free switching of a perpendicular magnetic tunnel junction through the interplay of spin--orbit and spin-transfer torques},
  author={Wang, Mengxing and others},
  journal={Nature electronics},
  volume={1},
  number={11},
  year={2018},
  publisher={Nature Publishing Group}
}

@article{mao2013coordinating,
  title={Coordinating prefetching and STT-RAM based last-level cache management for multicore systems},
  author={Mao, Mengjie and others},
  journal={23rd GLSVLSI},
  year={2013},
  organization={ACM}
}

@article{bao2019write,
  title={A Write-Efficient Cache Algorithm based on Macroscopic Trend for NVM-based Read Cache},
  author={Bao, Ning and others},
  journal={2019 DATE},
  year={2019},
  organization={IEEE}
}

@article{wu2019novel,
  title={A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs with Thermal Consideration},
  author={Wu, Bi and others},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2019},
  publisher={IEEE}
}

@article{cho2009flip,
  title={Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance},
  author={Cho, Sangyeun and others},
  journal={42nd MICRO},
  year={2009},
  organization={ACM}
}

@article{jacobvitz2013coset,
  title={Coset coding to extend the lifetime of memory},
  author={Jacobvitz, Adam N and others},
  journal={19th HPCA},
  year={2013},
  organization={IEEE}
}

@article{seyedzadeh2015pres,
  title={Pres: Pseudo-random encoding scheme to increase the bit flip reduction in the memory},
  author={Seyedzadeh, Seyed Mohammad and others},
  journal={52nd DAC},
  year={2015},
  organization={ACM}
}

@article{lee2010phase,
  title={Phase-change technology and the future of main memory},
  author={Lee, Benjamin C and others},
  journal={MICRO},
  volume={30},
  number={1},
  year={2010},
  publisher={IEEE}
}

@misc{CNFET2015model,
   author = {Jie Deng and others},
   title = {Standard CNFET Model},
   year={2015},
   howpublished = {\url{http://nano.stanford.edu/stanford-cnfet-model-hspice}}

}

@article{li2009mcpat,
  title={McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures},
  author={Li, Sheng and others},
  journal={42nd MICRO},
  pages={469--480},
  year={2009},
  publisher={ACM}
}

@article{deng2007carbon,
  title={Carbon nanotube transistor circuits: Circuit-level performance benchmarking and design options for living with imperfections},
  author={Deng, Jie and others},
  journal={ISSCC},
  pages={70--588},
  year={2007},
  publisher={IEEE}
}

@article{wang2011design,
  title={Design method for 6T CNFET misalignment immune SRAM circuit},
  author={Wang, Wei and others},
  journal={54th MWSCAS},
  year={2011},
  organization={IEEE}
}

@article{wang2011high,
  title={High snm 6t cnfet sram cell design considering nanotube diameter and transistor ratio},
  author={{W, Wang} and others},
  journal={EIT},
  year={2011},
  organization={IEEE}
}

@article{shulaker2013carbon,
  title={Carbon nanotube computer},
  author={Shulaker, Max M and others},
  journal={Nature},
  volume={501},
  number={7468},
  pages={526},
  year={2013},
  publisher={Nature Publishing Group}
}

@article{hills2019modern,
  title={Modern microprocessor built from complementary carbon nanotube transistors},
  author={Hills, Gage and others},
  journal={Nature},
  volume={572},
  number={7771},
  pages={595},
  year={2019},
  publisher={Nature Publishing Group}
}