Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Dec 27 16:37:25 2025
| Host         : Sharadhi_Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.225ns  (logic 4.795ns (42.721%)  route 6.429ns (57.279%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  a_IBUF[2]_inst/O
                         net (fo=29, routed)          2.378     3.312    a_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.645     4.082    result_OBUF[7]_inst_i_11_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.206 r  result_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.657     4.863    result_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.987 r  result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     4.987    result_OBUF[7]_inst_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.519 r  result_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.886     6.405    result0[7]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.150     6.555 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.418    result_OBUF[7]
    W19                  OBUF (Prop_obuf_I_O)         2.807    11.225 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.225    result[7]
    W19                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.976ns  (logic 4.682ns (42.662%)  route 6.293ns (57.338%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  a_IBUF[2]_inst/O
                         net (fo=29, routed)          2.378     3.312    a_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.645     4.082    result_OBUF[7]_inst_i_11_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.206 r  result_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.657     4.863    result_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.987 r  result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     4.987    result_OBUF[7]_inst_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.234 r  result_OBUF[7]_inst_i_2/O[0]
                         net (fo=1, routed)           0.800     6.033    result0[4]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.327     6.360 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.174    result_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.802    10.976 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.976    result[4]
    U17                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 4.635ns (42.716%)  route 6.216ns (57.284%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  a_IBUF[2]_inst/O
                         net (fo=29, routed)          2.378     3.312    a_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.645     4.082    result_OBUF[7]_inst_i_11_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.206 r  result_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.657     4.863    result_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.987 r  result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     4.987    result_OBUF[7]_inst_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.411 r  result_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, routed)           0.824     6.234    result0[5]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.303     6.537 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.712     8.249    result_OBUF[5]
    T18                  OBUF (Prop_obuf_I_O)         2.602    10.850 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.850    result[5]
    T18                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.723ns  (logic 4.754ns (44.336%)  route 5.969ns (55.664%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  a_IBUF[2]_inst/O
                         net (fo=29, routed)          2.378     3.312    a_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.436 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.645     4.082    result_OBUF[7]_inst_i_11_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.206 r  result_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.657     4.863    result_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.987 r  result_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.000     4.987    result_OBUF[7]_inst_i_8_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.534 r  result_OBUF[7]_inst_i_2/O[2]
                         net (fo=1, routed)           0.425     5.959    result0[6]
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.302     6.261 r  result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.863     8.124    result_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         2.599    10.723 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.723    result[6]
    T17                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.221ns  (logic 4.288ns (41.953%)  route 5.933ns (58.047%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  a_IBUF[3]_inst/O
                         net (fo=27, routed)          3.082     4.017    a_IBUF[3]
    SLICE_X1Y9           LUT6 (Prop_lut6_I0_O)        0.124     4.141 r  result_OBUF[3]_inst_i_19/O
                         net (fo=1, routed)           0.000     4.141    result_OBUF[3]_inst_i_19_n_0
    SLICE_X1Y9           MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  result_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.436     4.794    result_OBUF[3]_inst_i_12_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I1_O)        0.299     5.093 r  result_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.747     5.841    result_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I5_O)        0.124     5.965 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.632    result_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         2.589    10.221 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.221    result[3]
    U18                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.618ns  (logic 4.143ns (43.079%)  route 5.475ns (56.921%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  b_IBUF[1]_inst/O
                         net (fo=35, routed)          2.475     3.409    b_IBUF[1]
    SLICE_X2Y10          LUT4 (Prop_lut4_I0_O)        0.153     3.562 r  result_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.692     4.255    result_OBUF[1]_inst_i_5_n_0
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.331     4.586 r  result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.640     5.226    result_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     5.350 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.017    result_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.618 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.618    result[1]
    V17                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.502ns  (logic 4.311ns (45.364%)  route 5.192ns (54.636%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  a_IBUF[3]_inst/O
                         net (fo=27, routed)          2.779     3.714    a_IBUF[3]
    SLICE_X0Y9           LUT6 (Prop_lut6_I0_O)        0.124     3.838 r  result_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.000     3.838    result_OBUF[0]_inst_i_8_n_0
    SLICE_X0Y9           MUXF7 (Prop_muxf7_I1_O)      0.217     4.055 r  result_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.436     4.492    result_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.299     4.791 r  result_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.280     5.070    result_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y9           LUT6 (Prop_lut6_I5_O)        0.124     5.194 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.697     6.891    result_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.502 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.502    result[0]
    W16                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.307ns (45.348%)  route 5.191ns (54.652%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  a_IBUF[2]_inst/O
                         net (fo=29, routed)          2.210     3.144    a_IBUF[2]
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.124     3.268 r  result_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.268    result_OBUF[2]_inst_i_7_n_0
    SLICE_X3Y10          MUXF7 (Prop_muxf7_I1_O)      0.217     3.485 r  result_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.688     4.172    result_OBUF[2]_inst_i_3_n_0
    SLICE_X3Y10          LUT5 (Prop_lut5_I0_O)        0.299     4.471 r  result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.613     5.084    result_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     5.208 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.681     6.889    result_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         2.609     9.499 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.499    result[2]
    V16                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.171ns  (logic 1.336ns (61.550%)  route 0.835ns (38.450%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  op_IBUF[1]_inst/O
                         net (fo=12, routed)          0.490     0.653    op_IBUF[1]
    SLICE_X0Y9           LUT6 (Prop_lut6_I2_O)        0.045     0.698 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.042    result_OBUF[0]
    W16                  OBUF (Prop_obuf_I_O)         1.129     2.171 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.171    result[0]
    W16                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.331ns (60.754%)  route 0.860ns (39.246%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  op_IBUF[0]_inst/O
                         net (fo=8, routed)           0.541     0.722    op_IBUF[0]
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.767 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.085    result_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.191 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.191    result[3]
    U18                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.343ns (59.676%)  route 0.907ns (40.324%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  op_IBUF[0]_inst/O
                         net (fo=8, routed)           0.589     0.769    op_IBUF[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.814 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.132    result_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.250 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.250    result[1]
    V17                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.344ns (59.547%)  route 0.913ns (40.453%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  op_IBUF[0]_inst/O
                         net (fo=8, routed)           0.556     0.736    op_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.781 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.138    result_OBUF[5]
    T18                  OBUF (Prop_obuf_I_O)         1.119     2.257 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.257    result[5]
    T18                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.351ns (59.855%)  route 0.906ns (40.145%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  op_IBUF[0]_inst/O
                         net (fo=8, routed)           0.589     0.769    op_IBUF[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.814 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.317     1.131    result_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         1.126     2.257 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.257    result[2]
    V16                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.407ns (59.688%)  route 0.951ns (40.312%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  op_IBUF[0]_inst/O
                         net (fo=8, routed)           0.556     0.736    op_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.048     0.784 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.179    result_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         1.179     2.358 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.358    result[4]
    U17                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.341ns (56.519%)  route 1.032ns (43.481%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  op_IBUF[0]_inst/O
                         net (fo=8, routed)           0.617     0.798    op_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.045     0.843 r  result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.257    result_OBUF[6]
    T17                  OBUF (Prop_obuf_I_O)         1.116     2.373 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.373    result[6]
    T17                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.406ns (57.590%)  route 1.036ns (42.410%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  op_IBUF[0]_inst/O
                         net (fo=8, routed)           0.617     0.798    op_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.043     0.841 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.418     1.259    result_OBUF[7]
    W19                  OBUF (Prop_obuf_I_O)         1.183     2.442 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.442    result[7]
    W19                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------





