set a(0-106) {LIBRARY mgc_ioport MODULE mgc_bsync_vld(5,0,1) AREA_SCORE 0.00 QUANTITY 1 NAME io_syncw(__start) TYPE {I/O_WRITE CHAN} DELAY {0.00 ns} PAR 0-105 XREFS 1227 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {} SUCCS {{65 1 0-107 {}} {130 0 0-124 {}}} CYCLES {}}
set a(0-107) {LIBRARY mgc_ioport MODULE mgc_in_wire(4,3) AREA_SCORE 0.00 QUANTITY 1 NAME nbLevels:io_read(nbLevels:rsc.d) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-105 XREFS 1228 LOC {2 0.0 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{774 0 0-997 {}} {65 1 0-106 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-160 {}} {258 0 0-166 {}} {256 0 0-997 {}}} CYCLES {}}
set a(0-108) {NAME asn(hi#7.sg3)#1 TYPE ASSIGN PAR 0-105 XREFS 1229 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-109) {NAME asn(hi#7.sg4)#1 TYPE ASSIGN PAR 0-105 XREFS 1230 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-110) {NAME asn(hi#7.sg2)#1 TYPE ASSIGN PAR 0-105 XREFS 1231 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-111) {NAME asn(hi#7.sg5)#1 TYPE ASSIGN PAR 0-105 XREFS 1232 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-112) {NAME asn(hi#7.sg1)#1 TYPE ASSIGN PAR 0-105 XREFS 1233 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-113) {NAME asn(hi#7.sg6)#1 TYPE ASSIGN PAR 0-105 XREFS 1234 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-114) {NAME asn(hi#7.sg7)#1 TYPE ASSIGN PAR 0-105 XREFS 1235 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-115) {NAME asn(wi#7.sg4)#1 TYPE ASSIGN PAR 0-105 XREFS 1236 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-116) {NAME asn(wi#7.sg3)#1 TYPE ASSIGN PAR 0-105 XREFS 1237 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-117) {NAME asn(wi#7.sg5)#1 TYPE ASSIGN PAR 0-105 XREFS 1238 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-118) {NAME asn(wi#7.sg2)#1 TYPE ASSIGN PAR 0-105 XREFS 1239 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-119) {NAME asn(wi#7.sg6)#1 TYPE ASSIGN PAR 0-105 XREFS 1240 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-120) {NAME asn(wi#7.sg1)#1 TYPE ASSIGN PAR 0-105 XREFS 1241 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-121) {NAME asn(wi#7.sg7)#1 TYPE ASSIGN PAR 0-105 XREFS 1242 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-122) {NAME asn(wi#7.sg8)#1 TYPE ASSIGN PAR 0-105 XREFS 1243 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-166 {}}} SUCCS {{130 0 0-124 {}} {258 0 0-166 {}}} CYCLES {}}
set a(0-123) {NAME copy_x:asn(image_copy:y) TYPE ASSIGN PAR 0-105 XREFS 1244 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{772 0 0-124 {}}} SUCCS {{259 0 0-124 {}}} CYCLES {}}
set a(0-125) {NAME copy_y:asn(image_copy:x) TYPE ASSIGN PAR 0-124 XREFS 1245 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 0 0.99999998800096} PREDS {{772 0 0-126 {}}} SUCCS {{259 0 0-126 {}}} CYCLES {}}
set a(0-127) {NAME copy_y:asn TYPE ASSIGN PAR 0-126 XREFS 1246 LOC {0 0.99999998800096 1 0.7764867650587953 1 0.7764867650587953 1 0.7764867650587953} PREDS {} SUCCS {{258 0 0-130 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-128) {NAME image_copy:x:asn TYPE ASSIGN PAR 0-126 XREFS 1247 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.7764867650587953} PREDS {{774 0 0-149 {}}} SUCCS {{259 0 0-129 {}} {130 0 0-148 {}} {256 0 0-149 {}}} CYCLES {}}
set a(0-129) {NAME image_copy:x:slc(image_copy:x)#4 TYPE READSLICE PAR 0-126 XREFS 1248 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.7764867650587953} PREDS {{259 0 0-128 {}}} SUCCS {{259 0 0-130 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-130) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME copy_y:acc#7 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-126 XREFS 1249 LOC {1 0.0 1 0.7764867650587953 1 0.7764867650587953 1 0.8229830153587713 1 0.8229830153587713} PREDS {{258 0 0-127 {}} {259 0 0-129 {}}} SUCCS {{258 0 0-133 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-131) {NAME copy_y:asn#1 TYPE ASSIGN PAR 0-126 XREFS 1250 LOC {0 0.99999998800096 1 0.8229830333573315 1 0.8229830333573315 1 0.8229830333573315} PREDS {} SUCCS {{259 0 0-132 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-132) {NAME copy_y:conc#3 TYPE CONCATENATE PAR 0-126 XREFS 1251 LOC {0 0.99999998800096 1 0.8229830333573315 1 0.8229830333573315 1 0.8229830333573315} PREDS {{259 0 0-131 {}}} SUCCS {{259 0 0-133 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-133) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME copy_y:acc#6 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-126 XREFS 1252 LOC {1 0.04649626829853612 1 0.8229830333573315 1 0.8229830333573315 1 0.8712791396688265 1 0.8712791396688265} PREDS {{258 0 0-130 {}} {259 0 0-132 {}}} SUCCS {{258 0 0-136 {}} {258 0 0-140 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-134) {NAME image_copy:x:asn#1 TYPE ASSIGN PAR 0-126 XREFS 1253 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.8712791576673866} PREDS {{774 0 0-149 {}}} SUCCS {{259 0 0-135 {}} {130 0 0-148 {}} {256 0 0-149 {}}} CYCLES {}}
set a(0-135) {NAME image_copy:x:slc(image_copy:x)#2 TYPE READSLICE PAR 0-126 XREFS 1254 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.8712791576673866} PREDS {{259 0 0-134 {}}} SUCCS {{259 0 0-136 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-136) {NAME copy_y:conc#1 TYPE CONCATENATE PAR 0-126 XREFS 1255 LOC {1 0.0947923926085913 1 0.8712791576673866 1 0.8712791576673866 1 0.8712791576673866} PREDS {{258 0 0-133 {}} {259 0 0-135 {}}} SUCCS {{259 0 0-137 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-137) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y:read_mem(Src:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-126 XREFS 1256 LOC {1 1.0 1 1.0 1 1.0 2 0.07379406647468202 2 0.07379406647468202} PREDS {{259 0 0-136 {}}} SUCCS {{258 0 0-141 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-138) {NAME image_copy:x:asn#2 TYPE ASSIGN PAR 0-126 XREFS 1257 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.8712791576673866} PREDS {{774 0 0-149 {}}} SUCCS {{259 0 0-139 {}} {130 0 0-148 {}} {256 0 0-149 {}}} CYCLES {}}
set a(0-139) {NAME image_copy:x:slc(image_copy:x)#1 TYPE READSLICE PAR 0-126 XREFS 1258 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.8712791576673866} PREDS {{259 0 0-138 {}}} SUCCS {{259 0 0-140 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-140) {NAME copy_y:conc TYPE CONCATENATE PAR 0-126 XREFS 1259 LOC {1 0.0947923926085913 2 0.8712791576673866 2 0.8712791576673866 2 0.8712791576673866} PREDS {{258 0 0-133 {}} {259 0 0-139 {}}} SUCCS {{259 0 0-141 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-141) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y:write_mem(Dst:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-126 XREFS 1260 LOC {2 1.0 2 1.0 2 1.0 3 0.0029997300215982726 3 0.0029997300215982726} PREDS {{774 0 0-141 {}} {258 0 0-137 {}} {259 0 0-140 {}}} SUCCS {{774 0 0-141 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-142) {NAME copy_y:asn#2 TYPE ASSIGN PAR 0-126 XREFS 1261 LOC {0 0.99999998800096 1 0.9097072114230862 1 0.9097072114230862 3 0.9097072114230862} PREDS {{774 0 0-149 {}}} SUCCS {{259 0 0-143 {}} {130 0 0-148 {}} {256 0 0-149 {}}} CYCLES {}}
set a(0-143) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 1 NAME copy_y:acc#5 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-126 XREFS 1262 LOC {1 0.0 1 0.9097072114230862 1 0.9097072114230862 1 0.9571033897288217 3 0.9571033897288217} PREDS {{259 0 0-142 {}}} SUCCS {{259 0 0-144 {}} {130 0 0-148 {}} {258 0 0-149 {}}} CYCLES {}}
set a(0-144) {NAME image_copy:x:slc(image_copy:x)#3 TYPE READSLICE PAR 0-126 XREFS 1263 LOC {1 0.047396208303335734 1 0.9571034197264219 1 0.9571034197264219 3 0.9571034197264219} PREDS {{259 0 0-143 {}}} SUCCS {{259 0 0-145 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-145) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,3,0,4) AREA_SCORE 4.00 QUANTITY 1 NAME copy_y:acc TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-126 XREFS 1264 LOC {1 0.047396208303335734 1 0.9571034197264219 1 0.9571034197264219 1 0.9999999580033597 3 0.9999999580033597} PREDS {{259 0 0-144 {}}} SUCCS {{259 0 0-146 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-146) {NAME copy_y:slc TYPE READSLICE PAR 0-126 XREFS 1265 LOC {1 0.09029277657787377 1 0.99999998800096 1 0.99999998800096 3 0.99999998800096} PREDS {{259 0 0-145 {}}} SUCCS {{259 0 0-147 {}} {130 0 0-148 {}}} CYCLES {}}
set a(0-147) {NAME copy_y:not TYPE NOT PAR 0-126 XREFS 1266 LOC {1 0.09029277657787377 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{259 0 0-146 {}}} SUCCS {{259 0 0-148 {}}} CYCLES {}}
set a(0-148) {NAME break(copy_y) TYPE TERMINATE PAR 0-126 XREFS 1267 LOC {3 0.002999760019198464 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{130 0 0-127 {}} {130 0 0-128 {}} {130 0 0-129 {}} {130 0 0-130 {}} {130 0 0-131 {}} {130 0 0-132 {}} {130 0 0-133 {}} {130 0 0-134 {}} {130 0 0-135 {}} {130 0 0-136 {}} {130 0 0-137 {}} {130 0 0-138 {}} {130 0 0-139 {}} {130 0 0-140 {}} {130 0 0-141 {}} {130 0 0-142 {}} {130 0 0-143 {}} {130 0 0-144 {}} {130 0 0-145 {}} {130 0 0-146 {}} {259 0 0-147 {}}} SUCCS {{129 0 0-149 {}}} CYCLES {}}
set a(0-149) {NAME copy_y:asn(image_copy:x#1.sva) TYPE ASSIGN PAR 0-126 XREFS 1268 LOC {3 0.0 3 0.0 3 0.0 3 0.99999998800096} PREDS {{772 0 0-149 {}} {256 0 0-128 {}} {256 0 0-134 {}} {256 0 0-138 {}} {256 0 0-142 {}} {258 0 0-143 {}} {129 0 0-148 {}}} SUCCS {{774 0 0-128 {}} {774 0 0-134 {}} {774 0 0-138 {}} {774 0 0-142 {}} {772 0 0-149 {}}} CYCLES {}}
set a(0-126) {CHI {0-127 0-128 0-129 0-130 0-131 0-132 0-133 0-134 0-135 0-136 0-137 0-138 0-139 0-140 0-141 0-142 0-143 0-144 0-145 0-146 0-147 0-148 0-149} ITERATIONS 320 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 230400 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 960 TOTAL_CYCLES_IN 230400 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 230400 NAME copy_y TYPE LOOP DELAY {9600809.67 ns} PAR 0-124 XREFS 1269 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-158 {}} {259 0 0-125 {}}} SUCCS {{772 0 0-125 {}} {131 0 0-150 {}} {130 0 0-151 {}} {130 0 0-152 {}} {130 0 0-153 {}} {130 0 0-154 {}} {130 0 0-155 {}} {130 0 0-156 {}} {130 0 0-157 {}} {256 0 0-158 {}}} CYCLES {}}
set a(0-150) {NAME copy_x:asn TYPE ASSIGN PAR 0-124 XREFS 1270 LOC {0 0.99999998800096 1 0.9097072354211663 1 0.9097072354211663 1 0.9097072354211663} PREDS {{774 0 0-158 {}} {131 0 0-126 {}}} SUCCS {{259 0 0-151 {}} {130 0 0-157 {}} {256 0 0-158 {}}} CYCLES {}}
set a(0-151) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-124 XREFS 1271 LOC {1 0.0 1 0.9097072354211663 1 0.9097072354211663 1 0.9562034857211422 1 0.9562034857211422} PREDS {{130 0 0-126 {}} {259 0 0-150 {}}} SUCCS {{259 0 0-152 {}} {130 0 0-157 {}} {258 0 0-158 {}}} CYCLES {}}
set a(0-152) {NAME image_copy:y:slc(image_copy:y)#1 TYPE READSLICE PAR 0-124 XREFS 1272 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.9562035037197024} PREDS {{130 0 0-126 {}} {259 0 0-151 {}}} SUCCS {{259 0 0-153 {}} {130 0 0-157 {}}} CYCLES {}}
set a(0-153) {NAME copy_x:conc TYPE CONCATENATE PAR 0-124 XREFS 1273 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.9562035037197024} PREDS {{130 0 0-126 {}} {259 0 0-152 {}}} SUCCS {{259 0 0-154 {}} {130 0 0-157 {}}} CYCLES {}}
set a(0-154) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(5,0,5,0,5) AREA_SCORE 5.00 QUANTITY 1 NAME copy_x:acc TYPE ACCU DELAY {1.46 ns} LIBRARY_DELAY {1.46 ns} PAR 0-124 XREFS 1274 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.9999999700023998 1 0.9999999700023998} PREDS {{130 0 0-126 {}} {259 0 0-153 {}}} SUCCS {{259 0 0-155 {}} {130 0 0-157 {}}} CYCLES {}}
set a(0-155) {NAME copy_x:slc TYPE READSLICE PAR 0-124 XREFS 1275 LOC {1 0.09029275257979362 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{130 0 0-126 {}} {259 0 0-154 {}}} SUCCS {{259 0 0-156 {}} {130 0 0-157 {}}} CYCLES {}}
set a(0-156) {NAME copy_x:not TYPE NOT PAR 0-124 XREFS 1276 LOC {1 0.09029275257979362 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{130 0 0-126 {}} {259 0 0-155 {}}} SUCCS {{259 0 0-157 {}}} CYCLES {}}
set a(0-157) {NAME break(copy_x) TYPE TERMINATE PAR 0-124 XREFS 1277 LOC {1 0.09029275257979362 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{130 0 0-150 {}} {130 0 0-151 {}} {130 0 0-152 {}} {130 0 0-153 {}} {130 0 0-154 {}} {130 0 0-155 {}} {130 0 0-126 {}} {259 0 0-156 {}}} SUCCS {{129 0 0-158 {}}} CYCLES {}}
set a(0-158) {NAME copy_x:asn(image_copy:y#1.sva) TYPE ASSIGN PAR 0-124 XREFS 1278 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.99999998800096} PREDS {{772 0 0-158 {}} {256 0 0-126 {}} {256 0 0-150 {}} {258 0 0-151 {}} {129 0 0-157 {}}} SUCCS {{774 0 0-126 {}} {774 0 0-150 {}} {772 0 0-158 {}}} CYCLES {}}
set a(0-124) {CHI {0-125 0-126 0-150 0-151 0-152 0-153 0-154 0-155 0-156 0-157 0-158} ITERATIONS 240 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 230640 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 240 TOTAL_CYCLES_IN 240 TOTAL_CYCLES_UNDER 230400 TOTAL_CYCLES 230640 NAME copy_x TYPE LOOP DELAY {9610810.47 ns} PAR 0-105 XREFS 1279 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-106 {}} {130 0 0-107 {}} {130 0 0-108 {}} {130 0 0-109 {}} {130 0 0-110 {}} {130 0 0-111 {}} {130 0 0-112 {}} {130 0 0-113 {}} {130 0 0-114 {}} {130 0 0-115 {}} {130 0 0-116 {}} {130 0 0-117 {}} {130 0 0-118 {}} {130 0 0-119 {}} {130 0 0-120 {}} {130 0 0-121 {}} {130 0 0-122 {}} {259 0 0-123 {}}} SUCCS {{772 0 0-123 {}} {131 0 0-159 {}} {130 0 0-160 {}} {130 0 0-161 {}} {130 0 0-162 {}} {130 0 0-163 {}} {130 0 0-164 {}} {130 0 0-165 {}} {130 0 0-166 {}} {256 0 0-998 {}} {256 0 0-999 {}}} CYCLES {}}
set a(0-159) {NAME levels:asn(i#1.sg1) TYPE ASSIGN PAR 0-105 XREFS 1280 LOC {2 0.99999998800096 2 0.99999998800096 2 0.99999998800096 3 0.99999998800096} PREDS {{772 0 0-166 {}} {131 0 0-124 {}}} SUCCS {{258 0 0-166 {}}} CYCLES {}}
set a(0-160) {NAME levels:not#3 TYPE NOT PAR 0-105 XREFS 1281 LOC {2 0.99999998800096 3 0.9571034197264219 3 0.9571034197264219 3 0.9571034197264219} PREDS {{130 0 0-124 {}} {258 0 0-107 {}}} SUCCS {{259 0 0-161 {}} {130 0 0-166 {}}} CYCLES {}}
set a(0-161) {NAME levels:conc#12 TYPE CONCATENATE PAR 0-105 XREFS 1282 LOC {2 0.99999998800096 3 0.9571034197264219 3 0.9571034197264219 3 0.9571034197264219} PREDS {{130 0 0-124 {}} {259 0 0-160 {}}} SUCCS {{259 0 0-162 {}} {130 0 0-166 {}}} CYCLES {}}
set a(0-162) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME levels:acc#6 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-105 XREFS 1283 LOC {3 0.0 3 0.9571034197264219 3 0.9571034197264219 3 0.9999999580033597 3 0.9999999580033597} PREDS {{130 0 0-124 {}} {259 0 0-161 {}}} SUCCS {{259 0 0-163 {}} {130 0 0-166 {}}} CYCLES {}}
set a(0-163) {NAME levels:slc#3 TYPE READSLICE PAR 0-105 XREFS 1284 LOC {3 0.042896568274538034 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{130 0 0-124 {}} {259 0 0-162 {}}} SUCCS {{259 0 0-164 {}} {130 0 0-166 {}}} CYCLES {}}
set a(0-164) {NAME levels:not#2 TYPE NOT PAR 0-105 XREFS 1285 LOC {3 0.042896568274538034 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{130 0 0-124 {}} {259 0 0-163 {}}} SUCCS {{259 0 0-165 {}} {130 0 0-166 {}}} CYCLES {}}
set a(0-165) {NAME levels:asn TYPE ASSIGN PAR 0-105 XREFS 1286 LOC {3 0.042896568274538034 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{130 0 0-124 {}} {772 0 0-166 {}} {259 0 0-164 {}}} SUCCS {{259 0 0-166 {}}} CYCLES {}}
set a(0-167) {NAME levels:asn#1 TYPE ASSIGN PAR 0-166 XREFS 1287 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{774 0 0-959 {}}} SUCCS {{259 0 0-168 {}} {256 0 0-959 {}}} CYCLES {}}
set a(0-168) {NAME break(levels) TYPE TERMINATE PAR 0-166 XREFS 1288 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-167 {}}} SUCCS {{129 0 0-169 {}} {128 0 0-188 {}} {64 0 0-189 {}}} CYCLES {}}
set a(0-169) {NAME passe_x:asn(Trans_Ond:y) TYPE ASSIGN PAR 0-166 XREFS 1289 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{772 0 0-189 {}} {129 0 0-168 {}}} SUCCS {{258 0 0-189 {}}} CYCLES {}}
set a(0-170) {NAME hi:asn TYPE ASSIGN PAR 0-166 XREFS 1290 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{774 0 0-937 {}}} SUCCS {{259 0 0-171 {}} {130 0 0-189 {}} {256 0 0-937 {}}} CYCLES {}}
set a(0-171) {NAME hi:not#22 TYPE NOT PAR 0-166 XREFS 1291 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-170 {}}} SUCCS {{258 0 0-184 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-172) {NAME hi:asn#72 TYPE ASSIGN PAR 0-166 XREFS 1292 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{774 0 0-938 {}}} SUCCS {{259 0 0-173 {}} {130 0 0-189 {}} {256 0 0-938 {}}} CYCLES {}}
set a(0-173) {NAME hi:not#23 TYPE NOT PAR 0-166 XREFS 1293 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-172 {}}} SUCCS {{258 0 0-184 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-174) {NAME hi:asn#73 TYPE ASSIGN PAR 0-166 XREFS 1294 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{774 0 0-939 {}}} SUCCS {{259 0 0-175 {}} {130 0 0-189 {}} {256 0 0-939 {}}} CYCLES {}}
set a(0-175) {NAME hi:not#24 TYPE NOT PAR 0-166 XREFS 1295 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-174 {}}} SUCCS {{258 0 0-184 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-176) {NAME hi:asn#74 TYPE ASSIGN PAR 0-166 XREFS 1296 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{774 0 0-940 {}}} SUCCS {{259 0 0-177 {}} {130 0 0-189 {}} {256 0 0-940 {}}} CYCLES {}}
set a(0-177) {NAME hi:not#25 TYPE NOT PAR 0-166 XREFS 1297 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-176 {}}} SUCCS {{258 0 0-184 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-178) {NAME hi:asn#75 TYPE ASSIGN PAR 0-166 XREFS 1298 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{774 0 0-941 {}}} SUCCS {{259 0 0-179 {}} {130 0 0-189 {}} {256 0 0-941 {}}} CYCLES {}}
set a(0-179) {NAME hi:not#26 TYPE NOT PAR 0-166 XREFS 1299 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-178 {}}} SUCCS {{258 0 0-184 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-180) {NAME hi:asn#76 TYPE ASSIGN PAR 0-166 XREFS 1300 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{774 0 0-942 {}}} SUCCS {{259 0 0-181 {}} {130 0 0-189 {}} {256 0 0-942 {}}} CYCLES {}}
set a(0-181) {NAME hi:not#27 TYPE NOT PAR 0-166 XREFS 1301 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-180 {}}} SUCCS {{258 0 0-184 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-182) {NAME hi:asn#77 TYPE ASSIGN PAR 0-166 XREFS 1302 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{774 0 0-943 {}}} SUCCS {{259 0 0-183 {}} {130 0 0-189 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-183) {NAME hi:not#28 TYPE NOT PAR 0-166 XREFS 1303 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-182 {}}} SUCCS {{259 0 0-184 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-184) {NAME passe_x:conc#1 TYPE CONCATENATE PAR 0-166 XREFS 1304 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{258 0 0-181 {}} {258 0 0-179 {}} {258 0 0-177 {}} {258 0 0-175 {}} {258 0 0-173 {}} {258 0 0-171 {}} {259 0 0-183 {}}} SUCCS {{259 0 0-185 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-185) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME passe_x:acc#3 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-166 XREFS 1305 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9999999700023997 1 0.9999999700023997} PREDS {{259 0 0-184 {}}} SUCCS {{259 0 0-186 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-186) {NAME passe_x:slc#1 TYPE READSLICE PAR 0-166 XREFS 1306 LOC {1 0.04649626829853612 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-185 {}}} SUCCS {{259 0 0-187 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-187) {NAME passe_x:not#4 TYPE NOT PAR 0-166 XREFS 1307 LOC {1 0.04649626829853612 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-186 {}}} SUCCS {{259 0 0-188 {}} {130 0 0-189 {}}} CYCLES {}}
set a(0-188) {NAME passe_x:asn TYPE ASSIGN PAR 0-166 XREFS 1308 LOC {1 0.04649626829853612 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{128 0 0-168 {}} {772 0 0-189 {}} {259 0 0-187 {}}} SUCCS {{259 0 0-189 {}}} CYCLES {}}
set a(0-190) {NAME passe_x:asn#1 TYPE ASSIGN PAR 0-189 XREFS 1309 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{774 0 0-474 {}}} SUCCS {{259 0 0-191 {}} {256 0 0-474 {}}} CYCLES {}}
set a(0-191) {NAME break(passe_x) TYPE TERMINATE PAR 0-189 XREFS 1310 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-190 {}}} SUCCS {{129 0 0-192 {}} {128 0 0-213 {}} {64 0 0-214 {}}} CYCLES {}}
set a(0-192) {NAME passe_y:asn(Trans_Ond:x) TYPE ASSIGN PAR 0-189 XREFS 1311 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{772 0 0-214 {}} {129 0 0-191 {}}} SUCCS {{258 0 0-214 {}}} CYCLES {}}
set a(0-193) {NAME wi:asn TYPE ASSIGN PAR 0-189 XREFS 1312 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-194 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-194) {NAME wi:not#25 TYPE NOT PAR 0-189 XREFS 1313 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-193 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-195) {NAME wi:asn#72 TYPE ASSIGN PAR 0-189 XREFS 1314 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-196 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-196) {NAME wi:not#26 TYPE NOT PAR 0-189 XREFS 1315 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-195 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-197) {NAME wi:asn#73 TYPE ASSIGN PAR 0-189 XREFS 1316 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-198 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-198) {NAME wi:not#27 TYPE NOT PAR 0-189 XREFS 1317 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-197 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-199) {NAME wi:asn#74 TYPE ASSIGN PAR 0-189 XREFS 1318 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-200 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-200) {NAME wi:not#28 TYPE NOT PAR 0-189 XREFS 1319 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-199 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-201) {NAME wi:asn#75 TYPE ASSIGN PAR 0-189 XREFS 1320 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-202 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-202) {NAME wi:not#29 TYPE NOT PAR 0-189 XREFS 1321 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-201 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-203) {NAME wi:asn#76 TYPE ASSIGN PAR 0-189 XREFS 1322 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-204 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-204) {NAME wi:not#30 TYPE NOT PAR 0-189 XREFS 1323 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-203 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-205) {NAME wi:asn#77 TYPE ASSIGN PAR 0-189 XREFS 1324 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-206 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-206) {NAME wi:not#31 TYPE NOT PAR 0-189 XREFS 1325 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-205 {}}} SUCCS {{258 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-207) {NAME wi:asn#78 TYPE ASSIGN PAR 0-189 XREFS 1326 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-208 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-208) {NAME wi:not#32 TYPE NOT PAR 0-189 XREFS 1327 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-207 {}}} SUCCS {{259 0 0-209 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-209) {NAME passe_y:conc#41 TYPE CONCATENATE PAR 0-189 XREFS 1328 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{258 0 0-206 {}} {258 0 0-204 {}} {258 0 0-202 {}} {258 0 0-200 {}} {258 0 0-198 {}} {258 0 0-196 {}} {258 0 0-194 {}} {259 0 0-208 {}}} SUCCS {{259 0 0-210 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-210) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 1 NAME passe_y:acc#42 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-189 XREFS 1329 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9999999580033597 1 0.9999999580033597} PREDS {{259 0 0-209 {}}} SUCCS {{259 0 0-211 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-211) {NAME passe_y:slc#20 TYPE READSLICE PAR 0-189 XREFS 1330 LOC {1 0.047396208303335734 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-210 {}}} SUCCS {{259 0 0-212 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-212) {NAME passe_y:not#4 TYPE NOT PAR 0-189 XREFS 1331 LOC {1 0.047396208303335734 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-211 {}}} SUCCS {{259 0 0-213 {}} {130 0 0-214 {}}} CYCLES {}}
set a(0-213) {NAME passe_y:asn TYPE ASSIGN PAR 0-189 XREFS 1332 LOC {1 0.047396208303335734 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{128 0 0-191 {}} {772 0 0-214 {}} {259 0 0-212 {}}} SUCCS {{259 0 0-214 {}}} CYCLES {}}
set a(0-215) {NAME sub#5:asn(sub:sub:return#5.sva#1) TYPE ASSIGN PAR 0-214 XREFS 1333 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 8 0.8664795416366691} PREDS {} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-216) {NAME sub#5:asn(sub:sub:return#5.sva) TYPE ASSIGN PAR 0-214 XREFS 1334 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 8 0.8664795416366691} PREDS {} SUCCS {{258 0 0-410 {}}} CYCLES {}}
set a(0-217) {NAME sub#4:asn(sub:sub:return#4.sva#1) TYPE ASSIGN PAR 0-214 XREFS 1335 LOC {0 0.99999998800096 5 0.8947084233261339 5 0.8947084233261339 8 0.7659875929925606} PREDS {} SUCCS {{258 0 0-392 {}}} CYCLES {}}
set a(0-218) {NAME sub#4:asn(sub:sub:return#4.sva) TYPE ASSIGN PAR 0-214 XREFS 1336 LOC {0 0.99999998800096 5 0.8947084233261339 5 0.8947084233261339 8 0.7659875929925606} PREDS {} SUCCS {{258 0 0-392 {}}} CYCLES {}}
set a(0-219) {NAME sub#3:asn(sub:sub:return#3.sva#1) TYPE ASSIGN PAR 0-214 XREFS 1337 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 8 0.7659875929925606} PREDS {} SUCCS {{258 0 0-380 {}}} CYCLES {}}
set a(0-220) {NAME sub#3:asn(sub:sub:return#3.sva) TYPE ASSIGN PAR 0-214 XREFS 1338 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 8 0.7659875929925606} PREDS {} SUCCS {{258 0 0-380 {}}} CYCLES {}}
set a(0-221) {NAME sub#2:asn(sub:sub:return#2.sva#1) TYPE ASSIGN PAR 0-214 XREFS 1339 LOC {0 0.99999998800096 5 0.9487041036717062 5 0.9487041036717062 7 0.8199832733381329} PREDS {} SUCCS {{258 0 0-362 {}}} CYCLES {}}
set a(0-222) {NAME sub#2:asn(sub:sub:return#2.sva) TYPE ASSIGN PAR 0-214 XREFS 1340 LOC {0 0.99999998800096 5 0.9487041036717062 5 0.9487041036717062 7 0.8199832733381329} PREDS {} SUCCS {{258 0 0-362 {}}} CYCLES {}}
set a(0-223) {NAME sub#1:asn(sub:sub:return#1.sva#1) TYPE ASSIGN PAR 0-214 XREFS 1341 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 7 0.8199832733381329} PREDS {} SUCCS {{258 0 0-361 {}}} CYCLES {}}
set a(0-224) {NAME sub#1:asn(sub:sub:return#1.sva) TYPE ASSIGN PAR 0-214 XREFS 1342 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 7 0.8199832733381329} PREDS {} SUCCS {{258 0 0-361 {}}} CYCLES {}}
set a(0-225) {NAME sub:asn(sub:sub:return.sva#1) TYPE ASSIGN PAR 0-214 XREFS 1343 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 6 0.8664795416366691} PREDS {} SUCCS {{258 0 0-312 {}}} CYCLES {}}
set a(0-226) {NAME sub:asn(sub:sub:return.sva) TYPE ASSIGN PAR 0-214 XREFS 1344 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 6 0.8664795416366691} PREDS {} SUCCS {{258 0 0-312 {}}} CYCLES {}}
set a(0-227) {NAME passe_y:asn#1 TYPE ASSIGN PAR 0-214 XREFS 1345 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.99999998800096} PREDS {{774 0 0-450 {}}} SUCCS {{259 0 0-228 {}} {256 0 0-450 {}}} CYCLES {}}
set a(0-228) {NAME break(passe_y) TYPE TERMINATE PAR 0-214 XREFS 1346 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.99999998800096} PREDS {{259 0 0-227 {}}} SUCCS {{128 0 0-294 {}} {128 0 0-326 {}} {128 0 0-368 {}} {128 0 0-424 {}} {128 0 0-427 {}} {128 0 0-450 {}}} CYCLES {}}
set a(0-229) {NAME passe_y:asn#2 TYPE ASSIGN PAR 0-214 XREFS 1347 LOC {0 0.99999998800096 1 0.7782865970722342 1 0.7782865970722342 4 0.7782865970722342} PREDS {} SUCCS {{258 0 0-232 {}}} CYCLES {}}
set a(0-230) {NAME Trans_Ond:x:asn TYPE ASSIGN PAR 0-214 XREFS 1348 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.7782865970722342} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-231 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-231) {NAME Trans_Ond:x:slc(Trans_Ond:x)#9 TYPE READSLICE PAR 0-214 XREFS 1349 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.7782865970722342} PREDS {{259 0 0-230 {}}} SUCCS {{259 0 0-232 {}}} CYCLES {}}
set a(0-232) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,0,8) AREA_SCORE 7.00 QUANTITY 2 NAME passe_y:acc#43 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-214 XREFS 1350 LOC {1 0.0 1 0.7782865970722342 1 0.7782865970722342 1 0.8238829193664507 4 0.8238829193664507} PREDS {{258 0 0-229 {}} {259 0 0-231 {}}} SUCCS {{258 0 0-235 {}}} CYCLES {}}
set a(0-233) {NAME Trans_Ond:y:asn TYPE ASSIGN PAR 0-214 XREFS 1351 LOC {0 0.99999998800096 1 0.8238829493640509 1 0.8238829493640509 4 0.8238829493640509} PREDS {} SUCCS {{259 0 0-234 {}}} CYCLES {}}
set a(0-234) {NAME Trans_Ond:y:conc TYPE CONCATENATE PAR 0-214 XREFS 1352 LOC {0 0.99999998800096 1 0.8238829493640509 1 0.8238829493640509 4 0.8238829493640509} PREDS {{259 0 0-233 {}}} SUCCS {{259 0 0-235 {}}} CYCLES {}}
set a(0-235) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1353 LOC {1 0.045596352291816654 1 0.8238829493640509 1 0.8238829493640509 1 0.8712791276697864 4 0.8712791276697864} PREDS {{258 0 0-232 {}} {259 0 0-234 {}}} SUCCS {{258 0 0-271 {}} {258 0 0-275 {}} {258 0 0-293 {}} {258 0 0-315 {}}} CYCLES {}}
set a(0-236) {NAME Trans_Ond:y:asn#1 TYPE ASSIGN PAR 0-214 XREFS 1354 LOC {0 0.99999998800096 1 0.9052075953923686 1 0.9052075953923686 4 0.7764867650587953} PREDS {} SUCCS {{259 0 0-237 {}}} CYCLES {}}
set a(0-237) {NAME Trans_Ond:y:conc#5 TYPE CONCATENATE PAR 0-214 XREFS 1355 LOC {0 0.99999998800096 1 0.9052075953923686 1 0.9052075953923686 4 0.7764867650587953} PREDS {{259 0 0-236 {}}} SUCCS {{258 0 0-240 {}}} CYCLES {}}
set a(0-238) {NAME Trans_Ond:x:asn#1 TYPE ASSIGN PAR 0-214 XREFS 1356 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.7764867650587953} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-239 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-239) {NAME Trans_Ond:x:slc(Trans_Ond:x)#11 TYPE READSLICE PAR 0-214 XREFS 1357 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.7764867650587953} PREDS {{259 0 0-238 {}}} SUCCS {{259 0 0-240 {}}} CYCLES {}}
set a(0-240) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME passe_y:acc#44 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-214 XREFS 1358 LOC {1 0.0 1 0.9052075953923686 1 0.9052075953923686 1 0.9517038456923446 4 0.8229830153587713} PREDS {{258 0 0-237 {}} {259 0 0-239 {}}} SUCCS {{258 0 0-243 {}}} CYCLES {}}
set a(0-241) {NAME Trans_Ond:y:asn#2 TYPE ASSIGN PAR 0-214 XREFS 1359 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 4 0.8229830333573315} PREDS {} SUCCS {{259 0 0-242 {}}} CYCLES {}}
set a(0-242) {NAME Trans_Ond:y:conc#6 TYPE CONCATENATE PAR 0-214 XREFS 1360 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 4 0.8229830333573315} PREDS {{259 0 0-241 {}}} SUCCS {{259 0 0-243 {}}} CYCLES {}}
set a(0-243) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME passe_y:acc#3 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-214 XREFS 1361 LOC {1 0.04649626829853612 1 0.9517038636909048 1 0.9517038636909048 1 0.9999999700023998 4 0.8712791396688265} PREDS {{258 0 0-240 {}} {259 0 0-242 {}}} SUCCS {{258 0 0-281 {}} {258 0 0-285 {}}} CYCLES {}}
set a(0-244) {NAME Trans_Ond:y:asn#3 TYPE ASSIGN PAR 0-214 XREFS 1362 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{259 0 0-245 {}}} CYCLES {}}
set a(0-245) {NAME Trans_Ond:y:conc#3 TYPE CONCATENATE PAR 0-214 XREFS 1363 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {{259 0 0-244 {}}} SUCCS {{258 0 0-254 {}}} CYCLES {}}
set a(0-246) {NAME passe_y:asn#3 TYPE ASSIGN PAR 0-214 XREFS 1364 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{258 0 0-253 {}}} CYCLES {}}
set a(0-247) {NAME passe_y:asn#4 TYPE ASSIGN PAR 0-214 XREFS 1365 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{258 0 0-253 {}}} CYCLES {}}
set a(0-248) {NAME passe_y:asn#5 TYPE ASSIGN PAR 0-214 XREFS 1366 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{258 0 0-253 {}}} CYCLES {}}
set a(0-249) {NAME passe_y:asn#6 TYPE ASSIGN PAR 0-214 XREFS 1367 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{258 0 0-253 {}}} CYCLES {}}
set a(0-250) {NAME passe_y:asn#7 TYPE ASSIGN PAR 0-214 XREFS 1368 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{258 0 0-253 {}}} CYCLES {}}
set a(0-251) {NAME passe_y:asn#8 TYPE ASSIGN PAR 0-214 XREFS 1369 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{258 0 0-253 {}}} CYCLES {}}
set a(0-252) {NAME passe_y:asn#9 TYPE ASSIGN PAR 0-214 XREFS 1370 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {} SUCCS {{259 0 0-253 {}}} CYCLES {}}
set a(0-253) {NAME passe_y:conc#34 TYPE CONCATENATE PAR 0-214 XREFS 1371 LOC {0 0.99999998800096 1 0.849712035037197 1 0.849712035037197 7 0.7755868250539957} PREDS {{258 0 0-251 {}} {258 0 0-250 {}} {258 0 0-249 {}} {258 0 0-248 {}} {258 0 0-247 {}} {258 0 0-246 {}} {259 0 0-252 {}}} SUCCS {{259 0 0-254 {}}} CYCLES {}}
set a(0-254) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME passe_y:acc#47 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1372 LOC {1 0.0 1 0.849712035037197 1 0.849712035037197 1 0.8971082133429326 7 0.8229830033597312} PREDS {{258 0 0-245 {}} {259 0 0-253 {}}} SUCCS {{258 0 0-268 {}}} CYCLES {}}
set a(0-255) {NAME hi:asn#78 TYPE ASSIGN PAR 0-214 XREFS 1373 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {} SUCCS {{258 0 0-262 {}}} CYCLES {}}
set a(0-256) {NAME hi:asn#79 TYPE ASSIGN PAR 0-214 XREFS 1374 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {} SUCCS {{258 0 0-262 {}}} CYCLES {}}
set a(0-257) {NAME hi:asn#80 TYPE ASSIGN PAR 0-214 XREFS 1375 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {} SUCCS {{258 0 0-262 {}}} CYCLES {}}
set a(0-258) {NAME hi:asn#81 TYPE ASSIGN PAR 0-214 XREFS 1376 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {} SUCCS {{258 0 0-262 {}}} CYCLES {}}
set a(0-259) {NAME hi:asn#82 TYPE ASSIGN PAR 0-214 XREFS 1377 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {} SUCCS {{258 0 0-262 {}}} CYCLES {}}
set a(0-260) {NAME hi:asn#83 TYPE ASSIGN PAR 0-214 XREFS 1378 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {} SUCCS {{258 0 0-262 {}}} CYCLES {}}
set a(0-261) {NAME hi:asn#84 TYPE ASSIGN PAR 0-214 XREFS 1379 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {} SUCCS {{259 0 0-262 {}}} CYCLES {}}
set a(0-262) {NAME hi:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1380 LOC {0 0.99999998800096 1 0.8050156227501799 1 0.8050156227501799 7 0.7308904127669786} PREDS {{258 0 0-260 {}} {258 0 0-259 {}} {258 0 0-258 {}} {258 0 0-257 {}} {258 0 0-256 {}} {258 0 0-255 {}} {259 0 0-261 {}}} SUCCS {{258 0 0-265 {}}} CYCLES {}}
set a(0-263) {NAME Trans_Ond:x:asn#2 TYPE ASSIGN PAR 0-214 XREFS 1381 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.7308904127669786} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-264 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-264) {NAME Trans_Ond:x:slc(Trans_Ond:x)#10 TYPE READSLICE PAR 0-214 XREFS 1382 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.7308904127669786} PREDS {{259 0 0-263 {}}} SUCCS {{259 0 0-265 {}}} CYCLES {}}
set a(0-265) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,0,8) AREA_SCORE 7.00 QUANTITY 2 NAME passe_y:acc#45 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-214 XREFS 1383 LOC {1 0.0 1 0.8050156227501799 1 0.8050156227501799 1 0.8506119450443964 7 0.7764867350611951} PREDS {{258 0 0-262 {}} {259 0 0-264 {}}} SUCCS {{258 0 0-267 {}}} CYCLES {}}
set a(0-266) {NAME passe_y:asn#10 TYPE ASSIGN PAR 0-214 XREFS 1384 LOC {0 0.99999998800096 1 0.8506119750419967 1 0.8506119750419967 7 0.7764867650587953} PREDS {} SUCCS {{259 0 0-267 {}}} CYCLES {}}
set a(0-267) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME passe_y:acc#46 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-214 XREFS 1385 LOC {1 0.045596352291816654 1 0.8506119750419967 1 0.8506119750419967 1 0.8971082253419727 7 0.8229830153587713} PREDS {{258 0 0-265 {}} {259 0 0-266 {}}} SUCCS {{259 0 0-268 {}}} CYCLES {}}
set a(0-268) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME passe_y:acc#10 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-214 XREFS 1386 LOC {1 0.09209262059035278 1 0.8971082433405327 1 0.8971082433405327 1 0.9454043496520278 7 0.8712791396688265} PREDS {{258 0 0-254 {}} {259 0 0-267 {}}} SUCCS {{258 0 0-367 {}} {258 0 0-413 {}}} CYCLES {}}
set a(0-269) {NAME Trans_Ond:x:asn#3 TYPE ASSIGN PAR 0-214 XREFS 1387 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-270 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-270) {NAME Trans_Ond:x:slc(Trans_Ond:x)#5 TYPE READSLICE PAR 0-214 XREFS 1388 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{259 0 0-269 {}}} SUCCS {{259 0 0-271 {}}} CYCLES {}}
set a(0-271) {NAME passe_y:conc#37 TYPE CONCATENATE PAR 0-214 XREFS 1389 LOC {1 0.09299256059515239 1 0.8712791576673866 1 0.8712791576673866 4 0.8712791576673866} PREDS {{258 0 0-235 {}} {259 0 0-270 {}}} SUCCS {{259 0 0-272 {}}} CYCLES {}}
set a(0-272) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-214 XREFS 1390 LOC {1 1.0 1 1.0 1 1.0 2 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-271 {}}} SUCCS {{258 0 0-277 {}} {258 0 0-328 {}} {258 0 0-334 {}} {258 0 0-340 {}} {258 0 0-370 {}} {258 0 0-376 {}}} CYCLES {}}
set a(0-273) {NAME passe_y:asn#11 TYPE ASSIGN PAR 0-214 XREFS 1391 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-274 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-274) {NAME passe_y:slc(Trans_Ond:x#1) TYPE READSLICE PAR 0-214 XREFS 1392 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{259 0 0-273 {}}} SUCCS {{259 0 0-275 {}}} CYCLES {}}
set a(0-275) {NAME passe_y:conc#38 TYPE CONCATENATE PAR 0-214 XREFS 1393 LOC {1 0.09299256059515239 2 0.8712791576673866 2 0.8712791576673866 4 0.8712791576673866} PREDS {{258 0 0-235 {}} {259 0 0-274 {}}} SUCCS {{259 0 0-276 {}}} CYCLES {}}
set a(0-276) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-214 XREFS 1394 LOC {1 1.0 2 1.0 2 1.0 3 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-275 {}}} SUCCS {{259 0 0-277 {}} {258 0 0-327 {}} {258 0 0-335 {}} {258 0 0-339 {}} {258 0 0-371 {}} {258 0 0-375 {}}} CYCLES {}}
set a(0-277) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-214 XREFS 1395 LOC {2 0.07379408447324214 3 0.9535037197024238 3 0.9535037197024238 3 0.9999999700023997 5 0.8247828713702904} PREDS {{258 0 0-272 {}} {259 0 0-276 {}}} SUCCS {{259 0 0-278 {}}} CYCLES {}}
set a(0-278) {NAME moy:slc TYPE READSLICE PAR 0-214 XREFS 1396 LOC {2 0.12029035277177827 3 0.99999998800096 3 0.99999998800096 5 0.8247828893688505} PREDS {{259 0 0-277 {}}} SUCCS {{258 0 0-289 {}} {258 0 0-296 {}} {258 0 0-302 {}} {258 0 0-308 {}}} CYCLES {}}
set a(0-279) {NAME Trans_Ond:x:asn#4 TYPE ASSIGN PAR 0-214 XREFS 1397 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-280 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-280) {NAME Trans_Ond:x:slc(Trans_Ond:x)#6 TYPE READSLICE PAR 0-214 XREFS 1398 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{259 0 0-279 {}}} SUCCS {{259 0 0-281 {}}} CYCLES {}}
set a(0-281) {NAME passe_y:conc#39 TYPE CONCATENATE PAR 0-214 XREFS 1399 LOC {1 0.0947923926085913 3 0.8712791576673866 3 0.8712791576673866 4 0.8712791576673866} PREDS {{258 0 0-243 {}} {259 0 0-280 {}}} SUCCS {{259 0 0-282 {}}} CYCLES {}}
set a(0-282) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-214 XREFS 1400 LOC {1 1.0 3 1.0 3 1.0 4 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-281 {}}} SUCCS {{258 0 0-287 {}} {258 0 0-345 {}} {258 0 0-351 {}} {258 0 0-357 {}} {258 0 0-382 {}} {258 0 0-388 {}}} CYCLES {}}
set a(0-283) {NAME passe_y:asn#12 TYPE ASSIGN PAR 0-214 XREFS 1401 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-284 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-284) {NAME passe_y:slc(Trans_Ond:x#1)#1 TYPE READSLICE PAR 0-214 XREFS 1402 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8712791576673866} PREDS {{259 0 0-283 {}}} SUCCS {{259 0 0-285 {}}} CYCLES {}}
set a(0-285) {NAME passe_y:conc#40 TYPE CONCATENATE PAR 0-214 XREFS 1403 LOC {1 0.0947923926085913 4 0.8712791576673866 4 0.8712791576673866 4 0.8712791576673866} PREDS {{258 0 0-243 {}} {259 0 0-284 {}}} SUCCS {{259 0 0-286 {}}} CYCLES {}}
set a(0-286) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:read_mem(Src:rsc.d)#3 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-214 XREFS 1404 LOC {1 1.0 4 1.0 4 1.0 5 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-285 {}}} SUCCS {{259 0 0-287 {}} {258 0 0-344 {}} {258 0 0-352 {}} {258 0 0-356 {}} {258 0 0-383 {}} {258 0 0-387 {}}} CYCLES {}}
set a(0-287) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy#1:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-214 XREFS 1405 LOC {2 0.07379408447324214 5 0.7782866210703144 5 0.7782866210703144 5 0.8247828713702904 5 0.8247828713702904} PREDS {{258 0 0-282 {}} {259 0 0-286 {}}} SUCCS {{259 0 0-288 {}}} CYCLES {}}
set a(0-288) {NAME moy#1:slc TYPE READSLICE PAR 0-214 XREFS 1406 LOC {2 0.12029035277177827 5 0.8247828893688505 5 0.8247828893688505 5 0.8247828893688505} PREDS {{259 0 0-287 {}}} SUCCS {{259 0 0-289 {}} {258 0 0-295 {}} {258 0 0-303 {}} {258 0 0-307 {}}} CYCLES {}}
set a(0-289) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy#2:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-214 XREFS 1407 LOC {2 0.12029035277177827 5 0.8247828893688505 5 0.8247828893688505 5 0.8712791396688264 5 0.8712791396688264} PREDS {{258 0 0-278 {}} {259 0 0-288 {}}} SUCCS {{259 0 0-290 {}}} CYCLES {}}
set a(0-290) {NAME moy#2:slc TYPE READSLICE PAR 0-214 XREFS 1408 LOC {2 0.1667866210703144 5 0.8712791576673866 5 0.8712791576673866 5 0.8712791576673866} PREDS {{259 0 0-289 {}}} SUCCS {{258 0 0-294 {}}} CYCLES {}}
set a(0-291) {NAME Trans_Ond:x:asn#5 TYPE ASSIGN PAR 0-214 XREFS 1409 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.8712791576673866} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-292 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-292) {NAME Trans_Ond:x:slc(Trans_Ond:x)#1 TYPE READSLICE PAR 0-214 XREFS 1410 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.8712791576673866} PREDS {{259 0 0-291 {}}} SUCCS {{259 0 0-293 {}}} CYCLES {}}
set a(0-293) {NAME Trans_Ond:ad1:conc TYPE CONCATENATE PAR 0-214 XREFS 1411 LOC {1 0.09299256059515239 5 0.8712791576673866 5 0.8712791576673866 5 0.8712791576673866} PREDS {{258 0 0-235 {}} {259 0 0-292 {}}} SUCCS {{259 0 0-294 {}}} CYCLES {}}
set a(0-294) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Dst:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-214 XREFS 1412 LOC {2 1.0 5 1.0 5 1.0 6 0.0029997300215982726 6 0.0029997300215982726} PREDS {{128 0 0-228 {}} {774 0 0-294 {}} {774 0 0-326 {}} {774 0 0-368 {}} {774 0 0-424 {}} {258 0 0-290 {}} {259 0 0-293 {}}} SUCCS {{774 0 0-294 {}} {258 0 0-326 {}} {258 0 0-368 {}} {258 0 0-424 {}}} CYCLES {}}
set a(0-295) {NAME sub:if:conc TYPE CONCATENATE PAR 0-214 XREFS 1413 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 6 0.7707872090232781} PREDS {{258 0 0-288 {}}} SUCCS {{258 0 0-298 {}}} CYCLES {}}
set a(0-296) {NAME sub:not TYPE NOT PAR 0-214 XREFS 1414 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 6 0.7707872090232781} PREDS {{258 0 0-278 {}}} SUCCS {{259 0 0-297 {}}} CYCLES {}}
set a(0-297) {NAME sub:if:conc#2 TYPE CONCATENATE PAR 0-214 XREFS 1415 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 6 0.7707872090232781} PREDS {{259 0 0-296 {}}} SUCCS {{259 0 0-298 {}}} CYCLES {}}
set a(0-298) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-214 XREFS 1416 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 5 0.9478041456683465 6 0.8190833153347732} PREDS {{258 0 0-295 {}} {259 0 0-297 {}}} SUCCS {{259 0 0-299 {}}} CYCLES {}}
set a(0-299) {NAME sub:if:slc TYPE READSLICE PAR 0-214 XREFS 1417 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{259 0 0-298 {}}} SUCCS {{259 0 0-300 {}}} CYCLES {}}
set a(0-300) {NAME sub:slc TYPE READSLICE PAR 0-214 XREFS 1418 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{259 0 0-299 {}}} SUCCS {{259 0 0-301 {}} {258 0 0-312 {}}} CYCLES {}}
set a(0-301) {NAME sub:sel TYPE SELECT PAR 0-214 XREFS 1419 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{259 0 0-300 {}}} SUCCS {{146 0 0-302 {}} {146 0 0-303 {}} {146 0 0-304 {}} {146 0 0-305 {}} {146 0 0-306 {}} {146 0 0-307 {}} {146 0 0-308 {}} {146 0 0-309 {}} {146 0 0-310 {}} {146 0 0-311 {}}} CYCLES {}}
set a(0-302) {NAME sub:if:conc#3 TYPE CONCATENATE PAR 0-214 XREFS 1420 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{146 0 0-301 {}} {258 0 0-278 {}}} SUCCS {{258 0 0-305 {}}} CYCLES {}}
set a(0-303) {NAME sub:if:not TYPE NOT PAR 0-214 XREFS 1421 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{146 0 0-301 {}} {258 0 0-288 {}}} SUCCS {{259 0 0-304 {}}} CYCLES {}}
set a(0-304) {NAME sub:if:conc#4 TYPE CONCATENATE PAR 0-214 XREFS 1422 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{146 0 0-301 {}} {259 0 0-303 {}}} SUCCS {{259 0 0-305 {}}} CYCLES {}}
set a(0-305) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1423 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 6 0.8664795116390689} PREDS {{146 0 0-301 {}} {258 0 0-302 {}} {259 0 0-304 {}}} SUCCS {{259 0 0-306 {}}} CYCLES {}}
set a(0-306) {NAME sub:if:slc#1 TYPE READSLICE PAR 0-214 XREFS 1424 LOC {2 0.21598268538516918 5 0.9952003719702424 5 0.9952003719702424 6 0.8664795416366691} PREDS {{146 0 0-301 {}} {259 0 0-305 {}}} SUCCS {{259 0 0-312 {}}} CYCLES {}}
set a(0-307) {NAME sub:else:conc TYPE CONCATENATE PAR 0-214 XREFS 1425 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{146 0 0-301 {}} {258 0 0-288 {}}} SUCCS {{258 0 0-310 {}}} CYCLES {}}
set a(0-308) {NAME sub:else:not TYPE NOT PAR 0-214 XREFS 1426 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{146 0 0-301 {}} {258 0 0-278 {}}} SUCCS {{259 0 0-309 {}}} CYCLES {}}
set a(0-309) {NAME sub:else:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1427 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8190833333333334} PREDS {{146 0 0-301 {}} {259 0 0-308 {}}} SUCCS {{259 0 0-310 {}}} CYCLES {}}
set a(0-310) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1428 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 6 0.8664795116390689} PREDS {{146 0 0-301 {}} {258 0 0-307 {}} {259 0 0-309 {}}} SUCCS {{259 0 0-311 {}}} CYCLES {}}
set a(0-311) {NAME sub:else:slc TYPE READSLICE PAR 0-214 XREFS 1429 LOC {2 0.21598268538516918 5 0.9952003719702424 5 0.9952003719702424 6 0.8664795416366691} PREDS {{146 0 0-301 {}} {259 0 0-310 {}}} SUCCS {{259 0 0-312 {}}} CYCLES {}}
set a(0-312) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-214 XREFS 1430 LOC {2 0.21598268538516918 5 0.9952003719702424 5 0.9952003719702424 5 0.9999999580033597 6 0.8712791276697864} PREDS {{258 0 0-300 {}} {258 0 0-225 {}} {258 0 0-226 {}} {259 0 0-311 {}} {259 0 0-306 {}}} SUCCS {{258 0 0-326 {}}} CYCLES {}}
set a(0-313) {NAME Trans_Ond:x:asn#6 TYPE ASSIGN PAR 0-214 XREFS 1431 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 6 0.817583453323734} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-314 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-314) {NAME Trans_Ond:x:slc(Trans_Ond:x)#2 TYPE READSLICE PAR 0-214 XREFS 1432 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 6 0.817583453323734} PREDS {{259 0 0-313 {}}} SUCCS {{259 0 0-315 {}}} CYCLES {}}
set a(0-315) {NAME passe_y:conc#10 TYPE CONCATENATE PAR 0-214 XREFS 1433 LOC {1 0.09299256059515239 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {{258 0 0-235 {}} {259 0 0-314 {}}} SUCCS {{258 0 0-325 {}}} CYCLES {}}
set a(0-316) {NAME wi:asn#79 TYPE ASSIGN PAR 0-214 XREFS 1434 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-317) {NAME wi:asn#80 TYPE ASSIGN PAR 0-214 XREFS 1435 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-318) {NAME wi:asn#81 TYPE ASSIGN PAR 0-214 XREFS 1436 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-319) {NAME wi:asn#82 TYPE ASSIGN PAR 0-214 XREFS 1437 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-320) {NAME wi:asn#83 TYPE ASSIGN PAR 0-214 XREFS 1438 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-321) {NAME wi:asn#84 TYPE ASSIGN PAR 0-214 XREFS 1439 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-322) {NAME wi:asn#85 TYPE ASSIGN PAR 0-214 XREFS 1440 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{258 0 0-324 {}}} CYCLES {}}
set a(0-323) {NAME wi:asn#86 TYPE ASSIGN PAR 0-214 XREFS 1441 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {} SUCCS {{259 0 0-324 {}}} CYCLES {}}
set a(0-324) {NAME wi:conc#5 TYPE CONCATENATE PAR 0-214 XREFS 1442 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 6 0.817583453323734} PREDS {{258 0 0-322 {}} {258 0 0-321 {}} {258 0 0-320 {}} {258 0 0-319 {}} {258 0 0-318 {}} {258 0 0-317 {}} {258 0 0-316 {}} {259 0 0-323 {}}} SUCCS {{259 0 0-325 {}}} CYCLES {}}
set a(0-325) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(16,0,8,0,16) AREA_SCORE 16.00 QUANTITY 1 NAME passe_y:acc#7 TYPE ACCU DELAY {1.79 ns} LIBRARY_DELAY {1.79 ns} PAR 0-214 XREFS 1443 LOC {1 0.09299256059515239 1 0.9463042836573075 1 0.9463042836573075 1 0.9999999580033598 6 0.8712791276697864} PREDS {{258 0 0-315 {}} {259 0 0-324 {}}} SUCCS {{259 0 0-326 {}}} CYCLES {}}
set a(0-326) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Dst:rsc.d)#1 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-214 XREFS 1444 LOC {3 1.0 6 1.0 6 1.0 7 0.0029997300215982726 7 0.0029997300215982726} PREDS {{128 0 0-228 {}} {774 0 0-326 {}} {774 0 0-368 {}} {774 0 0-424 {}} {258 0 0-294 {}} {258 0 0-312 {}} {259 0 0-325 {}}} SUCCS {{774 0 0-294 {}} {774 0 0-326 {}} {258 0 0-368 {}} {258 0 0-424 {}}} CYCLES {}}
set a(0-327) {NAME sub#1:if:conc TYPE CONCATENATE PAR 0-214 XREFS 1445 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 7 0.724290940724742} PREDS {{258 0 0-276 {}}} SUCCS {{258 0 0-330 {}}} CYCLES {}}
set a(0-328) {NAME sub#1:not TYPE NOT PAR 0-214 XREFS 1446 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 7 0.724290940724742} PREDS {{258 0 0-272 {}}} SUCCS {{259 0 0-329 {}}} CYCLES {}}
set a(0-329) {NAME sub#1:if:conc#2 TYPE CONCATENATE PAR 0-214 XREFS 1447 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 7 0.724290940724742} PREDS {{259 0 0-328 {}}} SUCCS {{259 0 0-330 {}}} CYCLES {}}
set a(0-330) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub#1:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-214 XREFS 1448 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 3 0.9478041456683465 7 0.772587047036237} PREDS {{258 0 0-327 {}} {259 0 0-329 {}}} SUCCS {{259 0 0-331 {}}} CYCLES {}}
set a(0-331) {NAME sub#1:if:slc#1 TYPE READSLICE PAR 0-214 XREFS 1449 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{259 0 0-330 {}}} SUCCS {{259 0 0-332 {}}} CYCLES {}}
set a(0-332) {NAME sub#1:if:slc TYPE READSLICE PAR 0-214 XREFS 1450 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{259 0 0-331 {}}} SUCCS {{259 0 0-333 {}} {258 0 0-361 {}} {258 0 0-369 {}} {258 0 0-380 {}}} CYCLES {}}
set a(0-333) {NAME sub#1:sel TYPE SELECT PAR 0-214 XREFS 1451 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{259 0 0-332 {}}} SUCCS {{146 0 0-334 {}} {146 0 0-335 {}} {146 0 0-336 {}} {146 0 0-337 {}} {146 0 0-338 {}} {146 0 0-339 {}} {146 0 0-340 {}} {146 0 0-341 {}} {146 0 0-342 {}} {146 0 0-343 {}}} CYCLES {}}
set a(0-334) {NAME sub#1:if:conc#3 TYPE CONCATENATE PAR 0-214 XREFS 1452 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{146 0 0-333 {}} {258 0 0-272 {}}} SUCCS {{258 0 0-337 {}}} CYCLES {}}
set a(0-335) {NAME sub#1:if:not TYPE NOT PAR 0-214 XREFS 1453 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{146 0 0-333 {}} {258 0 0-276 {}}} SUCCS {{259 0 0-336 {}}} CYCLES {}}
set a(0-336) {NAME sub#1:if:conc#4 TYPE CONCATENATE PAR 0-214 XREFS 1454 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{146 0 0-333 {}} {259 0 0-335 {}}} SUCCS {{259 0 0-337 {}}} CYCLES {}}
set a(0-337) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#1:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1455 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 7 0.8199832433405327} PREDS {{146 0 0-333 {}} {258 0 0-334 {}} {259 0 0-336 {}}} SUCCS {{259 0 0-338 {}}} CYCLES {}}
set a(0-338) {NAME sub#1:if:slc#2 TYPE READSLICE PAR 0-214 XREFS 1456 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 7 0.8199832733381329} PREDS {{146 0 0-333 {}} {259 0 0-337 {}}} SUCCS {{258 0 0-361 {}}} CYCLES {}}
set a(0-339) {NAME sub#1:else:conc TYPE CONCATENATE PAR 0-214 XREFS 1457 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{146 0 0-333 {}} {258 0 0-276 {}}} SUCCS {{258 0 0-342 {}}} CYCLES {}}
set a(0-340) {NAME sub#1:else:not TYPE NOT PAR 0-214 XREFS 1458 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{146 0 0-333 {}} {258 0 0-272 {}}} SUCCS {{259 0 0-341 {}}} CYCLES {}}
set a(0-341) {NAME sub#1:else:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1459 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.7725870650347972} PREDS {{146 0 0-333 {}} {259 0 0-340 {}}} SUCCS {{259 0 0-342 {}}} CYCLES {}}
set a(0-342) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#1:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1460 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 7 0.8199832433405327} PREDS {{146 0 0-333 {}} {258 0 0-339 {}} {259 0 0-341 {}}} SUCCS {{259 0 0-343 {}}} CYCLES {}}
set a(0-343) {NAME sub#1:else:slc TYPE READSLICE PAR 0-214 XREFS 1461 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 7 0.8199832733381329} PREDS {{146 0 0-333 {}} {259 0 0-342 {}}} SUCCS {{258 0 0-361 {}}} CYCLES {}}
set a(0-344) {NAME sub#2:if:conc TYPE CONCATENATE PAR 0-214 XREFS 1462 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 7 0.724290940724742} PREDS {{258 0 0-286 {}}} SUCCS {{258 0 0-347 {}}} CYCLES {}}
set a(0-345) {NAME sub#2:not TYPE NOT PAR 0-214 XREFS 1463 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 7 0.724290940724742} PREDS {{258 0 0-282 {}}} SUCCS {{259 0 0-346 {}}} CYCLES {}}
set a(0-346) {NAME sub#2:if:conc#2 TYPE CONCATENATE PAR 0-214 XREFS 1464 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 7 0.724290940724742} PREDS {{259 0 0-345 {}}} SUCCS {{259 0 0-347 {}}} CYCLES {}}
set a(0-347) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub#2:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-214 XREFS 1465 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 5 0.8473121970242381 7 0.772587047036237} PREDS {{258 0 0-344 {}} {259 0 0-346 {}}} SUCCS {{259 0 0-348 {}}} CYCLES {}}
set a(0-348) {NAME sub#2:if:slc#1 TYPE READSLICE PAR 0-214 XREFS 1466 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 7 0.7725870650347972} PREDS {{259 0 0-347 {}}} SUCCS {{259 0 0-349 {}}} CYCLES {}}
set a(0-349) {NAME sub#2:if:slc TYPE READSLICE PAR 0-214 XREFS 1467 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 7 0.7725870650347972} PREDS {{259 0 0-348 {}}} SUCCS {{259 0 0-350 {}} {258 0 0-362 {}} {258 0 0-381 {}} {258 0 0-392 {}}} CYCLES {}}
set a(0-350) {NAME sub#2:sel TYPE SELECT PAR 0-214 XREFS 1468 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.7725870650347972} PREDS {{259 0 0-349 {}}} SUCCS {{146 0 0-351 {}} {146 0 0-352 {}} {146 0 0-353 {}} {146 0 0-354 {}} {146 0 0-355 {}} {146 0 0-356 {}} {146 0 0-357 {}} {146 0 0-358 {}} {146 0 0-359 {}} {146 0 0-360 {}}} CYCLES {}}
set a(0-351) {NAME sub#2:if:conc#3 TYPE CONCATENATE PAR 0-214 XREFS 1469 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.7725870650347972} PREDS {{146 0 0-350 {}} {258 0 0-282 {}}} SUCCS {{258 0 0-354 {}}} CYCLES {}}
set a(0-352) {NAME sub#2:if:not TYPE NOT PAR 0-214 XREFS 1470 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.7725870650347972} PREDS {{146 0 0-350 {}} {258 0 0-286 {}}} SUCCS {{259 0 0-353 {}}} CYCLES {}}
set a(0-353) {NAME sub#2:if:conc#4 TYPE CONCATENATE PAR 0-214 XREFS 1471 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.7725870650347972} PREDS {{146 0 0-350 {}} {259 0 0-352 {}}} SUCCS {{259 0 0-354 {}}} CYCLES {}}
set a(0-354) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#2:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1472 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 5 0.948704073674106 7 0.8199832433405327} PREDS {{146 0 0-350 {}} {258 0 0-351 {}} {259 0 0-353 {}}} SUCCS {{259 0 0-355 {}}} CYCLES {}}
set a(0-355) {NAME sub#2:if:slc#2 TYPE READSLICE PAR 0-214 XREFS 1473 LOC {2 0.16948641708663306 5 0.9487041036717062 5 0.9487041036717062 7 0.8199832733381329} PREDS {{146 0 0-350 {}} {259 0 0-354 {}}} SUCCS {{258 0 0-362 {}}} CYCLES {}}
set a(0-356) {NAME sub#2:else:conc TYPE CONCATENATE PAR 0-214 XREFS 1474 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.7725870650347972} PREDS {{146 0 0-350 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-359 {}}} CYCLES {}}
set a(0-357) {NAME sub#2:else:not TYPE NOT PAR 0-214 XREFS 1475 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.7725870650347972} PREDS {{146 0 0-350 {}} {258 0 0-282 {}}} SUCCS {{259 0 0-358 {}}} CYCLES {}}
set a(0-358) {NAME sub#2:else:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1476 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.7725870650347972} PREDS {{146 0 0-350 {}} {259 0 0-357 {}}} SUCCS {{259 0 0-359 {}}} CYCLES {}}
set a(0-359) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#2:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1477 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 5 0.948704073674106 7 0.8199832433405327} PREDS {{146 0 0-350 {}} {258 0 0-356 {}} {259 0 0-358 {}}} SUCCS {{259 0 0-360 {}}} CYCLES {}}
set a(0-360) {NAME sub#2:else:slc TYPE READSLICE PAR 0-214 XREFS 1478 LOC {2 0.16948641708663306 5 0.9487041036717062 5 0.9487041036717062 7 0.8199832733381329} PREDS {{146 0 0-350 {}} {259 0 0-359 {}}} SUCCS {{258 0 0-362 {}}} CYCLES {}}
set a(0-361) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#1:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-214 XREFS 1479 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 3 0.9999999580033597 7 0.8247828593712503} PREDS {{258 0 0-332 {}} {258 0 0-223 {}} {258 0 0-343 {}} {258 0 0-338 {}} {258 0 0-224 {}}} SUCCS {{258 0 0-363 {}}} CYCLES {}}
set a(0-362) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#2:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-214 XREFS 1480 LOC {2 0.16948641708663306 5 0.9487041036717062 5 0.9487041036717062 5 0.9535036897048236 7 0.8247828593712503} PREDS {{258 0 0-349 {}} {258 0 0-221 {}} {258 0 0-360 {}} {258 0 0-355 {}} {258 0 0-222 {}}} SUCCS {{259 0 0-363 {}}} CYCLES {}}
set a(0-363) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy#5:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-214 XREFS 1481 LOC {2 0.1742860331173506 5 0.9535037197024238 5 0.9535037197024238 5 0.9999999700023997 7 0.8712791396688264} PREDS {{258 0 0-361 {}} {259 0 0-362 {}}} SUCCS {{259 0 0-364 {}}} CYCLES {}}
set a(0-364) {NAME moy#5:slc TYPE READSLICE PAR 0-214 XREFS 1482 LOC {2 0.22078230141588673 5 0.99999998800096 5 0.99999998800096 7 0.8712791576673866} PREDS {{259 0 0-363 {}}} SUCCS {{258 0 0-368 {}}} CYCLES {}}
set a(0-365) {NAME Trans_Ond:x:asn#7 TYPE ASSIGN PAR 0-214 XREFS 1483 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.8712791576673866} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-366 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-366) {NAME Trans_Ond:x:slc(Trans_Ond:x)#3 TYPE READSLICE PAR 0-214 XREFS 1484 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.8712791576673866} PREDS {{259 0 0-365 {}}} SUCCS {{259 0 0-367 {}}} CYCLES {}}
set a(0-367) {NAME Trans_Ond:ad3:conc TYPE CONCATENATE PAR 0-214 XREFS 1485 LOC {1 0.14038874490040798 7 0.8712791576673866 7 0.8712791576673866 7 0.8712791576673866} PREDS {{258 0 0-268 {}} {259 0 0-366 {}}} SUCCS {{259 0 0-368 {}}} CYCLES {}}
set a(0-368) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Dst:rsc.d)#2 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-214 XREFS 1486 LOC {4 1.0 7 1.0 7 1.0 8 0.0029997300215982726 8 0.0029997300215982726} PREDS {{128 0 0-228 {}} {774 0 0-368 {}} {774 0 0-424 {}} {258 0 0-294 {}} {258 0 0-326 {}} {258 0 0-364 {}} {259 0 0-367 {}}} SUCCS {{774 0 0-294 {}} {774 0 0-326 {}} {774 0 0-368 {}} {258 0 0-424 {}}} CYCLES {}}
set a(0-369) {NAME sub#3:sel TYPE SELECT PAR 0-214 XREFS 1487 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7185913846892249} PREDS {{258 0 0-332 {}}} SUCCS {{146 0 0-370 {}} {146 0 0-371 {}} {146 0 0-372 {}} {146 0 0-373 {}} {146 0 0-374 {}} {146 0 0-375 {}} {146 0 0-376 {}} {146 0 0-377 {}} {146 0 0-378 {}} {146 0 0-379 {}}} CYCLES {}}
set a(0-370) {NAME sub#3:if:conc TYPE CONCATENATE PAR 0-214 XREFS 1488 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7185913846892249} PREDS {{146 0 0-369 {}} {258 0 0-272 {}}} SUCCS {{258 0 0-373 {}}} CYCLES {}}
set a(0-371) {NAME sub#3:if:not TYPE NOT PAR 0-214 XREFS 1489 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7185913846892249} PREDS {{146 0 0-369 {}} {258 0 0-276 {}}} SUCCS {{259 0 0-372 {}}} CYCLES {}}
set a(0-372) {NAME sub#3:if:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1490 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7185913846892249} PREDS {{146 0 0-369 {}} {259 0 0-371 {}}} SUCCS {{259 0 0-373 {}}} CYCLES {}}
set a(0-373) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#3:if:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1491 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 8 0.7659875629949604} PREDS {{146 0 0-369 {}} {258 0 0-370 {}} {259 0 0-372 {}}} SUCCS {{259 0 0-374 {}}} CYCLES {}}
set a(0-374) {NAME sub#3:if:slc TYPE READSLICE PAR 0-214 XREFS 1492 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 8 0.7659875929925606} PREDS {{146 0 0-369 {}} {259 0 0-373 {}}} SUCCS {{259 0 0-380 {}}} CYCLES {}}
set a(0-375) {NAME sub#3:else:conc TYPE CONCATENATE PAR 0-214 XREFS 1493 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7185913846892249} PREDS {{146 0 0-369 {}} {258 0 0-276 {}}} SUCCS {{258 0 0-378 {}}} CYCLES {}}
set a(0-376) {NAME sub#3:else:not TYPE NOT PAR 0-214 XREFS 1494 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7185913846892249} PREDS {{146 0 0-369 {}} {258 0 0-272 {}}} SUCCS {{259 0 0-377 {}}} CYCLES {}}
set a(0-377) {NAME sub#3:else:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1495 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7185913846892249} PREDS {{146 0 0-369 {}} {259 0 0-376 {}}} SUCCS {{259 0 0-378 {}}} CYCLES {}}
set a(0-378) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#3:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1496 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 8 0.7659875629949604} PREDS {{146 0 0-369 {}} {258 0 0-375 {}} {259 0 0-377 {}}} SUCCS {{259 0 0-379 {}}} CYCLES {}}
set a(0-379) {NAME sub#3:else:slc TYPE READSLICE PAR 0-214 XREFS 1497 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 8 0.7659875929925606} PREDS {{146 0 0-369 {}} {259 0 0-378 {}}} SUCCS {{259 0 0-380 {}}} CYCLES {}}
set a(0-380) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#3:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-214 XREFS 1498 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 3 0.9999999580033597 8 0.770787179025678} PREDS {{258 0 0-332 {}} {258 0 0-219 {}} {258 0 0-220 {}} {259 0 0-379 {}} {259 0 0-374 {}}} SUCCS {{258 0 0-394 {}} {258 0 0-400 {}} {258 0 0-406 {}}} CYCLES {}}
set a(0-381) {NAME sub#4:sel TYPE SELECT PAR 0-214 XREFS 1499 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7185913846892249} PREDS {{258 0 0-349 {}}} SUCCS {{146 0 0-382 {}} {146 0 0-383 {}} {146 0 0-384 {}} {146 0 0-385 {}} {146 0 0-386 {}} {146 0 0-387 {}} {146 0 0-388 {}} {146 0 0-389 {}} {146 0 0-390 {}} {146 0 0-391 {}}} CYCLES {}}
set a(0-382) {NAME sub#4:if:conc TYPE CONCATENATE PAR 0-214 XREFS 1500 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7185913846892249} PREDS {{146 0 0-381 {}} {258 0 0-282 {}}} SUCCS {{258 0 0-385 {}}} CYCLES {}}
set a(0-383) {NAME sub#4:if:not TYPE NOT PAR 0-214 XREFS 1501 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7185913846892249} PREDS {{146 0 0-381 {}} {258 0 0-286 {}}} SUCCS {{259 0 0-384 {}}} CYCLES {}}
set a(0-384) {NAME sub#4:if:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1502 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7185913846892249} PREDS {{146 0 0-381 {}} {259 0 0-383 {}}} SUCCS {{259 0 0-385 {}}} CYCLES {}}
set a(0-385) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#4:if:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1503 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 5 0.8947083933285337 8 0.7659875629949604} PREDS {{146 0 0-381 {}} {258 0 0-382 {}} {259 0 0-384 {}}} SUCCS {{259 0 0-386 {}}} CYCLES {}}
set a(0-386) {NAME sub#4:if:slc TYPE READSLICE PAR 0-214 XREFS 1504 LOC {2 0.16948641708663306 5 0.8947084233261339 5 0.8947084233261339 8 0.7659875929925606} PREDS {{146 0 0-381 {}} {259 0 0-385 {}}} SUCCS {{259 0 0-392 {}}} CYCLES {}}
set a(0-387) {NAME sub#4:else:conc TYPE CONCATENATE PAR 0-214 XREFS 1505 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7185913846892249} PREDS {{146 0 0-381 {}} {258 0 0-286 {}}} SUCCS {{258 0 0-390 {}}} CYCLES {}}
set a(0-388) {NAME sub#4:else:not TYPE NOT PAR 0-214 XREFS 1506 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7185913846892249} PREDS {{146 0 0-381 {}} {258 0 0-282 {}}} SUCCS {{259 0 0-389 {}}} CYCLES {}}
set a(0-389) {NAME sub#4:else:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1507 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7185913846892249} PREDS {{146 0 0-381 {}} {259 0 0-388 {}}} SUCCS {{259 0 0-390 {}}} CYCLES {}}
set a(0-390) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#4:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1508 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 5 0.8947083933285337 8 0.7659875629949604} PREDS {{146 0 0-381 {}} {258 0 0-387 {}} {259 0 0-389 {}}} SUCCS {{259 0 0-391 {}}} CYCLES {}}
set a(0-391) {NAME sub#4:else:slc TYPE READSLICE PAR 0-214 XREFS 1509 LOC {2 0.16948641708663306 5 0.8947084233261339 5 0.8947084233261339 8 0.7659875929925606} PREDS {{146 0 0-381 {}} {259 0 0-390 {}}} SUCCS {{259 0 0-392 {}}} CYCLES {}}
set a(0-392) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#4:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-214 XREFS 1510 LOC {2 0.16948641708663306 5 0.8947084233261339 5 0.8947084233261339 5 0.8995080093592512 8 0.770787179025678} PREDS {{258 0 0-349 {}} {258 0 0-217 {}} {258 0 0-218 {}} {259 0 0-391 {}} {259 0 0-386 {}}} SUCCS {{259 0 0-393 {}} {258 0 0-401 {}} {258 0 0-405 {}}} CYCLES {}}
set a(0-393) {NAME sub#5:if:conc TYPE CONCATENATE PAR 0-214 XREFS 1511 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 8 0.7707872090232781} PREDS {{259 0 0-392 {}}} SUCCS {{258 0 0-396 {}}} CYCLES {}}
set a(0-394) {NAME sub#5:not TYPE NOT PAR 0-214 XREFS 1512 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 8 0.7707872090232781} PREDS {{258 0 0-380 {}}} SUCCS {{259 0 0-395 {}}} CYCLES {}}
set a(0-395) {NAME sub#5:if:conc#2 TYPE CONCATENATE PAR 0-214 XREFS 1513 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 8 0.7707872090232781} PREDS {{259 0 0-394 {}}} SUCCS {{259 0 0-396 {}}} CYCLES {}}
set a(0-396) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub#5:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-214 XREFS 1514 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 5 0.9478041456683465 8 0.8190833153347732} PREDS {{258 0 0-393 {}} {259 0 0-395 {}}} SUCCS {{259 0 0-397 {}}} CYCLES {}}
set a(0-397) {NAME sub#5:if:slc TYPE READSLICE PAR 0-214 XREFS 1515 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{259 0 0-396 {}}} SUCCS {{259 0 0-398 {}}} CYCLES {}}
set a(0-398) {NAME sub#5:slc TYPE READSLICE PAR 0-214 XREFS 1516 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{259 0 0-397 {}}} SUCCS {{259 0 0-399 {}} {258 0 0-410 {}}} CYCLES {}}
set a(0-399) {NAME sub#5:sel TYPE SELECT PAR 0-214 XREFS 1517 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{259 0 0-398 {}}} SUCCS {{146 0 0-400 {}} {146 0 0-401 {}} {146 0 0-402 {}} {146 0 0-403 {}} {146 0 0-404 {}} {146 0 0-405 {}} {146 0 0-406 {}} {146 0 0-407 {}} {146 0 0-408 {}} {146 0 0-409 {}}} CYCLES {}}
set a(0-400) {NAME sub#5:if:conc#3 TYPE CONCATENATE PAR 0-214 XREFS 1518 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{146 0 0-399 {}} {258 0 0-380 {}}} SUCCS {{258 0 0-403 {}}} CYCLES {}}
set a(0-401) {NAME sub#5:if:not TYPE NOT PAR 0-214 XREFS 1519 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{146 0 0-399 {}} {258 0 0-392 {}}} SUCCS {{259 0 0-402 {}}} CYCLES {}}
set a(0-402) {NAME sub#5:if:conc#4 TYPE CONCATENATE PAR 0-214 XREFS 1520 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{146 0 0-399 {}} {259 0 0-401 {}}} SUCCS {{259 0 0-403 {}}} CYCLES {}}
set a(0-403) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#5:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1521 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 8 0.8664795116390689} PREDS {{146 0 0-399 {}} {258 0 0-400 {}} {259 0 0-402 {}}} SUCCS {{259 0 0-404 {}}} CYCLES {}}
set a(0-404) {NAME sub#5:if:slc#1 TYPE READSLICE PAR 0-214 XREFS 1522 LOC {2 0.2699783657307416 5 0.9952003719702424 5 0.9952003719702424 8 0.8664795416366691} PREDS {{146 0 0-399 {}} {259 0 0-403 {}}} SUCCS {{259 0 0-410 {}}} CYCLES {}}
set a(0-405) {NAME sub#5:else:conc TYPE CONCATENATE PAR 0-214 XREFS 1523 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{146 0 0-399 {}} {258 0 0-392 {}}} SUCCS {{258 0 0-408 {}}} CYCLES {}}
set a(0-406) {NAME sub#5:else:not TYPE NOT PAR 0-214 XREFS 1524 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{146 0 0-399 {}} {258 0 0-380 {}}} SUCCS {{259 0 0-407 {}}} CYCLES {}}
set a(0-407) {NAME sub#5:else:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1525 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8190833333333334} PREDS {{146 0 0-399 {}} {259 0 0-406 {}}} SUCCS {{259 0 0-408 {}}} CYCLES {}}
set a(0-408) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#5:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-214 XREFS 1526 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 8 0.8664795116390689} PREDS {{146 0 0-399 {}} {258 0 0-405 {}} {259 0 0-407 {}}} SUCCS {{259 0 0-409 {}}} CYCLES {}}
set a(0-409) {NAME sub#5:else:slc TYPE READSLICE PAR 0-214 XREFS 1527 LOC {2 0.2699783657307416 5 0.9952003719702424 5 0.9952003719702424 8 0.8664795416366691} PREDS {{146 0 0-399 {}} {259 0 0-408 {}}} SUCCS {{259 0 0-410 {}}} CYCLES {}}
set a(0-410) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#5:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-214 XREFS 1528 LOC {2 0.2699783657307416 5 0.9952003719702424 5 0.9952003719702424 5 0.9999999580033597 8 0.8712791276697864} PREDS {{258 0 0-398 {}} {258 0 0-215 {}} {258 0 0-216 {}} {259 0 0-409 {}} {259 0 0-404 {}}} SUCCS {{258 0 0-424 {}}} CYCLES {}}
set a(0-411) {NAME Trans_Ond:x:asn#8 TYPE ASSIGN PAR 0-214 XREFS 1529 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 8 0.8166835373170146} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-412 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-412) {NAME Trans_Ond:x:slc(Trans_Ond:x)#4 TYPE READSLICE PAR 0-214 XREFS 1530 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 8 0.8166835373170146} PREDS {{259 0 0-411 {}}} SUCCS {{259 0 0-413 {}}} CYCLES {}}
set a(0-413) {NAME passe_y:conc#12 TYPE CONCATENATE PAR 0-214 XREFS 1531 LOC {1 0.14038874490040798 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {{258 0 0-268 {}} {259 0 0-412 {}}} SUCCS {{258 0 0-423 {}}} CYCLES {}}
set a(0-414) {NAME wi:asn#87 TYPE ASSIGN PAR 0-214 XREFS 1532 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{258 0 0-422 {}}} CYCLES {}}
set a(0-415) {NAME wi:asn#88 TYPE ASSIGN PAR 0-214 XREFS 1533 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{258 0 0-422 {}}} CYCLES {}}
set a(0-416) {NAME wi:asn#89 TYPE ASSIGN PAR 0-214 XREFS 1534 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{258 0 0-422 {}}} CYCLES {}}
set a(0-417) {NAME wi:asn#90 TYPE ASSIGN PAR 0-214 XREFS 1535 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{258 0 0-422 {}}} CYCLES {}}
set a(0-418) {NAME wi:asn#91 TYPE ASSIGN PAR 0-214 XREFS 1536 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{258 0 0-422 {}}} CYCLES {}}
set a(0-419) {NAME wi:asn#92 TYPE ASSIGN PAR 0-214 XREFS 1537 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{258 0 0-422 {}}} CYCLES {}}
set a(0-420) {NAME wi:asn#93 TYPE ASSIGN PAR 0-214 XREFS 1538 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{258 0 0-422 {}}} CYCLES {}}
set a(0-421) {NAME wi:asn#94 TYPE ASSIGN PAR 0-214 XREFS 1539 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {} SUCCS {{259 0 0-422 {}}} CYCLES {}}
set a(0-422) {NAME wi:conc#1 TYPE CONCATENATE PAR 0-214 XREFS 1540 LOC {0 0.99999998800096 1 0.945404367650588 1 0.945404367650588 8 0.8166835373170146} PREDS {{258 0 0-420 {}} {258 0 0-419 {}} {258 0 0-418 {}} {258 0 0-417 {}} {258 0 0-416 {}} {258 0 0-415 {}} {258 0 0-414 {}} {259 0 0-421 {}}} SUCCS {{259 0 0-423 {}}} CYCLES {}}
set a(0-423) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(17,0,8,0,17) AREA_SCORE 17.00 QUANTITY 1 NAME passe_y:acc#13 TYPE ACCU DELAY {1.82 ns} LIBRARY_DELAY {1.82 ns} PAR 0-214 XREFS 1541 LOC {1 0.14038874490040798 1 0.945404367650588 1 0.945404367650588 1 0.9999999700023998 8 0.8712791396688264} PREDS {{258 0 0-413 {}} {259 0 0-422 {}}} SUCCS {{259 0 0-424 {}}} CYCLES {}}
set a(0-424) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y:write_mem(Dst:rsc.d)#3 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-214 XREFS 1542 LOC {5 1.0 8 1.0 8 1.0 9 0.0029997300215982726 9 0.0029997300215982726} PREDS {{128 0 0-228 {}} {774 0 0-424 {}} {258 0 0-294 {}} {258 0 0-326 {}} {258 0 0-368 {}} {258 0 0-410 {}} {259 0 0-423 {}}} SUCCS {{774 0 0-294 {}} {774 0 0-326 {}} {774 0 0-368 {}} {774 0 0-424 {}}} CYCLES {}}
set a(0-425) {NAME passe_y:asn#13 TYPE ASSIGN PAR 0-214 XREFS 1543 LOC {0 0.99999998800096 1 0.9052075953923686 1 0.9052075953923686 9 0.9052075953923686} PREDS {{774 0 0-427 {}}} SUCCS {{259 0 0-426 {}} {256 0 0-427 {}}} CYCLES {}}
set a(0-426) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME passe_y:acc#38 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-214 XREFS 1544 LOC {1 0.0 1 0.9052075953923686 1 0.9052075953923686 1 0.9517038456923446 9 0.9517038456923446} PREDS {{259 0 0-425 {}}} SUCCS {{259 0 0-427 {}} {258 0 0-428 {}}} CYCLES {}}
set a(0-427) {NAME passe_y:asn(Trans_Ond:x#1.sva) TYPE ASSIGN PAR 0-214 XREFS 1545 LOC {1 0.04649626829853612 1 0.9517038636909048 1 0.9517038636909048 9 0.99999998800096} PREDS {{128 0 0-228 {}} {772 0 0-427 {}} {256 0 0-230 {}} {256 0 0-238 {}} {256 0 0-263 {}} {256 0 0-269 {}} {256 0 0-273 {}} {256 0 0-279 {}} {256 0 0-283 {}} {256 0 0-291 {}} {256 0 0-313 {}} {256 0 0-365 {}} {256 0 0-411 {}} {256 0 0-425 {}} {259 0 0-426 {}}} SUCCS {{774 0 0-230 {}} {774 0 0-238 {}} {774 0 0-263 {}} {774 0 0-269 {}} {774 0 0-273 {}} {774 0 0-279 {}} {774 0 0-283 {}} {774 0 0-291 {}} {774 0 0-313 {}} {774 0 0-365 {}} {774 0 0-411 {}} {774 0 0-425 {}} {772 0 0-427 {}}} CYCLES {}}
set a(0-428) {NAME passe_y:conc TYPE CONCATENATE PAR 0-214 XREFS 1546 LOC {1 0.04649626829853612 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{258 0 0-426 {}}} SUCCS {{258 0 0-446 {}}} CYCLES {}}
set a(0-429) {NAME wi:asn#95 TYPE ASSIGN PAR 0-214 XREFS 1547 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-430 {}}} CYCLES {}}
set a(0-430) {NAME wi:not#3 TYPE NOT PAR 0-214 XREFS 1548 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-429 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-431) {NAME wi:asn#96 TYPE ASSIGN PAR 0-214 XREFS 1549 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-432 {}}} CYCLES {}}
set a(0-432) {NAME wi:not#5 TYPE NOT PAR 0-214 XREFS 1550 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-431 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-433) {NAME wi:asn#97 TYPE ASSIGN PAR 0-214 XREFS 1551 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-434 {}}} CYCLES {}}
set a(0-434) {NAME wi:not#6 TYPE NOT PAR 0-214 XREFS 1552 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-433 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-435) {NAME wi:asn#98 TYPE ASSIGN PAR 0-214 XREFS 1553 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-436 {}}} CYCLES {}}
set a(0-436) {NAME wi:not#7 TYPE NOT PAR 0-214 XREFS 1554 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-435 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-437) {NAME wi:asn#99 TYPE ASSIGN PAR 0-214 XREFS 1555 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-438 {}}} CYCLES {}}
set a(0-438) {NAME wi:not#8 TYPE NOT PAR 0-214 XREFS 1556 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-437 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-439) {NAME wi:asn#100 TYPE ASSIGN PAR 0-214 XREFS 1557 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-440 {}}} CYCLES {}}
set a(0-440) {NAME wi:not#9 TYPE NOT PAR 0-214 XREFS 1558 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-439 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-441) {NAME wi:asn#101 TYPE ASSIGN PAR 0-214 XREFS 1559 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-442 {}}} CYCLES {}}
set a(0-442) {NAME wi:not#10 TYPE NOT PAR 0-214 XREFS 1560 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-441 {}}} SUCCS {{258 0 0-445 {}}} CYCLES {}}
set a(0-443) {NAME wi:asn#102 TYPE ASSIGN PAR 0-214 XREFS 1561 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {} SUCCS {{259 0 0-444 {}}} CYCLES {}}
set a(0-444) {NAME wi:not#11 TYPE NOT PAR 0-214 XREFS 1562 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{259 0 0-443 {}}} SUCCS {{259 0 0-445 {}}} CYCLES {}}
set a(0-445) {NAME passe_y:conc#42 TYPE CONCATENATE PAR 0-214 XREFS 1563 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 9 0.9517038636909048} PREDS {{258 0 0-442 {}} {258 0 0-440 {}} {258 0 0-438 {}} {258 0 0-436 {}} {258 0 0-434 {}} {258 0 0-432 {}} {258 0 0-430 {}} {259 0 0-444 {}}} SUCCS {{259 0 0-446 {}}} CYCLES {}}
set a(0-446) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME passe_y:acc#48 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-214 XREFS 1564 LOC {1 0.04649626829853612 1 0.9517038636909048 1 0.9517038636909048 1 0.9999999700023998 9 0.9999999700023998} PREDS {{258 0 0-428 {}} {259 0 0-445 {}}} SUCCS {{259 0 0-447 {}}} CYCLES {}}
set a(0-447) {NAME passe_y:slc#21 TYPE READSLICE PAR 0-214 XREFS 1565 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{259 0 0-446 {}}} SUCCS {{259 0 0-448 {}}} CYCLES {}}
set a(0-448) {NAME passe_y:slc TYPE READSLICE PAR 0-214 XREFS 1566 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{259 0 0-447 {}}} SUCCS {{259 0 0-449 {}}} CYCLES {}}
set a(0-449) {NAME passe_y:not TYPE NOT PAR 0-214 XREFS 1567 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{259 0 0-448 {}}} SUCCS {{259 0 0-450 {}}} CYCLES {}}
set a(0-450) {NAME passe_y:asn#14 TYPE ASSIGN PAR 0-214 XREFS 1568 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{128 0 0-228 {}} {772 0 0-450 {}} {256 0 0-227 {}} {259 0 0-449 {}}} SUCCS {{774 0 0-227 {}} {772 0 0-450 {}}} CYCLES {}}
set a(0-214) {CHI {0-215 0-216 0-217 0-218 0-219 0-220 0-221 0-222 0-223 0-224 0-225 0-226 0-227 0-228 0-229 0-230 0-231 0-232 0-233 0-234 0-235 0-236 0-237 0-238 0-239 0-240 0-241 0-242 0-243 0-244 0-245 0-246 0-247 0-248 0-249 0-250 0-251 0-252 0-253 0-254 0-255 0-256 0-257 0-258 0-259 0-260 0-261 0-262 0-263 0-264 0-265 0-266 0-267 0-268 0-269 0-270 0-271 0-272 0-273 0-274 0-275 0-276 0-277 0-278 0-279 0-280 0-281 0-282 0-283 0-284 0-285 0-286 0-287 0-288 0-289 0-290 0-291 0-292 0-293 0-294 0-295 0-296 0-297 0-298 0-299 0-300 0-301 0-302 0-303 0-304 0-305 0-306 0-307 0-308 0-309 0-310 0-311 0-312 0-313 0-314 0-315 0-316 0-317 0-318 0-319 0-320 0-321 0-322 0-323 0-324 0-325 0-326 0-327 0-328 0-329 0-330 0-331 0-332 0-333 0-334 0-335 0-336 0-337 0-338 0-339 0-340 0-341 0-342 0-343 0-344 0-345 0-346 0-347 0-348 0-349 0-350 0-351 0-352 0-353 0-354 0-355 0-356 0-357 0-358 0-359 0-360 0-361 0-362 0-363 0-364 0-365 0-366 0-367 0-368 0-369 0-370 0-371 0-372 0-373 0-374 0-375 0-376 0-377 0-378 0-379 0-380 0-381 0-382 0-383 0-384 0-385 0-386 0-387 0-388 0-389 0-390 0-391 0-392 0-393 0-394 0-395 0-396 0-397 0-398 0-399 0-400 0-401 0-402 0-403 0-404 0-405 0-406 0-407 0-408 0-409 0-410 0-411 0-412 0-413 0-414 0-415 0-416 0-417 0-418 0-419 0-420 0-421 0-422 0-423 0-424 0-425 0-426 0-427 0-428 0-429 0-430 0-431 0-432 0-433 0-434 0-435 0-436 0-437 0-438 0-439 0-440 0-441 0-442 0-443 0-444 0-445 0-446 0-447 0-448 0-449 0-450} ITERATIONS 256 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 1474560 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 2304 TOTAL_CYCLES_IN 1474560 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1474560 NAME passe_y TYPE LOOP DELAY {61444956.87 ns} PAR 0-189 XREFS 1569 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-193 {}} {130 0 0-194 {}} {130 0 0-195 {}} {130 0 0-196 {}} {130 0 0-197 {}} {130 0 0-198 {}} {130 0 0-199 {}} {130 0 0-200 {}} {130 0 0-201 {}} {130 0 0-202 {}} {130 0 0-203 {}} {130 0 0-204 {}} {130 0 0-205 {}} {130 0 0-206 {}} {130 0 0-207 {}} {130 0 0-208 {}} {130 0 0-209 {}} {130 0 0-210 {}} {130 0 0-211 {}} {130 0 0-212 {}} {258 0 0-192 {}} {774 0 0-453 {}} {64 0 0-191 {}} {259 0 0-213 {}}} SUCCS {{772 0 0-192 {}} {772 0 0-213 {}} {131 0 0-451 {}} {130 0 0-452 {}} {130 0 0-453 {}} {130 0 0-454 {}} {130 0 0-455 {}} {130 0 0-456 {}} {130 0 0-457 {}} {130 0 0-458 {}} {130 0 0-459 {}} {130 0 0-460 {}} {130 0 0-461 {}} {130 0 0-462 {}} {130 0 0-463 {}} {130 0 0-464 {}} {130 0 0-465 {}} {130 0 0-466 {}} {130 0 0-467 {}} {130 0 0-468 {}} {130 0 0-469 {}} {130 0 0-470 {}} {130 0 0-471 {}} {130 0 0-472 {}} {130 0 0-473 {}} {130 0 0-474 {}}} CYCLES {}}
set a(0-451) {NAME passe_x:asn#2 TYPE ASSIGN PAR 0-189 XREFS 1570 LOC {1 0.99999998800096 2 0.9070074274058075 2 0.9070074274058075 2 0.9070074274058075} PREDS {{774 0 0-453 {}} {131 0 0-214 {}}} SUCCS {{259 0 0-452 {}} {256 0 0-453 {}}} CYCLES {}}
set a(0-452) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME passe_x:acc#1 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-189 XREFS 1571 LOC {2 0.0 2 0.9070074274058075 2 0.9070074274058075 2 0.952603749700024 2 0.952603749700024} PREDS {{130 0 0-214 {}} {259 0 0-451 {}}} SUCCS {{259 0 0-453 {}} {258 0 0-454 {}}} CYCLES {}}
set a(0-453) {NAME passe_x:asn(Trans_Ond:y#1.sva) TYPE ASSIGN PAR 0-189 XREFS 1572 LOC {2 0.045596352291816654 2 0.9526037796976242 2 0.9526037796976242 2 0.99999998800096} PREDS {{772 0 0-453 {}} {130 0 0-214 {}} {256 0 0-451 {}} {259 0 0-452 {}}} SUCCS {{774 0 0-214 {}} {774 0 0-451 {}} {772 0 0-453 {}}} CYCLES {}}
set a(0-454) {NAME passe_x:conc TYPE CONCATENATE PAR 0-189 XREFS 1573 LOC {2 0.045596352291816654 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {258 0 0-452 {}}} SUCCS {{258 0 0-470 {}}} CYCLES {}}
set a(0-455) {NAME hi:asn#85 TYPE ASSIGN PAR 0-189 XREFS 1574 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}}} SUCCS {{259 0 0-456 {}}} CYCLES {}}
set a(0-456) {NAME hi:not#3 TYPE NOT PAR 0-189 XREFS 1575 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {259 0 0-455 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-457) {NAME hi:asn#86 TYPE ASSIGN PAR 0-189 XREFS 1576 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}}} SUCCS {{259 0 0-458 {}}} CYCLES {}}
set a(0-458) {NAME hi:not#5 TYPE NOT PAR 0-189 XREFS 1577 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {259 0 0-457 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-459) {NAME hi:asn#87 TYPE ASSIGN PAR 0-189 XREFS 1578 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}}} SUCCS {{259 0 0-460 {}}} CYCLES {}}
set a(0-460) {NAME hi:not#6 TYPE NOT PAR 0-189 XREFS 1579 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {259 0 0-459 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-461) {NAME hi:asn#88 TYPE ASSIGN PAR 0-189 XREFS 1580 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}}} SUCCS {{259 0 0-462 {}}} CYCLES {}}
set a(0-462) {NAME hi:not#7 TYPE NOT PAR 0-189 XREFS 1581 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {259 0 0-461 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-463) {NAME hi:asn#89 TYPE ASSIGN PAR 0-189 XREFS 1582 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}}} SUCCS {{259 0 0-464 {}}} CYCLES {}}
set a(0-464) {NAME hi:not#8 TYPE NOT PAR 0-189 XREFS 1583 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {259 0 0-463 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-465) {NAME hi:asn#90 TYPE ASSIGN PAR 0-189 XREFS 1584 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}}} SUCCS {{259 0 0-466 {}}} CYCLES {}}
set a(0-466) {NAME hi:not#9 TYPE NOT PAR 0-189 XREFS 1585 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {259 0 0-465 {}}} SUCCS {{258 0 0-469 {}}} CYCLES {}}
set a(0-467) {NAME hi:asn#91 TYPE ASSIGN PAR 0-189 XREFS 1586 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}}} SUCCS {{259 0 0-468 {}}} CYCLES {}}
set a(0-468) {NAME hi:not#10 TYPE NOT PAR 0-189 XREFS 1587 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {259 0 0-467 {}}} SUCCS {{259 0 0-469 {}}} CYCLES {}}
set a(0-469) {NAME passe_x:conc#2 TYPE CONCATENATE PAR 0-189 XREFS 1588 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-214 {}} {258 0 0-466 {}} {258 0 0-464 {}} {258 0 0-462 {}} {258 0 0-460 {}} {258 0 0-458 {}} {258 0 0-456 {}} {259 0 0-468 {}}} SUCCS {{259 0 0-470 {}}} CYCLES {}}
set a(0-470) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_x:acc#4 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-189 XREFS 1589 LOC {2 0.045596352291816654 2 0.9526037796976242 2 0.9526037796976242 2 0.9999999580033597 2 0.9999999580033597} PREDS {{130 0 0-214 {}} {258 0 0-454 {}} {259 0 0-469 {}}} SUCCS {{259 0 0-471 {}}} CYCLES {}}
set a(0-471) {NAME passe_x:slc#2 TYPE READSLICE PAR 0-189 XREFS 1590 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-214 {}} {259 0 0-470 {}}} SUCCS {{259 0 0-472 {}}} CYCLES {}}
set a(0-472) {NAME passe_x:slc TYPE READSLICE PAR 0-189 XREFS 1591 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-214 {}} {259 0 0-471 {}}} SUCCS {{259 0 0-473 {}}} CYCLES {}}
set a(0-473) {NAME passe_x:not TYPE NOT PAR 0-189 XREFS 1592 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-214 {}} {259 0 0-472 {}}} SUCCS {{259 0 0-474 {}}} CYCLES {}}
set a(0-474) {NAME passe_x:asn#3 TYPE ASSIGN PAR 0-189 XREFS 1593 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-214 {}} {772 0 0-474 {}} {256 0 0-190 {}} {259 0 0-473 {}}} SUCCS {{774 0 0-190 {}} {772 0 0-474 {}}} CYCLES {}}
set a(0-189) {CHI {0-190 0-191 0-192 0-193 0-194 0-195 0-196 0-197 0-198 0-199 0-200 0-201 0-202 0-203 0-204 0-205 0-206 0-207 0-208 0-209 0-210 0-211 0-212 0-213 0-214 0-451 0-452 0-453 0-454 0-455 0-456 0-457 0-458 0-459 0-460 0-461 0-462 0-463 0-464 0-465 0-466 0-467 0-468 0-469 0-470 0-471 0-472 0-473 0-474} ITERATIONS 128 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 1475840 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 256 TOTAL_CYCLES_IN 1280 TOTAL_CYCLES_UNDER 1474560 TOTAL_CYCLES 1475840 NAME passe_x TYPE LOOP DELAY {61498294.47 ns} PAR 0-166 XREFS 1594 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-170 {}} {130 0 0-171 {}} {130 0 0-172 {}} {130 0 0-173 {}} {130 0 0-174 {}} {130 0 0-175 {}} {130 0 0-176 {}} {130 0 0-177 {}} {130 0 0-178 {}} {130 0 0-179 {}} {130 0 0-180 {}} {130 0 0-181 {}} {130 0 0-182 {}} {130 0 0-183 {}} {130 0 0-184 {}} {130 0 0-185 {}} {130 0 0-186 {}} {130 0 0-187 {}} {774 0 0-943 {}} {774 0 0-942 {}} {774 0 0-941 {}} {774 0 0-940 {}} {774 0 0-939 {}} {774 0 0-938 {}} {774 0 0-937 {}} {258 0 0-169 {}} {774 0 0-951 {}} {774 0 0-950 {}} {774 0 0-949 {}} {774 0 0-948 {}} {774 0 0-947 {}} {774 0 0-946 {}} {774 0 0-945 {}} {774 0 0-944 {}} {64 0 0-168 {}} {259 0 0-188 {}}} SUCCS {{772 0 0-169 {}} {772 0 0-188 {}} {131 0 0-475 {}} {130 0 0-476 {}} {130 0 0-477 {}} {130 0 0-478 {}} {130 0 0-479 {}} {130 0 0-480 {}} {130 0 0-482 {}} {130 0 0-483 {}} {130 0 0-484 {}} {130 0 0-485 {}} {130 0 0-486 {}} {130 0 0-487 {}} {130 0 0-488 {}} {130 0 0-489 {}} {130 0 0-490 {}} {130 0 0-491 {}} {130 0 0-492 {}} {130 0 0-493 {}} {130 0 0-494 {}} {130 0 0-495 {}} {130 0 0-496 {}} {130 0 0-497 {}} {130 0 0-498 {}} {130 0 0-499 {}} {130 0 0-500 {}} {130 0 0-894 {}} {130 0 0-895 {}} {130 0 0-896 {}} {130 0 0-897 {}} {130 0 0-898 {}} {130 0 0-899 {}} {130 0 0-900 {}} {130 0 0-901 {}} {130 0 0-902 {}} {130 0 0-903 {}} {130 0 0-904 {}} {130 0 0-905 {}} {130 0 0-906 {}} {130 0 0-907 {}} {130 0 0-908 {}} {130 0 0-909 {}} {130 0 0-910 {}} {130 0 0-911 {}} {130 0 0-912 {}} {130 0 0-913 {}} {130 0 0-914 {}} {130 0 0-915 {}} {130 0 0-916 {}} {130 0 0-917 {}} {130 0 0-918 {}} {130 0 0-919 {}} {130 0 0-920 {}} {130 0 0-921 {}} {130 0 0-922 {}} {130 0 0-923 {}} {130 0 0-924 {}} {130 0 0-925 {}} {130 0 0-926 {}} {130 0 0-927 {}} {130 0 0-928 {}} {130 0 0-929 {}} {130 0 0-930 {}} {130 0 0-931 {}} {130 0 0-932 {}} {130 0 0-933 {}} {130 0 0-934 {}} {130 0 0-935 {}} {130 0 0-936 {}} {130 0 0-937 {}} {130 0 0-938 {}} {130 0 0-939 {}} {130 0 0-940 {}} {130 0 0-941 {}} {130 0 0-942 {}} {130 0 0-943 {}} {130 0 0-944 {}} {130 0 0-945 {}} {130 0 0-946 {}} {130 0 0-947 {}} {130 0 0-948 {}} {130 0 0-949 {}} {130 0 0-950 {}} {130 0 0-951 {}} {130 0 0-952 {}} {130 0 0-953 {}} {130 0 0-954 {}} {130 0 0-955 {}} {130 0 0-956 {}} {130 0 0-957 {}} {130 0 0-958 {}} {130 0 0-959 {}}} CYCLES {}}
set a(0-475) {NAME levels:if:slc(nbLevels#1) TYPE READSLICE PAR 0-166 XREFS 1595 LOC {1 0.99999998800096 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{131 0 0-189 {}}} SUCCS {{258 0 0-480 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-476) {NAME i:asn TYPE ASSIGN PAR 0-166 XREFS 1596 LOC {1 0.99999998800096 1 0.99999998800096 1 0.99999998800096 2 0.9355051475881929} PREDS {{130 0 0-189 {}} {774 0 0-936 {}}} SUCCS {{259 0 0-477 {}} {130 0 0-500 {}} {256 0 0-936 {}}} CYCLES {}}
set a(0-477) {NAME i:slc(i#1.sg1)#1 TYPE READSLICE PAR 0-166 XREFS 1597 LOC {1 0.99999998800096 1 0.99999998800096 1 0.99999998800096 2 0.9355051475881929} PREDS {{130 0 0-189 {}} {259 0 0-476 {}}} SUCCS {{258 0 0-479 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-478) {NAME levels:if:slc(nbLevels#1)#3 TYPE READSLICE PAR 0-166 XREFS 1598 LOC {1 0.99999998800096 2 0.9355051475881929 2 0.9355051475881929 2 0.9355051475881929} PREDS {{130 0 0-189 {}}} SUCCS {{259 0 0-479 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-479) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_equal(2) AREA_SCORE 2.03 QUANTITY 1 NAME levels:if:equal TYPE EQUAL DELAY {0.63 ns} LIBRARY_DELAY {0.63 ns} PAR 0-166 XREFS 1599 LOC {2 0.0 2 0.9355051475881929 2 0.9355051475881929 2 0.954403605711543 2 0.954403605711543} PREDS {{130 0 0-189 {}} {258 0 0-477 {}} {259 0 0-478 {}}} SUCCS {{259 0 0-480 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-480) {NAME levels:nand TYPE NAND PAR 0-166 XREFS 1600 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{130 0 0-189 {}} {258 0 0-475 {}} {259 0 0-479 {}}} SUCCS {{259 0 0-481 {}} {130 0 0-500 {}} {258 0 0-895 {}} {258 0 0-899 {}} {258 0 0-902 {}} {258 0 0-905 {}} {258 0 0-908 {}} {258 0 0-911 {}} {258 0 0-913 {}} {258 0 0-917 {}} {258 0 0-920 {}} {258 0 0-923 {}} {258 0 0-926 {}} {258 0 0-929 {}} {258 0 0-932 {}}} CYCLES {}}
set a(0-481) {NAME levels:sel TYPE SELECT PAR 0-166 XREFS 1601 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{259 0 0-480 {}}} SUCCS {{131 0 0-482 {}} {146 0 0-483 {}} {146 0 0-484 {}} {146 0 0-485 {}} {146 0 0-486 {}} {146 0 0-487 {}} {146 0 0-488 {}} {146 0 0-489 {}} {146 0 0-490 {}} {146 0 0-491 {}} {146 0 0-492 {}} {146 0 0-493 {}} {146 0 0-494 {}} {146 0 0-495 {}} {146 0 0-496 {}} {146 0 0-497 {}} {146 0 0-498 {}} {130 0 0-499 {}} {130 0 0-500 {}} {130 0 0-779 {}} {146 0 0-780 {}} {146 0 0-781 {}} {146 0 0-782 {}} {146 0 0-783 {}} {146 0 0-784 {}} {146 0 0-785 {}} {146 0 0-786 {}} {146 0 0-787 {}} {146 0 0-788 {}} {146 0 0-789 {}} {146 0 0-790 {}} {146 0 0-791 {}} {146 0 0-792 {}} {146 0 0-793 {}} {146 0 0-794 {}} {146 0 0-795 {}} {146 0 0-796 {}} {146 0 0-797 {}} {130 0 0-798 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-482) {NAME passe_x#1:asn(Trans_Ond#1:y) TYPE ASSIGN PAR 0-166 XREFS 1602 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.99999998800096} PREDS {{130 0 0-189 {}} {772 0 0-500 {}} {131 0 0-481 {}}} SUCCS {{258 0 0-500 {}}} CYCLES {}}
set a(0-483) {NAME hi:asn#92 TYPE ASSIGN PAR 0-166 XREFS 1603 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {774 0 0-937 {}}} SUCCS {{259 0 0-484 {}} {130 0 0-500 {}} {256 0 0-937 {}}} CYCLES {}}
set a(0-484) {NAME hi:not#29 TYPE NOT PAR 0-166 XREFS 1604 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-483 {}}} SUCCS {{258 0 0-495 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-485) {NAME hi:asn#93 TYPE ASSIGN PAR 0-166 XREFS 1605 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {774 0 0-938 {}}} SUCCS {{259 0 0-486 {}} {130 0 0-500 {}} {256 0 0-938 {}}} CYCLES {}}
set a(0-486) {NAME hi:not#30 TYPE NOT PAR 0-166 XREFS 1606 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-485 {}}} SUCCS {{258 0 0-495 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-487) {NAME hi:asn#94 TYPE ASSIGN PAR 0-166 XREFS 1607 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {774 0 0-939 {}}} SUCCS {{259 0 0-488 {}} {130 0 0-500 {}} {256 0 0-939 {}}} CYCLES {}}
set a(0-488) {NAME hi:not#31 TYPE NOT PAR 0-166 XREFS 1608 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-487 {}}} SUCCS {{258 0 0-495 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-489) {NAME hi:asn#95 TYPE ASSIGN PAR 0-166 XREFS 1609 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {774 0 0-940 {}}} SUCCS {{259 0 0-490 {}} {130 0 0-500 {}} {256 0 0-940 {}}} CYCLES {}}
set a(0-490) {NAME hi:not#32 TYPE NOT PAR 0-166 XREFS 1610 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-489 {}}} SUCCS {{258 0 0-495 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-491) {NAME hi:asn#96 TYPE ASSIGN PAR 0-166 XREFS 1611 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {774 0 0-941 {}}} SUCCS {{259 0 0-492 {}} {130 0 0-500 {}} {256 0 0-941 {}}} CYCLES {}}
set a(0-492) {NAME hi:not#33 TYPE NOT PAR 0-166 XREFS 1612 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-491 {}}} SUCCS {{258 0 0-495 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-493) {NAME hi:asn#97 TYPE ASSIGN PAR 0-166 XREFS 1613 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {774 0 0-942 {}}} SUCCS {{259 0 0-494 {}} {130 0 0-500 {}} {256 0 0-942 {}}} CYCLES {}}
set a(0-494) {NAME hi:not#34 TYPE NOT PAR 0-166 XREFS 1614 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-493 {}}} SUCCS {{259 0 0-495 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-495) {NAME passe_x#1:conc#1 TYPE CONCATENATE PAR 0-166 XREFS 1615 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9544036357091432} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {258 0 0-492 {}} {258 0 0-490 {}} {258 0 0-488 {}} {258 0 0-486 {}} {258 0 0-484 {}} {259 0 0-494 {}}} SUCCS {{259 0 0-496 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-496) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME passe_x#1:acc#3 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-166 XREFS 1616 LOC {2 0.018898488120950324 2 0.9544036357091432 2 0.9544036357091432 2 0.9999999580033597 2 0.9999999580033597} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-495 {}}} SUCCS {{259 0 0-497 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-497) {NAME passe_x#1:slc#1 TYPE READSLICE PAR 0-166 XREFS 1617 LOC {2 0.06449484041276698 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-496 {}}} SUCCS {{259 0 0-498 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-498) {NAME passe_x#1:not#4 TYPE NOT PAR 0-166 XREFS 1618 LOC {2 0.06449484041276698 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{146 0 0-481 {}} {130 0 0-189 {}} {259 0 0-497 {}}} SUCCS {{259 0 0-499 {}} {130 0 0-500 {}}} CYCLES {}}
set a(0-499) {NAME passe_x#1:asn TYPE ASSIGN PAR 0-166 XREFS 1619 LOC {2 0.06449484041276698 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-481 {}} {130 0 0-189 {}} {772 0 0-500 {}} {259 0 0-498 {}}} SUCCS {{259 0 0-500 {}}} CYCLES {}}
set a(0-501) {NAME passe_x#1:asn#1 TYPE ASSIGN PAR 0-500 XREFS 1620 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{774 0 0-778 {}}} SUCCS {{259 0 0-502 {}} {256 0 0-778 {}}} CYCLES {}}
set a(0-502) {NAME break(passe_x#1) TYPE TERMINATE PAR 0-500 XREFS 1621 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-501 {}}} SUCCS {{129 0 0-503 {}} {128 0 0-522 {}} {64 0 0-523 {}}} CYCLES {}}
set a(0-503) {NAME passe_y#1:asn(Trans_Ond#1:x) TYPE ASSIGN PAR 0-500 XREFS 1622 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{772 0 0-523 {}} {129 0 0-502 {}}} SUCCS {{258 0 0-523 {}}} CYCLES {}}
set a(0-504) {NAME wi:asn#103 TYPE ASSIGN PAR 0-500 XREFS 1623 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {} SUCCS {{259 0 0-505 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-505) {NAME wi:not#33 TYPE NOT PAR 0-500 XREFS 1624 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-504 {}}} SUCCS {{258 0 0-518 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-506) {NAME wi:asn#104 TYPE ASSIGN PAR 0-500 XREFS 1625 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {} SUCCS {{259 0 0-507 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-507) {NAME wi:not#34 TYPE NOT PAR 0-500 XREFS 1626 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-506 {}}} SUCCS {{258 0 0-518 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-508) {NAME wi:asn#105 TYPE ASSIGN PAR 0-500 XREFS 1627 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {} SUCCS {{259 0 0-509 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-509) {NAME wi:not#35 TYPE NOT PAR 0-500 XREFS 1628 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-508 {}}} SUCCS {{258 0 0-518 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-510) {NAME wi:asn#106 TYPE ASSIGN PAR 0-500 XREFS 1629 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {} SUCCS {{259 0 0-511 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-511) {NAME wi:not#36 TYPE NOT PAR 0-500 XREFS 1630 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-510 {}}} SUCCS {{258 0 0-518 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-512) {NAME wi:asn#107 TYPE ASSIGN PAR 0-500 XREFS 1631 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {} SUCCS {{259 0 0-513 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-513) {NAME wi:not#37 TYPE NOT PAR 0-500 XREFS 1632 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-512 {}}} SUCCS {{258 0 0-518 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-514) {NAME wi:asn#108 TYPE ASSIGN PAR 0-500 XREFS 1633 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {} SUCCS {{259 0 0-515 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-515) {NAME wi:not#38 TYPE NOT PAR 0-500 XREFS 1634 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-514 {}}} SUCCS {{258 0 0-518 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-516) {NAME wi:asn#109 TYPE ASSIGN PAR 0-500 XREFS 1635 LOC {0 0.99999998800096 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {} SUCCS {{259 0 0-517 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-517) {NAME wi:not#39 TYPE NOT PAR 0-500 XREFS 1636 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{259 0 0-516 {}}} SUCCS {{259 0 0-518 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-518) {NAME passe_y#1:conc#43 TYPE CONCATENATE PAR 0-500 XREFS 1637 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9535037197024238} PREDS {{258 0 0-515 {}} {258 0 0-513 {}} {258 0 0-511 {}} {258 0 0-509 {}} {258 0 0-507 {}} {258 0 0-505 {}} {259 0 0-517 {}}} SUCCS {{259 0 0-519 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-519) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME passe_y#1:acc#42 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-500 XREFS 1638 LOC {1 0.0 1 0.9535037197024238 1 0.9535037197024238 1 0.9999999700023997 1 0.9999999700023997} PREDS {{259 0 0-518 {}}} SUCCS {{259 0 0-520 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-520) {NAME passe_y#1:slc#20 TYPE READSLICE PAR 0-500 XREFS 1639 LOC {1 0.04649626829853612 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-519 {}}} SUCCS {{259 0 0-521 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-521) {NAME passe_y#1:not#4 TYPE NOT PAR 0-500 XREFS 1640 LOC {1 0.04649626829853612 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-520 {}}} SUCCS {{259 0 0-522 {}} {130 0 0-523 {}}} CYCLES {}}
set a(0-522) {NAME passe_y#1:asn TYPE ASSIGN PAR 0-500 XREFS 1641 LOC {1 0.04649626829853612 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{128 0 0-502 {}} {772 0 0-523 {}} {259 0 0-521 {}}} SUCCS {{259 0 0-523 {}}} CYCLES {}}
set a(0-524) {NAME sub#11:asn(sub:sub:return#11.sva#1) TYPE ASSIGN PAR 0-523 XREFS 1642 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 8 0.8956083393328533} PREDS {} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-525) {NAME sub#11:asn(sub:sub:return#11.sva) TYPE ASSIGN PAR 0-523 XREFS 1643 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 8 0.8956083393328533} PREDS {} SUCCS {{258 0 0-719 {}}} CYCLES {}}
set a(0-526) {NAME sub#10:asn(sub:sub:return#10.sva#1) TYPE ASSIGN PAR 0-523 XREFS 1644 LOC {0 0.99999998800096 5 0.8947084233261339 5 0.8947084233261339 8 0.795116390688745} PREDS {} SUCCS {{258 0 0-701 {}}} CYCLES {}}
set a(0-527) {NAME sub#10:asn(sub:sub:return#10.sva) TYPE ASSIGN PAR 0-523 XREFS 1645 LOC {0 0.99999998800096 5 0.8947084233261339 5 0.8947084233261339 8 0.795116390688745} PREDS {} SUCCS {{258 0 0-701 {}}} CYCLES {}}
set a(0-528) {NAME sub#9:asn(sub:sub:return#9.sva#1) TYPE ASSIGN PAR 0-523 XREFS 1646 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 8 0.795116390688745} PREDS {} SUCCS {{258 0 0-689 {}}} CYCLES {}}
set a(0-529) {NAME sub#9:asn(sub:sub:return#9.sva) TYPE ASSIGN PAR 0-523 XREFS 1647 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 8 0.795116390688745} PREDS {} SUCCS {{258 0 0-689 {}}} CYCLES {}}
set a(0-530) {NAME sub#8:asn(sub:sub:return#8.sva#1) TYPE ASSIGN PAR 0-523 XREFS 1648 LOC {0 0.99999998800096 5 0.9487041036717062 5 0.9487041036717062 7 0.8491120710343172} PREDS {} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-531) {NAME sub#8:asn(sub:sub:return#8.sva) TYPE ASSIGN PAR 0-523 XREFS 1649 LOC {0 0.99999998800096 5 0.9487041036717062 5 0.9487041036717062 7 0.8491120710343172} PREDS {} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-532) {NAME sub#7:asn(sub:sub:return#7.sva#1) TYPE ASSIGN PAR 0-523 XREFS 1650 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 7 0.8491120710343172} PREDS {} SUCCS {{258 0 0-670 {}}} CYCLES {}}
set a(0-533) {NAME sub#7:asn(sub:sub:return#7.sva) TYPE ASSIGN PAR 0-523 XREFS 1651 LOC {0 0.99999998800096 3 0.9952003719702424 3 0.9952003719702424 7 0.8491120710343172} PREDS {} SUCCS {{258 0 0-670 {}}} CYCLES {}}
set a(0-534) {NAME sub#6:asn(sub:sub:return#6.sva#1) TYPE ASSIGN PAR 0-523 XREFS 1652 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 6 0.8956083393328533} PREDS {} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-535) {NAME sub#6:asn(sub:sub:return#6.sva) TYPE ASSIGN PAR 0-523 XREFS 1653 LOC {0 0.99999998800096 5 0.9952003719702424 5 0.9952003719702424 6 0.8956083393328533} PREDS {} SUCCS {{258 0 0-622 {}}} CYCLES {}}
set a(0-536) {NAME passe_y#1:asn#1 TYPE ASSIGN PAR 0-523 XREFS 1654 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.99999998800096} PREDS {{774 0 0-756 {}}} SUCCS {{259 0 0-537 {}} {256 0 0-756 {}}} CYCLES {}}
set a(0-537) {NAME break(passe_y#1) TYPE TERMINATE PAR 0-523 XREFS 1655 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.99999998800096} PREDS {{259 0 0-536 {}}} SUCCS {{128 0 0-604 {}} {128 0 0-635 {}} {128 0 0-677 {}} {128 0 0-732 {}} {128 0 0-735 {}} {128 0 0-756 {}}} CYCLES {}}
set a(0-538) {NAME passe_y#1:asn#2 TYPE ASSIGN PAR 0-523 XREFS 1656 LOC {0 0.99999998800096 1 0.8369810175185985 1 0.8369810175185985 4 0.8369810175185985} PREDS {} SUCCS {{259 0 0-539 {}}} CYCLES {}}
set a(0-539) {NAME passe_y#1:conc#44 TYPE CONCATENATE PAR 0-523 XREFS 1657 LOC {0 0.99999998800096 1 0.8369810175185985 1 0.8369810175185985 4 0.8369810175185985} PREDS {{259 0 0-538 {}}} SUCCS {{258 0 0-544 {}}} CYCLES {}}
set a(0-540) {NAME passe_y#1:asn#3 TYPE ASSIGN PAR 0-523 XREFS 1658 LOC {0 0.99999998800096 1 0.8369810175185985 1 0.8369810175185985 4 0.8369810175185985} PREDS {} SUCCS {{258 0 0-543 {}}} CYCLES {}}
set a(0-541) {NAME Trans_Ond#1:x:asn TYPE ASSIGN PAR 0-523 XREFS 1659 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8369810175185985} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-542 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-542) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x) TYPE READSLICE PAR 0-523 XREFS 1660 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8369810175185985} PREDS {{259 0 0-541 {}}} SUCCS {{259 0 0-543 {}}} CYCLES {}}
set a(0-543) {NAME passe_y#1:conc#45 TYPE CONCATENATE PAR 0-523 XREFS 1661 LOC {0 0.99999998800096 1 0.8369810175185985 1 0.8369810175185985 4 0.8369810175185985} PREDS {{258 0 0-540 {}} {259 0 0-542 {}}} SUCCS {{259 0 0-544 {}}} CYCLES {}}
set a(0-544) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#43 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1662 LOC {1 0.0 1 0.8369810175185985 1 0.8369810175185985 1 0.884377195824334 4 0.884377195824334} PREDS {{258 0 0-539 {}} {259 0 0-543 {}}} SUCCS {{259 0 0-545 {}}} CYCLES {}}
set a(0-545) {NAME passe_y#1:slc#21 TYPE READSLICE PAR 0-523 XREFS 1663 LOC {1 0.047396208303335734 1 0.8843772258219342 1 0.8843772258219342 4 0.8843772258219342} PREDS {{259 0 0-544 {}}} SUCCS {{258 0 0-581 {}} {258 0 0-585 {}} {258 0 0-603 {}} {258 0 0-625 {}}} CYCLES {}}
set a(0-546) {NAME Trans_Ond#1:y:asn TYPE ASSIGN PAR 0-523 XREFS 1664 LOC {0 0.99999998800096 1 0.9070074274058075 1 0.9070074274058075 4 0.7913846652267819} PREDS {} SUCCS {{259 0 0-547 {}}} CYCLES {}}
set a(0-547) {NAME Trans_Ond#1:y:conc#5 TYPE CONCATENATE PAR 0-523 XREFS 1665 LOC {0 0.99999998800096 1 0.9070074274058075 1 0.9070074274058075 4 0.7913846652267819} PREDS {{259 0 0-546 {}}} SUCCS {{258 0 0-550 {}}} CYCLES {}}
set a(0-548) {NAME Trans_Ond#1:x:asn#1 TYPE ASSIGN PAR 0-523 XREFS 1666 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.7913846652267819} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-549 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-549) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#9 TYPE READSLICE PAR 0-523 XREFS 1667 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.7913846652267819} PREDS {{259 0 0-548 {}}} SUCCS {{259 0 0-550 {}}} CYCLES {}}
set a(0-550) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,0,8) AREA_SCORE 7.00 QUANTITY 2 NAME passe_y#1:acc#44 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-523 XREFS 1668 LOC {1 0.0 1 0.9070074274058075 1 0.9070074274058075 1 0.952603749700024 4 0.8369809875209984} PREDS {{258 0 0-547 {}} {259 0 0-549 {}}} SUCCS {{258 0 0-553 {}}} CYCLES {}}
set a(0-551) {NAME Trans_Ond#1:y:asn#1 TYPE ASSIGN PAR 0-523 XREFS 1669 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 4 0.8369810175185985} PREDS {} SUCCS {{259 0 0-552 {}}} CYCLES {}}
set a(0-552) {NAME Trans_Ond#1:y:conc#6 TYPE CONCATENATE PAR 0-523 XREFS 1670 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 4 0.8369810175185985} PREDS {{259 0 0-551 {}}} SUCCS {{259 0 0-553 {}}} CYCLES {}}
set a(0-553) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#3 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1671 LOC {1 0.045596352291816654 1 0.9526037796976242 1 0.9526037796976242 1 0.9999999580033597 4 0.884377195824334} PREDS {{258 0 0-550 {}} {259 0 0-552 {}}} SUCCS {{258 0 0-591 {}} {258 0 0-595 {}}} CYCLES {}}
set a(0-554) {NAME passe_y#1:asn#4 TYPE ASSIGN PAR 0-523 XREFS 1672 LOC {0 0.99999998800096 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-555) {NAME passe_y#1:asn#5 TYPE ASSIGN PAR 0-523 XREFS 1673 LOC {0 0.99999998800096 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-556) {NAME passe_y#1:asn#6 TYPE ASSIGN PAR 0-523 XREFS 1674 LOC {0 0.99999998800096 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-557) {NAME passe_y#1:asn#7 TYPE ASSIGN PAR 0-523 XREFS 1675 LOC {0 0.99999998800096 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-558) {NAME passe_y#1:asn#8 TYPE ASSIGN PAR 0-523 XREFS 1676 LOC {0 0.99999998800096 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {} SUCCS {{258 0 0-560 {}}} CYCLES {}}
set a(0-559) {NAME passe_y#1:asn#9 TYPE ASSIGN PAR 0-523 XREFS 1677 LOC {0 0.99999998800096 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {} SUCCS {{259 0 0-560 {}}} CYCLES {}}
set a(0-560) {NAME passe_y#1:conc#34 TYPE CONCATENATE PAR 0-523 XREFS 1678 LOC {0 0.99999998800096 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {{258 0 0-558 {}} {258 0 0-557 {}} {258 0 0-556 {}} {258 0 0-555 {}} {258 0 0-554 {}} {259 0 0-559 {}}} SUCCS {{258 0 0-575 {}}} CYCLES {}}
set a(0-561) {NAME passe_y#1:asn#10 TYPE ASSIGN PAR 0-523 XREFS 1679 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {} SUCCS {{259 0 0-562 {}}} CYCLES {}}
set a(0-562) {NAME passe_y#1:conc#46 TYPE CONCATENATE PAR 0-523 XREFS 1680 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {{259 0 0-561 {}}} SUCCS {{258 0 0-573 {}}} CYCLES {}}
set a(0-563) {NAME hi:asn#98 TYPE ASSIGN PAR 0-523 XREFS 1681 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {} SUCCS {{258 0 0-569 {}}} CYCLES {}}
set a(0-564) {NAME hi:asn#99 TYPE ASSIGN PAR 0-523 XREFS 1682 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {} SUCCS {{258 0 0-569 {}}} CYCLES {}}
set a(0-565) {NAME hi:asn#100 TYPE ASSIGN PAR 0-523 XREFS 1683 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {} SUCCS {{258 0 0-569 {}}} CYCLES {}}
set a(0-566) {NAME hi:asn#101 TYPE ASSIGN PAR 0-523 XREFS 1684 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {} SUCCS {{258 0 0-569 {}}} CYCLES {}}
set a(0-567) {NAME hi:asn#102 TYPE ASSIGN PAR 0-523 XREFS 1685 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {} SUCCS {{258 0 0-569 {}}} CYCLES {}}
set a(0-568) {NAME hi:asn#103 TYPE ASSIGN PAR 0-523 XREFS 1686 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {} SUCCS {{259 0 0-569 {}}} CYCLES {}}
set a(0-569) {NAME hi:conc#3 TYPE CONCATENATE PAR 0-523 XREFS 1687 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {{258 0 0-567 {}} {258 0 0-566 {}} {258 0 0-565 {}} {258 0 0-564 {}} {258 0 0-563 {}} {259 0 0-568 {}}} SUCCS {{258 0 0-572 {}}} CYCLES {}}
set a(0-570) {NAME Trans_Ond#1:x:asn#2 TYPE ASSIGN PAR 0-523 XREFS 1688 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.7609191264698825} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-571 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-571) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#8 TYPE READSLICE PAR 0-523 XREFS 1689 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.7609191264698825} PREDS {{259 0 0-570 {}}} SUCCS {{259 0 0-572 {}}} CYCLES {}}
set a(0-572) {NAME passe_y#1:conc#47 TYPE CONCATENATE PAR 0-523 XREFS 1690 LOC {0 0.99999998800096 1 0.8068154547636188 1 0.8068154547636188 7 0.7609191264698825} PREDS {{258 0 0-569 {}} {259 0 0-571 {}}} SUCCS {{259 0 0-573 {}}} CYCLES {}}
set a(0-573) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,7,0,8) AREA_SCORE 7.00 QUANTITY 1 NAME passe_y#1:acc#45 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-523 XREFS 1691 LOC {1 0.0 1 0.8068154547636188 1 0.8068154547636188 1 0.8524117770578353 7 0.806515448764099} PREDS {{258 0 0-562 {}} {259 0 0-572 {}}} SUCCS {{259 0 0-574 {}}} CYCLES {}}
set a(0-574) {NAME passe_y#1:slc#22 TYPE READSLICE PAR 0-523 XREFS 1692 LOC {1 0.045596352291816654 1 0.8524118070554356 1 0.8524118070554356 7 0.806515478761699} PREDS {{259 0 0-573 {}}} SUCCS {{259 0 0-575 {}}} CYCLES {}}
set a(0-575) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME passe_y#1:acc#46 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-523 XREFS 1693 LOC {1 0.045596352291816654 1 0.8524118070554356 1 0.8524118070554356 1 0.8989080573554116 7 0.853011729061675} PREDS {{258 0 0-560 {}} {259 0 0-574 {}}} SUCCS {{258 0 0-578 {}}} CYCLES {}}
set a(0-576) {NAME Trans_Ond#1:y:asn#2 TYPE ASSIGN PAR 0-523 XREFS 1694 LOC {0 0.99999998800096 1 0.8989080753539718 1 0.8989080753539718 7 0.8530117470602352} PREDS {} SUCCS {{259 0 0-577 {}}} CYCLES {}}
set a(0-577) {NAME Trans_Ond#1:y:conc#3 TYPE CONCATENATE PAR 0-523 XREFS 1695 LOC {0 0.99999998800096 1 0.8989080753539718 1 0.8989080753539718 7 0.8530117470602352} PREDS {{259 0 0-576 {}}} SUCCS {{259 0 0-578 {}}} CYCLES {}}
set a(0-578) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#10 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1696 LOC {1 0.09209262059035278 1 0.8989080753539718 1 0.8989080753539718 1 0.9463042536597073 7 0.9004079253659707} PREDS {{258 0 0-575 {}} {259 0 0-577 {}}} SUCCS {{258 0 0-676 {}} {258 0 0-722 {}}} CYCLES {}}
set a(0-579) {NAME Trans_Ond#1:x:asn#3 TYPE ASSIGN PAR 0-523 XREFS 1697 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-580 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-580) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#4 TYPE READSLICE PAR 0-523 XREFS 1698 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{259 0 0-579 {}}} SUCCS {{259 0 0-581 {}}} CYCLES {}}
set a(0-581) {NAME passe_y#1:conc#39 TYPE CONCATENATE PAR 0-523 XREFS 1699 LOC {1 0.047396208303335734 1 0.8843772258219342 1 0.8843772258219342 4 0.8843772258219342} PREDS {{258 0 0-545 {}} {259 0 0-580 {}}} SUCCS {{259 0 0-582 {}}} CYCLES {}}
set a(0-582) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Dst:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-523 XREFS 1700 LOC {1 1.0 1 1.0 1 1.0 2 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-581 {}}} SUCCS {{258 0 0-587 {}} {258 0 0-637 {}} {258 0 0-643 {}} {258 0 0-649 {}} {258 0 0-679 {}} {258 0 0-685 {}}} CYCLES {}}
set a(0-583) {NAME passe_y#1:asn#11 TYPE ASSIGN PAR 0-523 XREFS 1701 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-584 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-584) {NAME passe_y#1:slc(Trans_Ond#1:x#1) TYPE READSLICE PAR 0-523 XREFS 1702 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{259 0 0-583 {}}} SUCCS {{259 0 0-585 {}}} CYCLES {}}
set a(0-585) {NAME passe_y#1:conc#40 TYPE CONCATENATE PAR 0-523 XREFS 1703 LOC {1 0.047396208303335734 2 0.8843772258219342 2 0.8843772258219342 4 0.8843772258219342} PREDS {{258 0 0-545 {}} {259 0 0-584 {}}} SUCCS {{259 0 0-586 {}}} CYCLES {}}
set a(0-586) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Dst:rsc.d)#1 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-523 XREFS 1704 LOC {1 1.0 2 1.0 2 1.0 3 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-585 {}}} SUCCS {{259 0 0-587 {}} {258 0 0-636 {}} {258 0 0-644 {}} {258 0 0-648 {}} {258 0 0-680 {}} {258 0 0-684 {}}} CYCLES {}}
set a(0-587) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy#6:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-523 XREFS 1705 LOC {2 0.07379408447324214 3 0.9535037197024238 3 0.9535037197024238 3 0.9999999700023997 5 0.8539116690664746} PREDS {{258 0 0-582 {}} {259 0 0-586 {}}} SUCCS {{259 0 0-588 {}}} CYCLES {}}
set a(0-588) {NAME moy#6:slc TYPE READSLICE PAR 0-523 XREFS 1706 LOC {2 0.12029035277177827 3 0.99999998800096 3 0.99999998800096 5 0.8539116870650347} PREDS {{259 0 0-587 {}}} SUCCS {{258 0 0-599 {}} {258 0 0-606 {}} {258 0 0-612 {}} {258 0 0-618 {}}} CYCLES {}}
set a(0-589) {NAME Trans_Ond#1:x:asn#4 TYPE ASSIGN PAR 0-523 XREFS 1707 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-590 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-590) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#5 TYPE READSLICE PAR 0-523 XREFS 1708 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{259 0 0-589 {}}} SUCCS {{259 0 0-591 {}}} CYCLES {}}
set a(0-591) {NAME passe_y#1:conc#41 TYPE CONCATENATE PAR 0-523 XREFS 1709 LOC {1 0.09299256059515239 3 0.8843772258219342 3 0.8843772258219342 4 0.8843772258219342} PREDS {{258 0 0-553 {}} {259 0 0-590 {}}} SUCCS {{259 0 0-592 {}}} CYCLES {}}
set a(0-592) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Dst:rsc.d)#2 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-523 XREFS 1710 LOC {1 1.0 3 1.0 3 1.0 4 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-591 {}}} SUCCS {{258 0 0-597 {}} {258 0 0-654 {}} {258 0 0-660 {}} {258 0 0-666 {}} {258 0 0-691 {}} {258 0 0-697 {}}} CYCLES {}}
set a(0-593) {NAME passe_y#1:asn#12 TYPE ASSIGN PAR 0-523 XREFS 1711 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-594 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-594) {NAME passe_y#1:slc(Trans_Ond#1:x#1)#1 TYPE READSLICE PAR 0-523 XREFS 1712 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 4 0.8843772258219342} PREDS {{259 0 0-593 {}}} SUCCS {{259 0 0-595 {}}} CYCLES {}}
set a(0-595) {NAME passe_y#1:conc#42 TYPE CONCATENATE PAR 0-523 XREFS 1713 LOC {1 0.09299256059515239 4 0.8843772258219342 4 0.8843772258219342 4 0.8843772258219342} PREDS {{258 0 0-553 {}} {259 0 0-594 {}}} SUCCS {{259 0 0-596 {}}} CYCLES {}}
set a(0-596) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:read_mem(Dst:rsc.d)#3 TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-523 XREFS 1714 LOC {1 1.0 4 1.0 4 1.0 5 0.07379406647468202 5 0.07379406647468202} PREDS {{259 0 0-595 {}}} SUCCS {{259 0 0-597 {}} {258 0 0-653 {}} {258 0 0-661 {}} {258 0 0-665 {}} {258 0 0-692 {}} {258 0 0-696 {}}} CYCLES {}}
set a(0-597) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy#7:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-523 XREFS 1715 LOC {2 0.07379408447324214 5 0.8074154187664987 5 0.8074154187664987 5 0.8539116690664746 5 0.8539116690664746} PREDS {{258 0 0-592 {}} {259 0 0-596 {}}} SUCCS {{259 0 0-598 {}}} CYCLES {}}
set a(0-598) {NAME moy#7:slc TYPE READSLICE PAR 0-523 XREFS 1716 LOC {2 0.12029035277177827 5 0.8539116870650347 5 0.8539116870650347 5 0.8539116870650347} PREDS {{259 0 0-597 {}}} SUCCS {{259 0 0-599 {}} {258 0 0-605 {}} {258 0 0-613 {}} {258 0 0-617 {}}} CYCLES {}}
set a(0-599) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy#8:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-523 XREFS 1717 LOC {2 0.12029035277177827 5 0.8539116870650347 5 0.8539116870650347 5 0.9004079373650107 5 0.9004079373650107} PREDS {{258 0 0-588 {}} {259 0 0-598 {}}} SUCCS {{259 0 0-600 {}}} CYCLES {}}
set a(0-600) {NAME moy#8:slc TYPE READSLICE PAR 0-523 XREFS 1718 LOC {2 0.1667866210703144 5 0.9004079553635709 5 0.9004079553635709 5 0.9004079553635709} PREDS {{259 0 0-599 {}}} SUCCS {{258 0 0-604 {}}} CYCLES {}}
set a(0-601) {NAME Trans_Ond#1:x:asn#5 TYPE ASSIGN PAR 0-523 XREFS 1719 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.9004079553635709} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-602 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-602) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#1 TYPE READSLICE PAR 0-523 XREFS 1720 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 5 0.9004079553635709} PREDS {{259 0 0-601 {}}} SUCCS {{259 0 0-603 {}}} CYCLES {}}
set a(0-603) {NAME Trans_Ond#1:ad1:conc TYPE CONCATENATE PAR 0-523 XREFS 1721 LOC {1 0.047396208303335734 5 0.9004079553635709 5 0.9004079553635709 5 0.9004079553635709} PREDS {{258 0 0-545 {}} {259 0 0-602 {}}} SUCCS {{259 0 0-604 {}}} CYCLES {}}
set a(0-604) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-523 XREFS 1722 LOC {2 1.0 5 1.0 5 1.0 6 0.0029997300215982726 6 0.0029997300215982726} PREDS {{128 0 0-537 {}} {774 0 0-604 {}} {774 0 0-635 {}} {774 0 0-677 {}} {774 0 0-732 {}} {258 0 0-600 {}} {259 0 0-603 {}}} SUCCS {{774 0 0-604 {}} {258 0 0-635 {}} {258 0 0-677 {}} {258 0 0-732 {}}} CYCLES {}}
set a(0-605) {NAME sub#6:if:conc TYPE CONCATENATE PAR 0-523 XREFS 1723 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 6 0.7999160067194625} PREDS {{258 0 0-598 {}}} SUCCS {{258 0 0-608 {}}} CYCLES {}}
set a(0-606) {NAME sub#6:not TYPE NOT PAR 0-523 XREFS 1724 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 6 0.7999160067194625} PREDS {{258 0 0-588 {}}} SUCCS {{259 0 0-607 {}}} CYCLES {}}
set a(0-607) {NAME sub#6:if:conc#2 TYPE CONCATENATE PAR 0-523 XREFS 1725 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 6 0.7999160067194625} PREDS {{259 0 0-606 {}}} SUCCS {{259 0 0-608 {}}} CYCLES {}}
set a(0-608) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub#6:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-523 XREFS 1726 LOC {2 0.12029035277177827 5 0.8995080393568514 5 0.8995080393568514 5 0.9478041456683465 6 0.8482121130309576} PREDS {{258 0 0-605 {}} {259 0 0-607 {}}} SUCCS {{259 0 0-609 {}}} CYCLES {}}
set a(0-609) {NAME sub#6:if:slc TYPE READSLICE PAR 0-523 XREFS 1727 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{259 0 0-608 {}}} SUCCS {{259 0 0-610 {}}} CYCLES {}}
set a(0-610) {NAME sub#6:slc TYPE READSLICE PAR 0-523 XREFS 1728 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{259 0 0-609 {}}} SUCCS {{259 0 0-611 {}} {258 0 0-622 {}}} CYCLES {}}
set a(0-611) {NAME sub#6:sel TYPE SELECT PAR 0-523 XREFS 1729 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{259 0 0-610 {}}} SUCCS {{146 0 0-612 {}} {146 0 0-613 {}} {146 0 0-614 {}} {146 0 0-615 {}} {146 0 0-616 {}} {146 0 0-617 {}} {146 0 0-618 {}} {146 0 0-619 {}} {146 0 0-620 {}} {146 0 0-621 {}}} CYCLES {}}
set a(0-612) {NAME sub#6:if:conc#3 TYPE CONCATENATE PAR 0-523 XREFS 1730 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{146 0 0-611 {}} {258 0 0-588 {}}} SUCCS {{258 0 0-615 {}}} CYCLES {}}
set a(0-613) {NAME sub#6:if:not TYPE NOT PAR 0-523 XREFS 1731 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{146 0 0-611 {}} {258 0 0-598 {}}} SUCCS {{259 0 0-614 {}}} CYCLES {}}
set a(0-614) {NAME sub#6:if:conc#4 TYPE CONCATENATE PAR 0-523 XREFS 1732 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{146 0 0-611 {}} {259 0 0-613 {}}} SUCCS {{259 0 0-615 {}}} CYCLES {}}
set a(0-615) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#6:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1733 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 6 0.8956083093352531} PREDS {{146 0 0-611 {}} {258 0 0-612 {}} {259 0 0-614 {}}} SUCCS {{259 0 0-616 {}}} CYCLES {}}
set a(0-616) {NAME sub#6:if:slc#1 TYPE READSLICE PAR 0-523 XREFS 1734 LOC {2 0.21598268538516918 5 0.9952003719702424 5 0.9952003719702424 6 0.8956083393328533} PREDS {{146 0 0-611 {}} {259 0 0-615 {}}} SUCCS {{259 0 0-622 {}}} CYCLES {}}
set a(0-617) {NAME sub#6:else:conc TYPE CONCATENATE PAR 0-523 XREFS 1735 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{146 0 0-611 {}} {258 0 0-598 {}}} SUCCS {{258 0 0-620 {}}} CYCLES {}}
set a(0-618) {NAME sub#6:else:not TYPE NOT PAR 0-523 XREFS 1736 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{146 0 0-611 {}} {258 0 0-588 {}}} SUCCS {{259 0 0-619 {}}} CYCLES {}}
set a(0-619) {NAME sub#6:else:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1737 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 6 0.8482121310295176} PREDS {{146 0 0-611 {}} {259 0 0-618 {}}} SUCCS {{259 0 0-620 {}}} CYCLES {}}
set a(0-620) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#6:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1738 LOC {2 0.16858647708183344 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 6 0.8956083093352531} PREDS {{146 0 0-611 {}} {258 0 0-617 {}} {259 0 0-619 {}}} SUCCS {{259 0 0-621 {}}} CYCLES {}}
set a(0-621) {NAME sub#6:else:slc TYPE READSLICE PAR 0-523 XREFS 1739 LOC {2 0.21598268538516918 5 0.9952003719702424 5 0.9952003719702424 6 0.8956083393328533} PREDS {{146 0 0-611 {}} {259 0 0-620 {}}} SUCCS {{259 0 0-622 {}}} CYCLES {}}
set a(0-622) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#6:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-523 XREFS 1740 LOC {2 0.21598268538516918 5 0.9952003719702424 5 0.9952003719702424 5 0.9999999580033597 6 0.9004079253659707} PREDS {{258 0 0-610 {}} {258 0 0-534 {}} {258 0 0-535 {}} {259 0 0-621 {}} {259 0 0-616 {}}} SUCCS {{258 0 0-635 {}}} CYCLES {}}
set a(0-623) {NAME Trans_Ond#1:x:asn#6 TYPE ASSIGN PAR 0-523 XREFS 1741 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 6 0.847612179025678} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-624 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-624) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#10 TYPE READSLICE PAR 0-523 XREFS 1742 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 6 0.847612179025678} PREDS {{259 0 0-623 {}}} SUCCS {{259 0 0-625 {}}} CYCLES {}}
set a(0-625) {NAME passe_y#1:conc#10 TYPE CONCATENATE PAR 0-523 XREFS 1743 LOC {1 0.047396208303335734 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {{258 0 0-545 {}} {259 0 0-624 {}}} SUCCS {{258 0 0-634 {}}} CYCLES {}}
set a(0-626) {NAME wi:asn#110 TYPE ASSIGN PAR 0-523 XREFS 1744 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {} SUCCS {{258 0 0-633 {}}} CYCLES {}}
set a(0-627) {NAME wi:asn#111 TYPE ASSIGN PAR 0-523 XREFS 1745 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {} SUCCS {{258 0 0-633 {}}} CYCLES {}}
set a(0-628) {NAME wi:asn#112 TYPE ASSIGN PAR 0-523 XREFS 1746 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {} SUCCS {{258 0 0-633 {}}} CYCLES {}}
set a(0-629) {NAME wi:asn#113 TYPE ASSIGN PAR 0-523 XREFS 1747 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {} SUCCS {{258 0 0-633 {}}} CYCLES {}}
set a(0-630) {NAME wi:asn#114 TYPE ASSIGN PAR 0-523 XREFS 1748 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {} SUCCS {{258 0 0-633 {}}} CYCLES {}}
set a(0-631) {NAME wi:asn#115 TYPE ASSIGN PAR 0-523 XREFS 1749 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {} SUCCS {{258 0 0-633 {}}} CYCLES {}}
set a(0-632) {NAME wi:asn#116 TYPE ASSIGN PAR 0-523 XREFS 1750 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {} SUCCS {{259 0 0-633 {}}} CYCLES {}}
set a(0-633) {NAME wi:conc#6 TYPE CONCATENATE PAR 0-523 XREFS 1751 LOC {0 0.99999998800096 1 0.947204211663067 1 0.947204211663067 6 0.847612179025678} PREDS {{258 0 0-631 {}} {258 0 0-630 {}} {258 0 0-629 {}} {258 0 0-628 {}} {258 0 0-627 {}} {258 0 0-626 {}} {259 0 0-632 {}}} SUCCS {{259 0 0-634 {}}} CYCLES {}}
set a(0-634) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(15,0,7,0,15) AREA_SCORE 15.00 QUANTITY 1 NAME passe_y#1:acc#7 TYPE ACCU DELAY {1.76 ns} LIBRARY_DELAY {1.76 ns} PAR 0-523 XREFS 1752 LOC {1 0.047396208303335734 1 0.947204211663067 1 0.947204211663067 1 0.9999999580033598 6 0.9004079253659708} PREDS {{258 0 0-625 {}} {259 0 0-633 {}}} SUCCS {{259 0 0-635 {}}} CYCLES {}}
set a(0-635) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d)#1 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-523 XREFS 1753 LOC {3 1.0 6 1.0 6 1.0 7 0.0029997300215982726 7 0.0029997300215982726} PREDS {{128 0 0-537 {}} {774 0 0-635 {}} {774 0 0-677 {}} {774 0 0-732 {}} {258 0 0-604 {}} {258 0 0-622 {}} {259 0 0-634 {}}} SUCCS {{774 0 0-604 {}} {774 0 0-635 {}} {258 0 0-677 {}} {258 0 0-732 {}}} CYCLES {}}
set a(0-636) {NAME sub#7:if:conc TYPE CONCATENATE PAR 0-523 XREFS 1754 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 7 0.7534197384209262} PREDS {{258 0 0-586 {}}} SUCCS {{258 0 0-639 {}}} CYCLES {}}
set a(0-637) {NAME sub#7:not TYPE NOT PAR 0-523 XREFS 1755 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 7 0.7534197384209262} PREDS {{258 0 0-582 {}}} SUCCS {{259 0 0-638 {}}} CYCLES {}}
set a(0-638) {NAME sub#7:if:conc#2 TYPE CONCATENATE PAR 0-523 XREFS 1756 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 7 0.7534197384209262} PREDS {{259 0 0-637 {}}} SUCCS {{259 0 0-639 {}}} CYCLES {}}
set a(0-639) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub#7:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-523 XREFS 1757 LOC {2 0.07379408447324214 3 0.8995080393568514 3 0.8995080393568514 3 0.9478041456683465 7 0.8017158447324213} PREDS {{258 0 0-636 {}} {259 0 0-638 {}}} SUCCS {{259 0 0-640 {}}} CYCLES {}}
set a(0-640) {NAME sub#7:if:slc#1 TYPE READSLICE PAR 0-523 XREFS 1758 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{259 0 0-639 {}}} SUCCS {{259 0 0-641 {}}} CYCLES {}}
set a(0-641) {NAME sub#7:if:slc TYPE READSLICE PAR 0-523 XREFS 1759 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{259 0 0-640 {}}} SUCCS {{259 0 0-642 {}} {258 0 0-670 {}} {258 0 0-678 {}} {258 0 0-689 {}}} CYCLES {}}
set a(0-642) {NAME sub#7:sel TYPE SELECT PAR 0-523 XREFS 1760 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{259 0 0-641 {}}} SUCCS {{146 0 0-643 {}} {146 0 0-644 {}} {146 0 0-645 {}} {146 0 0-646 {}} {146 0 0-647 {}} {146 0 0-648 {}} {146 0 0-649 {}} {146 0 0-650 {}} {146 0 0-651 {}} {146 0 0-652 {}}} CYCLES {}}
set a(0-643) {NAME sub#7:if:conc#3 TYPE CONCATENATE PAR 0-523 XREFS 1761 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{146 0 0-642 {}} {258 0 0-582 {}}} SUCCS {{258 0 0-646 {}}} CYCLES {}}
set a(0-644) {NAME sub#7:if:not TYPE NOT PAR 0-523 XREFS 1762 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{146 0 0-642 {}} {258 0 0-586 {}}} SUCCS {{259 0 0-645 {}}} CYCLES {}}
set a(0-645) {NAME sub#7:if:conc#4 TYPE CONCATENATE PAR 0-523 XREFS 1763 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{146 0 0-642 {}} {259 0 0-644 {}}} SUCCS {{259 0 0-646 {}}} CYCLES {}}
set a(0-646) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#7:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1764 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 7 0.849112041036717} PREDS {{146 0 0-642 {}} {258 0 0-643 {}} {259 0 0-645 {}}} SUCCS {{259 0 0-647 {}}} CYCLES {}}
set a(0-647) {NAME sub#7:if:slc#2 TYPE READSLICE PAR 0-523 XREFS 1765 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 7 0.8491120710343172} PREDS {{146 0 0-642 {}} {259 0 0-646 {}}} SUCCS {{258 0 0-670 {}}} CYCLES {}}
set a(0-648) {NAME sub#7:else:conc TYPE CONCATENATE PAR 0-523 XREFS 1766 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{146 0 0-642 {}} {258 0 0-586 {}}} SUCCS {{258 0 0-651 {}}} CYCLES {}}
set a(0-649) {NAME sub#7:else:not TYPE NOT PAR 0-523 XREFS 1767 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{146 0 0-642 {}} {258 0 0-582 {}}} SUCCS {{259 0 0-650 {}}} CYCLES {}}
set a(0-650) {NAME sub#7:else:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1768 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 7 0.8017158627309815} PREDS {{146 0 0-642 {}} {259 0 0-649 {}}} SUCCS {{259 0 0-651 {}}} CYCLES {}}
set a(0-651) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#7:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1769 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 7 0.849112041036717} PREDS {{146 0 0-642 {}} {258 0 0-648 {}} {259 0 0-650 {}}} SUCCS {{259 0 0-652 {}}} CYCLES {}}
set a(0-652) {NAME sub#7:else:slc TYPE READSLICE PAR 0-523 XREFS 1770 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 7 0.8491120710343172} PREDS {{146 0 0-642 {}} {259 0 0-651 {}}} SUCCS {{258 0 0-670 {}}} CYCLES {}}
set a(0-653) {NAME sub#8:if:conc TYPE CONCATENATE PAR 0-523 XREFS 1771 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 7 0.7534197384209262} PREDS {{258 0 0-596 {}}} SUCCS {{258 0 0-656 {}}} CYCLES {}}
set a(0-654) {NAME sub#8:not TYPE NOT PAR 0-523 XREFS 1772 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 7 0.7534197384209262} PREDS {{258 0 0-592 {}}} SUCCS {{259 0 0-655 {}}} CYCLES {}}
set a(0-655) {NAME sub#8:if:conc#2 TYPE CONCATENATE PAR 0-523 XREFS 1773 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 7 0.7534197384209262} PREDS {{259 0 0-654 {}}} SUCCS {{259 0 0-656 {}}} CYCLES {}}
set a(0-656) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub#8:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-523 XREFS 1774 LOC {2 0.07379408447324214 5 0.799016090712743 5 0.799016090712743 5 0.8473121970242381 7 0.8017158447324213} PREDS {{258 0 0-653 {}} {259 0 0-655 {}}} SUCCS {{259 0 0-657 {}}} CYCLES {}}
set a(0-657) {NAME sub#8:if:slc#1 TYPE READSLICE PAR 0-523 XREFS 1775 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 7 0.8017158627309815} PREDS {{259 0 0-656 {}}} SUCCS {{259 0 0-658 {}}} CYCLES {}}
set a(0-658) {NAME sub#8:if:slc TYPE READSLICE PAR 0-523 XREFS 1776 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 7 0.8017158627309815} PREDS {{259 0 0-657 {}}} SUCCS {{259 0 0-659 {}} {258 0 0-671 {}} {258 0 0-690 {}} {258 0 0-701 {}}} CYCLES {}}
set a(0-659) {NAME sub#8:sel TYPE SELECT PAR 0-523 XREFS 1777 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.8017158627309815} PREDS {{259 0 0-658 {}}} SUCCS {{146 0 0-660 {}} {146 0 0-661 {}} {146 0 0-662 {}} {146 0 0-663 {}} {146 0 0-664 {}} {146 0 0-665 {}} {146 0 0-666 {}} {146 0 0-667 {}} {146 0 0-668 {}} {146 0 0-669 {}}} CYCLES {}}
set a(0-660) {NAME sub#8:if:conc#3 TYPE CONCATENATE PAR 0-523 XREFS 1778 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.8017158627309815} PREDS {{146 0 0-659 {}} {258 0 0-592 {}}} SUCCS {{258 0 0-663 {}}} CYCLES {}}
set a(0-661) {NAME sub#8:if:not TYPE NOT PAR 0-523 XREFS 1779 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.8017158627309815} PREDS {{146 0 0-659 {}} {258 0 0-596 {}}} SUCCS {{259 0 0-662 {}}} CYCLES {}}
set a(0-662) {NAME sub#8:if:conc#4 TYPE CONCATENATE PAR 0-523 XREFS 1780 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.8017158627309815} PREDS {{146 0 0-659 {}} {259 0 0-661 {}}} SUCCS {{259 0 0-663 {}}} CYCLES {}}
set a(0-663) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#8:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1781 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 5 0.948704073674106 7 0.849112041036717} PREDS {{146 0 0-659 {}} {258 0 0-660 {}} {259 0 0-662 {}}} SUCCS {{259 0 0-664 {}}} CYCLES {}}
set a(0-664) {NAME sub#8:if:slc#2 TYPE READSLICE PAR 0-523 XREFS 1782 LOC {2 0.16948641708663306 5 0.9487041036717062 5 0.9487041036717062 7 0.8491120710343172} PREDS {{146 0 0-659 {}} {259 0 0-663 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-665) {NAME sub#8:else:conc TYPE CONCATENATE PAR 0-523 XREFS 1783 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.8017158627309815} PREDS {{146 0 0-659 {}} {258 0 0-596 {}}} SUCCS {{258 0 0-668 {}}} CYCLES {}}
set a(0-666) {NAME sub#8:else:not TYPE NOT PAR 0-523 XREFS 1784 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.8017158627309815} PREDS {{146 0 0-659 {}} {258 0 0-592 {}}} SUCCS {{259 0 0-667 {}}} CYCLES {}}
set a(0-667) {NAME sub#8:else:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1785 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 7 0.8017158627309815} PREDS {{146 0 0-659 {}} {259 0 0-666 {}}} SUCCS {{259 0 0-668 {}}} CYCLES {}}
set a(0-668) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#8:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1786 LOC {2 0.12209020878329734 5 0.9013078953683705 5 0.9013078953683705 5 0.948704073674106 7 0.849112041036717} PREDS {{146 0 0-659 {}} {258 0 0-665 {}} {259 0 0-667 {}}} SUCCS {{259 0 0-669 {}}} CYCLES {}}
set a(0-669) {NAME sub#8:else:slc TYPE READSLICE PAR 0-523 XREFS 1787 LOC {2 0.16948641708663306 5 0.9487041036717062 5 0.9487041036717062 7 0.8491120710343172} PREDS {{146 0 0-659 {}} {259 0 0-668 {}}} SUCCS {{258 0 0-671 {}}} CYCLES {}}
set a(0-670) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#7:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-523 XREFS 1788 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 3 0.9999999580033597 7 0.8539116570674345} PREDS {{258 0 0-641 {}} {258 0 0-532 {}} {258 0 0-652 {}} {258 0 0-647 {}} {258 0 0-533 {}}} SUCCS {{258 0 0-672 {}}} CYCLES {}}
set a(0-671) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#8:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-523 XREFS 1789 LOC {2 0.16948641708663306 5 0.9487041036717062 5 0.9487041036717062 5 0.9535036897048236 7 0.8539116570674345} PREDS {{258 0 0-658 {}} {258 0 0-530 {}} {258 0 0-669 {}} {258 0 0-664 {}} {258 0 0-531 {}}} SUCCS {{259 0 0-672 {}}} CYCLES {}}
set a(0-672) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,8,0,9) AREA_SCORE 8.00 QUANTITY 4 NAME moy#11:acc TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-523 XREFS 1790 LOC {2 0.1742860331173506 5 0.9535037197024238 5 0.9535037197024238 5 0.9999999700023997 7 0.9004079373650107} PREDS {{258 0 0-670 {}} {259 0 0-671 {}}} SUCCS {{259 0 0-673 {}}} CYCLES {}}
set a(0-673) {NAME moy#11:slc TYPE READSLICE PAR 0-523 XREFS 1791 LOC {2 0.22078230141588673 5 0.99999998800096 5 0.99999998800096 7 0.9004079553635709} PREDS {{259 0 0-672 {}}} SUCCS {{258 0 0-677 {}}} CYCLES {}}
set a(0-674) {NAME Trans_Ond#1:x:asn#7 TYPE ASSIGN PAR 0-523 XREFS 1792 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.9004079553635709} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-675 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-675) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#2 TYPE READSLICE PAR 0-523 XREFS 1793 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 7 0.9004079553635709} PREDS {{259 0 0-674 {}}} SUCCS {{259 0 0-676 {}}} CYCLES {}}
set a(0-676) {NAME Trans_Ond#1:ad3:conc TYPE CONCATENATE PAR 0-523 XREFS 1794 LOC {1 0.13948882889368852 7 0.9004079553635709 7 0.9004079553635709 7 0.9004079553635709} PREDS {{258 0 0-578 {}} {259 0 0-675 {}}} SUCCS {{259 0 0-677 {}}} CYCLES {}}
set a(0-677) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d)#2 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-523 XREFS 1795 LOC {4 1.0 7 1.0 7 1.0 8 0.0029997300215982726 8 0.0029997300215982726} PREDS {{128 0 0-537 {}} {774 0 0-677 {}} {774 0 0-732 {}} {258 0 0-604 {}} {258 0 0-635 {}} {258 0 0-673 {}} {259 0 0-676 {}}} SUCCS {{774 0 0-604 {}} {774 0 0-635 {}} {774 0 0-677 {}} {258 0 0-732 {}}} CYCLES {}}
set a(0-678) {NAME sub#9:sel TYPE SELECT PAR 0-523 XREFS 1796 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7477201823854092} PREDS {{258 0 0-641 {}}} SUCCS {{146 0 0-679 {}} {146 0 0-680 {}} {146 0 0-681 {}} {146 0 0-682 {}} {146 0 0-683 {}} {146 0 0-684 {}} {146 0 0-685 {}} {146 0 0-686 {}} {146 0 0-687 {}} {146 0 0-688 {}}} CYCLES {}}
set a(0-679) {NAME sub#9:if:conc TYPE CONCATENATE PAR 0-523 XREFS 1797 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7477201823854092} PREDS {{146 0 0-678 {}} {258 0 0-582 {}}} SUCCS {{258 0 0-682 {}}} CYCLES {}}
set a(0-680) {NAME sub#9:if:not TYPE NOT PAR 0-523 XREFS 1798 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7477201823854092} PREDS {{146 0 0-678 {}} {258 0 0-586 {}}} SUCCS {{259 0 0-681 {}}} CYCLES {}}
set a(0-681) {NAME sub#9:if:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1799 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7477201823854092} PREDS {{146 0 0-678 {}} {259 0 0-680 {}}} SUCCS {{259 0 0-682 {}}} CYCLES {}}
set a(0-682) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#9:if:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1800 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 8 0.7951163606911447} PREDS {{146 0 0-678 {}} {258 0 0-679 {}} {259 0 0-681 {}}} SUCCS {{259 0 0-683 {}}} CYCLES {}}
set a(0-683) {NAME sub#9:if:slc TYPE READSLICE PAR 0-523 XREFS 1801 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 8 0.795116390688745} PREDS {{146 0 0-678 {}} {259 0 0-682 {}}} SUCCS {{259 0 0-689 {}}} CYCLES {}}
set a(0-684) {NAME sub#9:else:conc TYPE CONCATENATE PAR 0-523 XREFS 1802 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7477201823854092} PREDS {{146 0 0-678 {}} {258 0 0-586 {}}} SUCCS {{258 0 0-687 {}}} CYCLES {}}
set a(0-685) {NAME sub#9:else:not TYPE NOT PAR 0-523 XREFS 1803 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7477201823854092} PREDS {{146 0 0-678 {}} {258 0 0-582 {}}} SUCCS {{259 0 0-686 {}}} CYCLES {}}
set a(0-686) {NAME sub#9:else:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1804 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 8 0.7477201823854092} PREDS {{146 0 0-678 {}} {259 0 0-685 {}}} SUCCS {{259 0 0-687 {}}} CYCLES {}}
set a(0-687) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#9:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1805 LOC {2 0.12209020878329734 3 0.9478041636669067 3 0.9478041636669067 3 0.9952003419726422 8 0.7951163606911447} PREDS {{146 0 0-678 {}} {258 0 0-684 {}} {259 0 0-686 {}}} SUCCS {{259 0 0-688 {}}} CYCLES {}}
set a(0-688) {NAME sub#9:else:slc TYPE READSLICE PAR 0-523 XREFS 1806 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 8 0.795116390688745} PREDS {{146 0 0-678 {}} {259 0 0-687 {}}} SUCCS {{259 0 0-689 {}}} CYCLES {}}
set a(0-689) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#9:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-523 XREFS 1807 LOC {2 0.16948641708663306 3 0.9952003719702424 3 0.9952003719702424 3 0.9999999580033597 8 0.7999159767218623} PREDS {{258 0 0-641 {}} {258 0 0-528 {}} {258 0 0-529 {}} {259 0 0-688 {}} {259 0 0-683 {}}} SUCCS {{258 0 0-703 {}} {258 0 0-709 {}} {258 0 0-715 {}}} CYCLES {}}
set a(0-690) {NAME sub#10:sel TYPE SELECT PAR 0-523 XREFS 1808 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7477201823854092} PREDS {{258 0 0-658 {}}} SUCCS {{146 0 0-691 {}} {146 0 0-692 {}} {146 0 0-693 {}} {146 0 0-694 {}} {146 0 0-695 {}} {146 0 0-696 {}} {146 0 0-697 {}} {146 0 0-698 {}} {146 0 0-699 {}} {146 0 0-700 {}}} CYCLES {}}
set a(0-691) {NAME sub#10:if:conc TYPE CONCATENATE PAR 0-523 XREFS 1809 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7477201823854092} PREDS {{146 0 0-690 {}} {258 0 0-592 {}}} SUCCS {{258 0 0-694 {}}} CYCLES {}}
set a(0-692) {NAME sub#10:if:not TYPE NOT PAR 0-523 XREFS 1810 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7477201823854092} PREDS {{146 0 0-690 {}} {258 0 0-596 {}}} SUCCS {{259 0 0-693 {}}} CYCLES {}}
set a(0-693) {NAME sub#10:if:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1811 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7477201823854092} PREDS {{146 0 0-690 {}} {259 0 0-692 {}}} SUCCS {{259 0 0-694 {}}} CYCLES {}}
set a(0-694) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#10:if:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1812 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 5 0.8947083933285337 8 0.7951163606911447} PREDS {{146 0 0-690 {}} {258 0 0-691 {}} {259 0 0-693 {}}} SUCCS {{259 0 0-695 {}}} CYCLES {}}
set a(0-695) {NAME sub#10:if:slc TYPE READSLICE PAR 0-523 XREFS 1813 LOC {2 0.16948641708663306 5 0.8947084233261339 5 0.8947084233261339 8 0.795116390688745} PREDS {{146 0 0-690 {}} {259 0 0-694 {}}} SUCCS {{259 0 0-701 {}}} CYCLES {}}
set a(0-696) {NAME sub#10:else:conc TYPE CONCATENATE PAR 0-523 XREFS 1814 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7477201823854092} PREDS {{146 0 0-690 {}} {258 0 0-596 {}}} SUCCS {{258 0 0-699 {}}} CYCLES {}}
set a(0-697) {NAME sub#10:else:not TYPE NOT PAR 0-523 XREFS 1815 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7477201823854092} PREDS {{146 0 0-690 {}} {258 0 0-592 {}}} SUCCS {{259 0 0-698 {}}} CYCLES {}}
set a(0-698) {NAME sub#10:else:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1816 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 8 0.7477201823854092} PREDS {{146 0 0-690 {}} {259 0 0-697 {}}} SUCCS {{259 0 0-699 {}}} CYCLES {}}
set a(0-699) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#10:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1817 LOC {2 0.12209020878329734 5 0.8473122150227982 5 0.8473122150227982 5 0.8947083933285337 8 0.7951163606911447} PREDS {{146 0 0-690 {}} {258 0 0-696 {}} {259 0 0-698 {}}} SUCCS {{259 0 0-700 {}}} CYCLES {}}
set a(0-700) {NAME sub#10:else:slc TYPE READSLICE PAR 0-523 XREFS 1818 LOC {2 0.16948641708663306 5 0.8947084233261339 5 0.8947084233261339 8 0.795116390688745} PREDS {{146 0 0-690 {}} {259 0 0-699 {}}} SUCCS {{259 0 0-701 {}}} CYCLES {}}
set a(0-701) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#10:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-523 XREFS 1819 LOC {2 0.16948641708663306 5 0.8947084233261339 5 0.8947084233261339 5 0.8995080093592512 8 0.7999159767218623} PREDS {{258 0 0-658 {}} {258 0 0-526 {}} {258 0 0-527 {}} {259 0 0-700 {}} {259 0 0-695 {}}} SUCCS {{259 0 0-702 {}} {258 0 0-710 {}} {258 0 0-714 {}}} CYCLES {}}
set a(0-702) {NAME sub#11:if:conc TYPE CONCATENATE PAR 0-523 XREFS 1820 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 8 0.7999160067194625} PREDS {{259 0 0-701 {}}} SUCCS {{258 0 0-705 {}}} CYCLES {}}
set a(0-703) {NAME sub#11:not TYPE NOT PAR 0-523 XREFS 1821 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 8 0.7999160067194625} PREDS {{258 0 0-689 {}}} SUCCS {{259 0 0-704 {}}} CYCLES {}}
set a(0-704) {NAME sub#11:if:conc#2 TYPE CONCATENATE PAR 0-523 XREFS 1822 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 8 0.7999160067194625} PREDS {{259 0 0-703 {}}} SUCCS {{259 0 0-705 {}}} CYCLES {}}
set a(0-705) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME sub#11:if:acc#1 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-523 XREFS 1823 LOC {2 0.1742860331173506 5 0.8995080393568514 5 0.8995080393568514 5 0.9478041456683465 8 0.8482121130309576} PREDS {{258 0 0-702 {}} {259 0 0-704 {}}} SUCCS {{259 0 0-706 {}}} CYCLES {}}
set a(0-706) {NAME sub#11:if:slc TYPE READSLICE PAR 0-523 XREFS 1824 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{259 0 0-705 {}}} SUCCS {{259 0 0-707 {}}} CYCLES {}}
set a(0-707) {NAME sub#11:slc TYPE READSLICE PAR 0-523 XREFS 1825 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{259 0 0-706 {}}} SUCCS {{259 0 0-708 {}} {258 0 0-719 {}}} CYCLES {}}
set a(0-708) {NAME sub#11:sel TYPE SELECT PAR 0-523 XREFS 1826 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{259 0 0-707 {}}} SUCCS {{146 0 0-709 {}} {146 0 0-710 {}} {146 0 0-711 {}} {146 0 0-712 {}} {146 0 0-713 {}} {146 0 0-714 {}} {146 0 0-715 {}} {146 0 0-716 {}} {146 0 0-717 {}} {146 0 0-718 {}}} CYCLES {}}
set a(0-709) {NAME sub#11:if:conc#3 TYPE CONCATENATE PAR 0-523 XREFS 1827 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{146 0 0-708 {}} {258 0 0-689 {}}} SUCCS {{258 0 0-712 {}}} CYCLES {}}
set a(0-710) {NAME sub#11:if:not TYPE NOT PAR 0-523 XREFS 1828 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{146 0 0-708 {}} {258 0 0-701 {}}} SUCCS {{259 0 0-711 {}}} CYCLES {}}
set a(0-711) {NAME sub#11:if:conc#4 TYPE CONCATENATE PAR 0-523 XREFS 1829 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{146 0 0-708 {}} {259 0 0-710 {}}} SUCCS {{259 0 0-712 {}}} CYCLES {}}
set a(0-712) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#11:if:acc#2 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1830 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 8 0.8956083093352531} PREDS {{146 0 0-708 {}} {258 0 0-709 {}} {259 0 0-711 {}}} SUCCS {{259 0 0-713 {}}} CYCLES {}}
set a(0-713) {NAME sub#11:if:slc#1 TYPE READSLICE PAR 0-523 XREFS 1831 LOC {2 0.2699783657307416 5 0.9952003719702424 5 0.9952003719702424 8 0.8956083393328533} PREDS {{146 0 0-708 {}} {259 0 0-712 {}}} SUCCS {{259 0 0-719 {}}} CYCLES {}}
set a(0-714) {NAME sub#11:else:conc TYPE CONCATENATE PAR 0-523 XREFS 1832 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{146 0 0-708 {}} {258 0 0-701 {}}} SUCCS {{258 0 0-717 {}}} CYCLES {}}
set a(0-715) {NAME sub#11:else:not TYPE NOT PAR 0-523 XREFS 1833 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{146 0 0-708 {}} {258 0 0-689 {}}} SUCCS {{259 0 0-716 {}}} CYCLES {}}
set a(0-716) {NAME sub#11:else:conc#1 TYPE CONCATENATE PAR 0-523 XREFS 1834 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 8 0.8482121310295176} PREDS {{146 0 0-708 {}} {259 0 0-715 {}}} SUCCS {{259 0 0-717 {}}} CYCLES {}}
set a(0-717) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,0,10) AREA_SCORE 9.00 QUANTITY 13 NAME sub#11:else:acc#1 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1835 LOC {2 0.2225821574274058 5 0.9478041636669067 5 0.9478041636669067 5 0.9952003419726422 8 0.8956083093352531} PREDS {{146 0 0-708 {}} {258 0 0-714 {}} {259 0 0-716 {}}} SUCCS {{259 0 0-718 {}}} CYCLES {}}
set a(0-718) {NAME sub#11:else:slc TYPE READSLICE PAR 0-523 XREFS 1836 LOC {2 0.2699783657307416 5 0.9952003719702424 5 0.9952003719702424 8 0.8956083393328533} PREDS {{146 0 0-708 {}} {259 0 0-717 {}}} SUCCS {{259 0 0-719 {}}} CYCLES {}}
set a(0-719) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(8,1,2) AREA_SCORE 8.00 QUANTITY 6 NAME sub#11:mux TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-523 XREFS 1837 LOC {2 0.2699783657307416 5 0.9952003719702424 5 0.9952003719702424 5 0.9999999580033597 8 0.9004079253659707} PREDS {{258 0 0-707 {}} {258 0 0-524 {}} {258 0 0-525 {}} {259 0 0-718 {}} {259 0 0-713 {}}} SUCCS {{258 0 0-732 {}}} CYCLES {}}
set a(0-720) {NAME Trans_Ond#1:x:asn#8 TYPE ASSIGN PAR 0-523 XREFS 1838 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 8 0.8467122510199184} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-721 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-721) {NAME Trans_Ond#1:x:slc(Trans_Ond#1:x)#3 TYPE READSLICE PAR 0-523 XREFS 1839 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 8 0.8467122510199184} PREDS {{259 0 0-720 {}}} SUCCS {{259 0 0-722 {}}} CYCLES {}}
set a(0-722) {NAME passe_y#1:conc#12 TYPE CONCATENATE PAR 0-523 XREFS 1840 LOC {1 0.13948882889368852 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {{258 0 0-578 {}} {259 0 0-721 {}}} SUCCS {{258 0 0-731 {}}} CYCLES {}}
set a(0-723) {NAME wi:asn#117 TYPE ASSIGN PAR 0-523 XREFS 1841 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {} SUCCS {{258 0 0-730 {}}} CYCLES {}}
set a(0-724) {NAME wi:asn#118 TYPE ASSIGN PAR 0-523 XREFS 1842 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {} SUCCS {{258 0 0-730 {}}} CYCLES {}}
set a(0-725) {NAME wi:asn#119 TYPE ASSIGN PAR 0-523 XREFS 1843 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {} SUCCS {{258 0 0-730 {}}} CYCLES {}}
set a(0-726) {NAME wi:asn#120 TYPE ASSIGN PAR 0-523 XREFS 1844 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {} SUCCS {{258 0 0-730 {}}} CYCLES {}}
set a(0-727) {NAME wi:asn#121 TYPE ASSIGN PAR 0-523 XREFS 1845 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {} SUCCS {{258 0 0-730 {}}} CYCLES {}}
set a(0-728) {NAME wi:asn#122 TYPE ASSIGN PAR 0-523 XREFS 1846 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {} SUCCS {{258 0 0-730 {}}} CYCLES {}}
set a(0-729) {NAME wi:asn#123 TYPE ASSIGN PAR 0-523 XREFS 1847 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {} SUCCS {{259 0 0-730 {}}} CYCLES {}}
set a(0-730) {NAME wi:conc#3 TYPE CONCATENATE PAR 0-523 XREFS 1848 LOC {0 0.99999998800096 1 0.9463042836573075 1 0.9463042836573075 8 0.8467122510199184} PREDS {{258 0 0-728 {}} {258 0 0-727 {}} {258 0 0-726 {}} {258 0 0-725 {}} {258 0 0-724 {}} {258 0 0-723 {}} {259 0 0-729 {}}} SUCCS {{259 0 0-731 {}}} CYCLES {}}
set a(0-731) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(16,0,8,0,16) AREA_SCORE 16.00 QUANTITY 1 NAME passe_y#1:acc#13 TYPE ACCU DELAY {1.79 ns} LIBRARY_DELAY {1.79 ns} PAR 0-523 XREFS 1849 LOC {1 0.13948882889368852 1 0.9463042836573075 1 0.9463042836573075 1 0.9999999580033598 8 0.9004079253659707} PREDS {{258 0 0-722 {}} {259 0 0-730 {}}} SUCCS {{259 0 0-732 {}}} CYCLES {}}
set a(0-732) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME passe_y#1:write_mem(Src:rsc.d)#3 TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-523 XREFS 1850 LOC {5 1.0 8 1.0 8 1.0 9 0.0029997300215982726 9 0.0029997300215982726} PREDS {{128 0 0-537 {}} {774 0 0-732 {}} {258 0 0-604 {}} {258 0 0-635 {}} {258 0 0-677 {}} {258 0 0-719 {}} {259 0 0-731 {}}} SUCCS {{774 0 0-604 {}} {774 0 0-635 {}} {774 0 0-677 {}} {774 0 0-732 {}}} CYCLES {}}
set a(0-733) {NAME passe_y#1:asn#13 TYPE ASSIGN PAR 0-523 XREFS 1851 LOC {0 0.99999998800096 1 0.9070074274058075 1 0.9070074274058075 9 0.9070074274058075} PREDS {{774 0 0-735 {}}} SUCCS {{259 0 0-734 {}} {256 0 0-735 {}}} CYCLES {}}
set a(0-734) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME passe_y#1:acc#38 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-523 XREFS 1852 LOC {1 0.0 1 0.9070074274058075 1 0.9070074274058075 1 0.952603749700024 9 0.952603749700024} PREDS {{259 0 0-733 {}}} SUCCS {{259 0 0-735 {}} {258 0 0-736 {}}} CYCLES {}}
set a(0-735) {NAME passe_y#1:asn(Trans_Ond#1:x#1.sva) TYPE ASSIGN PAR 0-523 XREFS 1853 LOC {1 0.045596352291816654 1 0.9526037796976242 1 0.9526037796976242 9 0.99999998800096} PREDS {{128 0 0-537 {}} {772 0 0-735 {}} {256 0 0-541 {}} {256 0 0-548 {}} {256 0 0-570 {}} {256 0 0-579 {}} {256 0 0-583 {}} {256 0 0-589 {}} {256 0 0-593 {}} {256 0 0-601 {}} {256 0 0-623 {}} {256 0 0-674 {}} {256 0 0-720 {}} {256 0 0-733 {}} {259 0 0-734 {}}} SUCCS {{774 0 0-541 {}} {774 0 0-548 {}} {774 0 0-570 {}} {774 0 0-579 {}} {774 0 0-583 {}} {774 0 0-589 {}} {774 0 0-593 {}} {774 0 0-601 {}} {774 0 0-623 {}} {774 0 0-674 {}} {774 0 0-720 {}} {774 0 0-733 {}} {772 0 0-735 {}}} CYCLES {}}
set a(0-736) {NAME passe_y#1:conc TYPE CONCATENATE PAR 0-523 XREFS 1854 LOC {1 0.045596352291816654 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{258 0 0-734 {}}} SUCCS {{258 0 0-752 {}}} CYCLES {}}
set a(0-737) {NAME wi:asn#124 TYPE ASSIGN PAR 0-523 XREFS 1855 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {} SUCCS {{259 0 0-738 {}}} CYCLES {}}
set a(0-738) {NAME wi:not#4 TYPE NOT PAR 0-523 XREFS 1856 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{259 0 0-737 {}}} SUCCS {{258 0 0-751 {}}} CYCLES {}}
set a(0-739) {NAME wi:asn#125 TYPE ASSIGN PAR 0-523 XREFS 1857 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {} SUCCS {{259 0 0-740 {}}} CYCLES {}}
set a(0-740) {NAME wi:not#12 TYPE NOT PAR 0-523 XREFS 1858 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{259 0 0-739 {}}} SUCCS {{258 0 0-751 {}}} CYCLES {}}
set a(0-741) {NAME wi:asn#126 TYPE ASSIGN PAR 0-523 XREFS 1859 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {} SUCCS {{259 0 0-742 {}}} CYCLES {}}
set a(0-742) {NAME wi:not#13 TYPE NOT PAR 0-523 XREFS 1860 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{259 0 0-741 {}}} SUCCS {{258 0 0-751 {}}} CYCLES {}}
set a(0-743) {NAME wi:asn#127 TYPE ASSIGN PAR 0-523 XREFS 1861 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {} SUCCS {{259 0 0-744 {}}} CYCLES {}}
set a(0-744) {NAME wi:not#14 TYPE NOT PAR 0-523 XREFS 1862 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{259 0 0-743 {}}} SUCCS {{258 0 0-751 {}}} CYCLES {}}
set a(0-745) {NAME wi:asn#128 TYPE ASSIGN PAR 0-523 XREFS 1863 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {} SUCCS {{259 0 0-746 {}}} CYCLES {}}
set a(0-746) {NAME wi:not#15 TYPE NOT PAR 0-523 XREFS 1864 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{259 0 0-745 {}}} SUCCS {{258 0 0-751 {}}} CYCLES {}}
set a(0-747) {NAME wi:asn#129 TYPE ASSIGN PAR 0-523 XREFS 1865 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {} SUCCS {{259 0 0-748 {}}} CYCLES {}}
set a(0-748) {NAME wi:not#16 TYPE NOT PAR 0-523 XREFS 1866 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{259 0 0-747 {}}} SUCCS {{258 0 0-751 {}}} CYCLES {}}
set a(0-749) {NAME wi:asn#130 TYPE ASSIGN PAR 0-523 XREFS 1867 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {} SUCCS {{259 0 0-750 {}}} CYCLES {}}
set a(0-750) {NAME wi:not#17 TYPE NOT PAR 0-523 XREFS 1868 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{259 0 0-749 {}}} SUCCS {{259 0 0-751 {}}} CYCLES {}}
set a(0-751) {NAME passe_y#1:conc#48 TYPE CONCATENATE PAR 0-523 XREFS 1869 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 9 0.9526037796976242} PREDS {{258 0 0-748 {}} {258 0 0-746 {}} {258 0 0-744 {}} {258 0 0-742 {}} {258 0 0-740 {}} {258 0 0-738 {}} {259 0 0-750 {}}} SUCCS {{259 0 0-752 {}}} CYCLES {}}
set a(0-752) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,8,0,10) AREA_SCORE 9.00 QUANTITY 4 NAME passe_y#1:acc#47 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-523 XREFS 1870 LOC {1 0.045596352291816654 1 0.9526037796976242 1 0.9526037796976242 1 0.9999999580033597 9 0.9999999580033597} PREDS {{258 0 0-736 {}} {259 0 0-751 {}}} SUCCS {{259 0 0-753 {}}} CYCLES {}}
set a(0-753) {NAME passe_y#1:slc#23 TYPE READSLICE PAR 0-523 XREFS 1871 LOC {1 0.09299256059515239 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{259 0 0-752 {}}} SUCCS {{259 0 0-754 {}}} CYCLES {}}
set a(0-754) {NAME passe_y#1:slc TYPE READSLICE PAR 0-523 XREFS 1872 LOC {1 0.09299256059515239 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{259 0 0-753 {}}} SUCCS {{259 0 0-755 {}}} CYCLES {}}
set a(0-755) {NAME passe_y#1:not TYPE NOT PAR 0-523 XREFS 1873 LOC {1 0.09299256059515239 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{259 0 0-754 {}}} SUCCS {{259 0 0-756 {}}} CYCLES {}}
set a(0-756) {NAME passe_y#1:asn#14 TYPE ASSIGN PAR 0-523 XREFS 1874 LOC {1 0.09299256059515239 1 0.99999998800096 1 0.99999998800096 9 0.99999998800096} PREDS {{128 0 0-537 {}} {772 0 0-756 {}} {256 0 0-536 {}} {259 0 0-755 {}}} SUCCS {{774 0 0-536 {}} {772 0 0-756 {}}} CYCLES {}}
set a(0-523) {CHI {0-524 0-525 0-526 0-527 0-528 0-529 0-530 0-531 0-532 0-533 0-534 0-535 0-536 0-537 0-538 0-539 0-540 0-541 0-542 0-543 0-544 0-545 0-546 0-547 0-548 0-549 0-550 0-551 0-552 0-553 0-554 0-555 0-556 0-557 0-558 0-559 0-560 0-561 0-562 0-563 0-564 0-565 0-566 0-567 0-568 0-569 0-570 0-571 0-572 0-573 0-574 0-575 0-576 0-577 0-578 0-579 0-580 0-581 0-582 0-583 0-584 0-585 0-586 0-587 0-588 0-589 0-590 0-591 0-592 0-593 0-594 0-595 0-596 0-597 0-598 0-599 0-600 0-601 0-602 0-603 0-604 0-605 0-606 0-607 0-608 0-609 0-610 0-611 0-612 0-613 0-614 0-615 0-616 0-617 0-618 0-619 0-620 0-621 0-622 0-623 0-624 0-625 0-626 0-627 0-628 0-629 0-630 0-631 0-632 0-633 0-634 0-635 0-636 0-637 0-638 0-639 0-640 0-641 0-642 0-643 0-644 0-645 0-646 0-647 0-648 0-649 0-650 0-651 0-652 0-653 0-654 0-655 0-656 0-657 0-658 0-659 0-660 0-661 0-662 0-663 0-664 0-665 0-666 0-667 0-668 0-669 0-670 0-671 0-672 0-673 0-674 0-675 0-676 0-677 0-678 0-679 0-680 0-681 0-682 0-683 0-684 0-685 0-686 0-687 0-688 0-689 0-690 0-691 0-692 0-693 0-694 0-695 0-696 0-697 0-698 0-699 0-700 0-701 0-702 0-703 0-704 0-705 0-706 0-707 0-708 0-709 0-710 0-711 0-712 0-713 0-714 0-715 0-716 0-717 0-718 0-719 0-720 0-721 0-722 0-723 0-724 0-725 0-726 0-727 0-728 0-729 0-730 0-731 0-732 0-733 0-734 0-735 0-736 0-737 0-738 0-739 0-740 0-741 0-742 0-743 0-744 0-745 0-746 0-747 0-748 0-749 0-750 0-751 0-752 0-753 0-754 0-755 0-756} ITERATIONS 128 RESET_LATENCY 0 CSTEPS 9 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 368640 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 1152 TOTAL_CYCLES_IN 368640 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 368640 NAME passe_y#1 TYPE LOOP DELAY {15361270.47 ns} PAR 0-500 XREFS 1875 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-504 {}} {130 0 0-505 {}} {130 0 0-506 {}} {130 0 0-507 {}} {130 0 0-508 {}} {130 0 0-509 {}} {130 0 0-510 {}} {130 0 0-511 {}} {130 0 0-512 {}} {130 0 0-513 {}} {130 0 0-514 {}} {130 0 0-515 {}} {130 0 0-516 {}} {130 0 0-517 {}} {130 0 0-518 {}} {130 0 0-519 {}} {130 0 0-520 {}} {130 0 0-521 {}} {258 0 0-503 {}} {774 0 0-759 {}} {64 0 0-502 {}} {259 0 0-522 {}}} SUCCS {{772 0 0-503 {}} {772 0 0-522 {}} {131 0 0-757 {}} {130 0 0-758 {}} {130 0 0-759 {}} {130 0 0-760 {}} {130 0 0-761 {}} {130 0 0-762 {}} {130 0 0-763 {}} {130 0 0-764 {}} {130 0 0-765 {}} {130 0 0-766 {}} {130 0 0-767 {}} {130 0 0-768 {}} {130 0 0-769 {}} {130 0 0-770 {}} {130 0 0-771 {}} {130 0 0-772 {}} {130 0 0-773 {}} {130 0 0-774 {}} {130 0 0-775 {}} {130 0 0-776 {}} {130 0 0-777 {}} {130 0 0-778 {}}} CYCLES {}}
set a(0-757) {NAME passe_x#1:asn#2 TYPE ASSIGN PAR 0-500 XREFS 1876 LOC {1 0.99999998800096 2 0.9088072954163667 2 0.9088072954163667 2 0.9088072954163667} PREDS {{774 0 0-759 {}} {131 0 0-523 {}}} SUCCS {{259 0 0-758 {}} {256 0 0-759 {}}} CYCLES {}}
set a(0-758) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(6,0,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME passe_x#1:acc#1 TYPE ACCU DELAY {1.49 ns} LIBRARY_DELAY {1.49 ns} PAR 0-500 XREFS 1877 LOC {2 0.0 2 0.9088072954163667 2 0.9088072954163667 2 0.9535036897048237 2 0.9535036897048237} PREDS {{130 0 0-523 {}} {259 0 0-757 {}}} SUCCS {{259 0 0-759 {}} {258 0 0-760 {}}} CYCLES {}}
set a(0-759) {NAME passe_x#1:asn(Trans_Ond#1:y#1.sva) TYPE ASSIGN PAR 0-500 XREFS 1878 LOC {2 0.044696424286057114 2 0.9535037197024238 2 0.9535037197024238 2 0.99999998800096} PREDS {{772 0 0-759 {}} {130 0 0-523 {}} {256 0 0-757 {}} {259 0 0-758 {}}} SUCCS {{774 0 0-523 {}} {774 0 0-757 {}} {772 0 0-759 {}}} CYCLES {}}
set a(0-760) {NAME passe_x#1:conc TYPE CONCATENATE PAR 0-500 XREFS 1879 LOC {2 0.044696424286057114 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {258 0 0-758 {}}} SUCCS {{258 0 0-774 {}}} CYCLES {}}
set a(0-761) {NAME hi:asn#104 TYPE ASSIGN PAR 0-500 XREFS 1880 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}}} SUCCS {{259 0 0-762 {}}} CYCLES {}}
set a(0-762) {NAME hi:not#4 TYPE NOT PAR 0-500 XREFS 1881 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {259 0 0-761 {}}} SUCCS {{258 0 0-773 {}}} CYCLES {}}
set a(0-763) {NAME hi:asn#105 TYPE ASSIGN PAR 0-500 XREFS 1882 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}}} SUCCS {{259 0 0-764 {}}} CYCLES {}}
set a(0-764) {NAME hi:not#11 TYPE NOT PAR 0-500 XREFS 1883 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {259 0 0-763 {}}} SUCCS {{258 0 0-773 {}}} CYCLES {}}
set a(0-765) {NAME hi:asn#106 TYPE ASSIGN PAR 0-500 XREFS 1884 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}}} SUCCS {{259 0 0-766 {}}} CYCLES {}}
set a(0-766) {NAME hi:not#12 TYPE NOT PAR 0-500 XREFS 1885 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {259 0 0-765 {}}} SUCCS {{258 0 0-773 {}}} CYCLES {}}
set a(0-767) {NAME hi:asn#107 TYPE ASSIGN PAR 0-500 XREFS 1886 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}}} SUCCS {{259 0 0-768 {}}} CYCLES {}}
set a(0-768) {NAME hi:not#13 TYPE NOT PAR 0-500 XREFS 1887 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {259 0 0-767 {}}} SUCCS {{258 0 0-773 {}}} CYCLES {}}
set a(0-769) {NAME hi:asn#108 TYPE ASSIGN PAR 0-500 XREFS 1888 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}}} SUCCS {{259 0 0-770 {}}} CYCLES {}}
set a(0-770) {NAME hi:not#14 TYPE NOT PAR 0-500 XREFS 1889 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {259 0 0-769 {}}} SUCCS {{258 0 0-773 {}}} CYCLES {}}
set a(0-771) {NAME hi:asn#109 TYPE ASSIGN PAR 0-500 XREFS 1890 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}}} SUCCS {{259 0 0-772 {}}} CYCLES {}}
set a(0-772) {NAME hi:not#15 TYPE NOT PAR 0-500 XREFS 1891 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {259 0 0-771 {}}} SUCCS {{259 0 0-773 {}}} CYCLES {}}
set a(0-773) {NAME passe_x#1:conc#2 TYPE CONCATENATE PAR 0-500 XREFS 1892 LOC {1 0.99999998800096 2 0.9535037197024238 2 0.9535037197024238 2 0.9535037197024238} PREDS {{130 0 0-523 {}} {258 0 0-770 {}} {258 0 0-768 {}} {258 0 0-766 {}} {258 0 0-764 {}} {258 0 0-762 {}} {259 0 0-772 {}}} SUCCS {{259 0 0-774 {}}} CYCLES {}}
set a(0-774) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,7,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME passe_x#1:acc#4 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-500 XREFS 1893 LOC {2 0.044696424286057114 2 0.9535037197024238 2 0.9535037197024238 2 0.9999999700023997 2 0.9999999700023997} PREDS {{130 0 0-523 {}} {258 0 0-760 {}} {259 0 0-773 {}}} SUCCS {{259 0 0-775 {}}} CYCLES {}}
set a(0-775) {NAME passe_x#1:slc#2 TYPE READSLICE PAR 0-500 XREFS 1894 LOC {2 0.09119269258459323 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-523 {}} {259 0 0-774 {}}} SUCCS {{259 0 0-776 {}}} CYCLES {}}
set a(0-776) {NAME passe_x#1:slc TYPE READSLICE PAR 0-500 XREFS 1895 LOC {2 0.09119269258459323 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-523 {}} {259 0 0-775 {}}} SUCCS {{259 0 0-777 {}}} CYCLES {}}
set a(0-777) {NAME passe_x#1:not TYPE NOT PAR 0-500 XREFS 1896 LOC {2 0.09119269258459323 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-523 {}} {259 0 0-776 {}}} SUCCS {{259 0 0-778 {}}} CYCLES {}}
set a(0-778) {NAME passe_x#1:asn#3 TYPE ASSIGN PAR 0-500 XREFS 1897 LOC {2 0.09119269258459323 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-523 {}} {772 0 0-778 {}} {256 0 0-501 {}} {259 0 0-777 {}}} SUCCS {{774 0 0-501 {}} {772 0 0-778 {}}} CYCLES {}}
set a(0-500) {CHI {0-501 0-502 0-503 0-504 0-505 0-506 0-507 0-508 0-509 0-510 0-511 0-512 0-513 0-514 0-515 0-516 0-517 0-518 0-519 0-520 0-521 0-522 0-523 0-757 0-758 0-759 0-760 0-761 0-762 0-763 0-764 0-765 0-766 0-767 0-768 0-769 0-770 0-771 0-772 0-773 0-774 0-775 0-776 0-777 0-778} ITERATIONS 64 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 369280 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 128 TOTAL_CYCLES_IN 640 TOTAL_CYCLES_UNDER 368640 TOTAL_CYCLES 369280 NAME passe_x#1 TYPE LOOP DELAY {15387939.27 ns} PAR 0-166 XREFS 1898 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0-481 {}} {130 0 0-475 {}} {130 0 0-476 {}} {130 0 0-477 {}} {130 0 0-478 {}} {130 0 0-479 {}} {130 0 0-480 {}} {130 0 0-483 {}} {130 0 0-484 {}} {130 0 0-485 {}} {130 0 0-486 {}} {130 0 0-487 {}} {130 0 0-488 {}} {130 0 0-489 {}} {130 0 0-490 {}} {130 0 0-491 {}} {130 0 0-492 {}} {130 0 0-493 {}} {130 0 0-494 {}} {130 0 0-495 {}} {130 0 0-496 {}} {130 0 0-497 {}} {130 0 0-498 {}} {774 0 0-942 {}} {774 0 0-941 {}} {774 0 0-940 {}} {774 0 0-939 {}} {774 0 0-938 {}} {774 0 0-937 {}} {258 0 0-482 {}} {774 0 0-950 {}} {774 0 0-949 {}} {774 0 0-948 {}} {774 0 0-947 {}} {774 0 0-946 {}} {774 0 0-945 {}} {774 0 0-944 {}} {130 0 0-189 {}} {259 0 0-499 {}}} SUCCS {{772 0 0-482 {}} {772 0 0-499 {}} {131 0 0-779 {}} {130 0 0-780 {}} {130 0 0-781 {}} {130 0 0-782 {}} {130 0 0-783 {}} {130 0 0-784 {}} {130 0 0-785 {}} {130 0 0-786 {}} {130 0 0-787 {}} {130 0 0-788 {}} {130 0 0-789 {}} {130 0 0-790 {}} {130 0 0-791 {}} {130 0 0-792 {}} {130 0 0-793 {}} {130 0 0-794 {}} {130 0 0-795 {}} {130 0 0-796 {}} {130 0 0-797 {}} {130 0 0-798 {}} {130 0 0-799 {}} {256 0 0-937 {}} {256 0 0-938 {}} {256 0 0-939 {}} {256 0 0-940 {}} {256 0 0-941 {}} {256 0 0-942 {}} {256 0 0-944 {}} {256 0 0-945 {}} {256 0 0-946 {}} {256 0 0-947 {}} {256 0 0-948 {}} {256 0 0-949 {}} {256 0 0-950 {}}} CYCLES {}}
set a(0-779) {NAME copy_x#1:asn(image_copy#1:y) TYPE ASSIGN PAR 0-166 XREFS 1899 LOC {2 0.99999998800096 2 0.99999998800096 2 0.99999998800096 3 0.99999998800096} PREDS {{130 0 0-481 {}} {772 0 0-799 {}} {131 0 0-500 {}}} SUCCS {{258 0 0-799 {}}} CYCLES {}}
set a(0-780) {NAME hi:asn#110 TYPE ASSIGN PAR 0-166 XREFS 1900 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {774 0 0-937 {}}} SUCCS {{259 0 0-781 {}} {130 0 0-799 {}} {256 0 0-937 {}}} CYCLES {}}
set a(0-781) {NAME hi:not#35 TYPE NOT PAR 0-166 XREFS 1901 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-780 {}}} SUCCS {{258 0 0-794 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-782) {NAME hi:asn#111 TYPE ASSIGN PAR 0-166 XREFS 1902 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {774 0 0-938 {}}} SUCCS {{259 0 0-783 {}} {130 0 0-799 {}} {256 0 0-938 {}}} CYCLES {}}
set a(0-783) {NAME hi:not#36 TYPE NOT PAR 0-166 XREFS 1903 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-782 {}}} SUCCS {{258 0 0-794 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-784) {NAME hi:asn#112 TYPE ASSIGN PAR 0-166 XREFS 1904 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {774 0 0-939 {}}} SUCCS {{259 0 0-785 {}} {130 0 0-799 {}} {256 0 0-939 {}}} CYCLES {}}
set a(0-785) {NAME hi:not#37 TYPE NOT PAR 0-166 XREFS 1905 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-784 {}}} SUCCS {{258 0 0-794 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-786) {NAME hi:asn#113 TYPE ASSIGN PAR 0-166 XREFS 1906 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {774 0 0-940 {}}} SUCCS {{259 0 0-787 {}} {130 0 0-799 {}} {256 0 0-940 {}}} CYCLES {}}
set a(0-787) {NAME hi:not#38 TYPE NOT PAR 0-166 XREFS 1907 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-786 {}}} SUCCS {{258 0 0-794 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-788) {NAME hi:asn#114 TYPE ASSIGN PAR 0-166 XREFS 1908 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {774 0 0-941 {}}} SUCCS {{259 0 0-789 {}} {130 0 0-799 {}} {256 0 0-941 {}}} CYCLES {}}
set a(0-789) {NAME hi:not#39 TYPE NOT PAR 0-166 XREFS 1909 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-788 {}}} SUCCS {{258 0 0-794 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-790) {NAME hi:asn#115 TYPE ASSIGN PAR 0-166 XREFS 1910 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {774 0 0-942 {}}} SUCCS {{259 0 0-791 {}} {130 0 0-799 {}} {256 0 0-942 {}}} CYCLES {}}
set a(0-791) {NAME hi:not#40 TYPE NOT PAR 0-166 XREFS 1911 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-790 {}}} SUCCS {{258 0 0-794 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-792) {NAME hi:asn#116 TYPE ASSIGN PAR 0-166 XREFS 1912 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {774 0 0-943 {}}} SUCCS {{259 0 0-793 {}} {130 0 0-799 {}} {256 0 0-943 {}}} CYCLES {}}
set a(0-793) {NAME hi:not#41 TYPE NOT PAR 0-166 XREFS 1913 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-792 {}}} SUCCS {{259 0 0-794 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-794) {NAME copy_x#1:conc#2 TYPE CONCATENATE PAR 0-166 XREFS 1914 LOC {2 0.99999998800096 3 0.9535037197024238 3 0.9535037197024238 3 0.9535037197024238} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {258 0 0-791 {}} {258 0 0-789 {}} {258 0 0-787 {}} {258 0 0-785 {}} {258 0 0-783 {}} {258 0 0-781 {}} {259 0 0-793 {}}} SUCCS {{259 0 0-795 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-795) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x#1:acc#2 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-166 XREFS 1915 LOC {3 0.0 3 0.9535037197024238 3 0.9535037197024238 3 0.9999999700023997 3 0.9999999700023997} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-794 {}}} SUCCS {{259 0 0-796 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-796) {NAME copy_x#1:slc#1 TYPE READSLICE PAR 0-166 XREFS 1916 LOC {3 0.04649626829853612 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-795 {}}} SUCCS {{259 0 0-797 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-797) {NAME copy_x#1:not#2 TYPE NOT PAR 0-166 XREFS 1917 LOC {3 0.04649626829853612 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{146 0 0-481 {}} {130 0 0-500 {}} {259 0 0-796 {}}} SUCCS {{259 0 0-798 {}} {130 0 0-799 {}}} CYCLES {}}
set a(0-798) {NAME copy_x#1:asn TYPE ASSIGN PAR 0-166 XREFS 1918 LOC {3 0.04649626829853612 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{130 0 0-481 {}} {130 0 0-500 {}} {772 0 0-799 {}} {259 0 0-797 {}}} SUCCS {{259 0 0-799 {}}} CYCLES {}}
set a(0-800) {NAME copy_x#1:asn#2 TYPE ASSIGN PAR 0-799 XREFS 1919 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{774 0 0-893 {}}} SUCCS {{259 0 0-801 {}} {256 0 0-893 {}}} CYCLES {}}
set a(0-801) {NAME break(copy_x#1) TYPE TERMINATE PAR 0-799 XREFS 1920 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-800 {}}} SUCCS {{129 0 0-802 {}} {128 0 0-823 {}} {64 0 0-824 {}}} CYCLES {}}
set a(0-802) {NAME copy_y#1:asn(image_copy#1:x) TYPE ASSIGN PAR 0-799 XREFS 1921 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.99999998800096} PREDS {{772 0 0-824 {}} {129 0 0-801 {}}} SUCCS {{258 0 0-824 {}}} CYCLES {}}
set a(0-803) {NAME wi:asn#131 TYPE ASSIGN PAR 0-799 XREFS 1922 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-804 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-804) {NAME wi:not#40 TYPE NOT PAR 0-799 XREFS 1923 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-803 {}}} SUCCS {{258 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-805) {NAME wi:asn#132 TYPE ASSIGN PAR 0-799 XREFS 1924 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-806 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-806) {NAME wi:not#41 TYPE NOT PAR 0-799 XREFS 1925 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-805 {}}} SUCCS {{258 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-807) {NAME wi:asn#133 TYPE ASSIGN PAR 0-799 XREFS 1926 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-808 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-808) {NAME wi:not#42 TYPE NOT PAR 0-799 XREFS 1927 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-807 {}}} SUCCS {{258 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-809) {NAME wi:asn#134 TYPE ASSIGN PAR 0-799 XREFS 1928 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-810 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-810) {NAME wi:not#43 TYPE NOT PAR 0-799 XREFS 1929 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-809 {}}} SUCCS {{258 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-811) {NAME wi:asn#135 TYPE ASSIGN PAR 0-799 XREFS 1930 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-812 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-812) {NAME wi:not#44 TYPE NOT PAR 0-799 XREFS 1931 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-811 {}}} SUCCS {{258 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-813) {NAME wi:asn#136 TYPE ASSIGN PAR 0-799 XREFS 1932 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-814 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-814) {NAME wi:not#45 TYPE NOT PAR 0-799 XREFS 1933 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-813 {}}} SUCCS {{258 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-815) {NAME wi:asn#137 TYPE ASSIGN PAR 0-799 XREFS 1934 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-816 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-816) {NAME wi:not#46 TYPE NOT PAR 0-799 XREFS 1935 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-815 {}}} SUCCS {{258 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-817) {NAME wi:asn#138 TYPE ASSIGN PAR 0-799 XREFS 1936 LOC {0 0.99999998800096 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {} SUCCS {{259 0 0-818 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-818) {NAME wi:not#47 TYPE NOT PAR 0-799 XREFS 1937 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{259 0 0-817 {}}} SUCCS {{259 0 0-819 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-819) {NAME copy_y#1:conc#5 TYPE CONCATENATE PAR 0-799 XREFS 1938 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9526037796976242} PREDS {{258 0 0-816 {}} {258 0 0-814 {}} {258 0 0-812 {}} {258 0 0-810 {}} {258 0 0-808 {}} {258 0 0-806 {}} {258 0 0-804 {}} {259 0 0-818 {}}} SUCCS {{259 0 0-820 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-820) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 1 NAME copy_y#1:acc#7 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-799 XREFS 1939 LOC {1 0.0 1 0.9526037796976242 1 0.9526037796976242 1 0.9999999580033597 1 0.9999999580033597} PREDS {{259 0 0-819 {}}} SUCCS {{259 0 0-821 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-821) {NAME copy_y#1:slc#1 TYPE READSLICE PAR 0-799 XREFS 1940 LOC {1 0.047396208303335734 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-820 {}}} SUCCS {{259 0 0-822 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-822) {NAME copy_y#1:not#2 TYPE NOT PAR 0-799 XREFS 1941 LOC {1 0.047396208303335734 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{259 0 0-821 {}}} SUCCS {{259 0 0-823 {}} {130 0 0-824 {}}} CYCLES {}}
set a(0-823) {NAME copy_y#1:asn TYPE ASSIGN PAR 0-799 XREFS 1942 LOC {1 0.047396208303335734 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{128 0 0-801 {}} {772 0 0-824 {}} {259 0 0-822 {}}} SUCCS {{259 0 0-824 {}}} CYCLES {}}
set a(0-825) {NAME copy_y#1:asn#3 TYPE ASSIGN PAR 0-824 XREFS 1943 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{774 0 0-868 {}}} SUCCS {{259 0 0-826 {}} {256 0 0-868 {}}} CYCLES {}}
set a(0-826) {NAME break(copy_y#1) TYPE TERMINATE PAR 0-824 XREFS 1944 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{259 0 0-825 {}}} SUCCS {{128 0 0-841 {}} {128 0 0-845 {}} {128 0 0-868 {}}} CYCLES {}}
set a(0-827) {NAME copy_y#1:asn#1 TYPE ASSIGN PAR 0-824 XREFS 1945 LOC {0 0.99999998800096 1 0.7764867650587953 1 0.7764867650587953 1 0.7764867650587953} PREDS {} SUCCS {{258 0 0-830 {}}} CYCLES {}}
set a(0-828) {NAME image_copy#1:x:asn TYPE ASSIGN PAR 0-824 XREFS 1946 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.7764867650587953} PREDS {{774 0 0-845 {}}} SUCCS {{259 0 0-829 {}} {256 0 0-845 {}}} CYCLES {}}
set a(0-829) {NAME image_copy#1:x:slc(image_copy#1:x)#3 TYPE READSLICE PAR 0-824 XREFS 1947 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.7764867650587953} PREDS {{259 0 0-828 {}}} SUCCS {{259 0 0-830 {}}} CYCLES {}}
set a(0-830) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME copy_y#1:acc#8 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-824 XREFS 1948 LOC {1 0.0 1 0.7764867650587953 1 0.7764867650587953 1 0.8229830153587713 1 0.8229830153587713} PREDS {{258 0 0-827 {}} {259 0 0-829 {}}} SUCCS {{258 0 0-833 {}}} CYCLES {}}
set a(0-831) {NAME copy_y#1:asn#4 TYPE ASSIGN PAR 0-824 XREFS 1949 LOC {0 0.99999998800096 1 0.8229830333573315 1 0.8229830333573315 1 0.8229830333573315} PREDS {} SUCCS {{259 0 0-832 {}}} CYCLES {}}
set a(0-832) {NAME copy_y#1:conc#2 TYPE CONCATENATE PAR 0-824 XREFS 1950 LOC {0 0.99999998800096 1 0.8229830333573315 1 0.8229830333573315 1 0.8229830333573315} PREDS {{259 0 0-831 {}}} SUCCS {{259 0 0-833 {}}} CYCLES {}}
set a(0-833) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME copy_y#1:acc#6 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-824 XREFS 1951 LOC {1 0.04649626829853612 1 0.8229830333573315 1 0.8229830333573315 1 0.8712791396688265 1 0.8712791396688265} PREDS {{258 0 0-830 {}} {259 0 0-832 {}}} SUCCS {{258 0 0-836 {}} {258 0 0-840 {}}} CYCLES {}}
set a(0-834) {NAME image_copy#1:x:asn#1 TYPE ASSIGN PAR 0-824 XREFS 1952 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.8712791576673866} PREDS {{774 0 0-845 {}}} SUCCS {{259 0 0-835 {}} {256 0 0-845 {}}} CYCLES {}}
set a(0-835) {NAME image_copy#1:x:slc(image_copy#1:x)#2 TYPE READSLICE PAR 0-824 XREFS 1953 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.8712791576673866} PREDS {{259 0 0-834 {}}} SUCCS {{259 0 0-836 {}}} CYCLES {}}
set a(0-836) {NAME copy_y#1:conc#1 TYPE CONCATENATE PAR 0-824 XREFS 1954 LOC {1 0.0947923926085913 1 0.8712791576673866 1 0.8712791576673866 1 0.8712791576673866} PREDS {{258 0 0-833 {}} {259 0 0-835 {}}} SUCCS {{259 0 0-837 {}}} CYCLES {}}
set a(0-837) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#1:read_mem(Src:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-824 XREFS 1955 LOC {1 1.0 1 1.0 1 1.0 2 0.07379406647468202 2 0.07379406647468202} PREDS {{259 0 0-836 {}}} SUCCS {{258 0 0-841 {}}} CYCLES {}}
set a(0-838) {NAME image_copy#1:x:asn#2 TYPE ASSIGN PAR 0-824 XREFS 1956 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.8712791576673866} PREDS {{774 0 0-845 {}}} SUCCS {{259 0 0-839 {}} {256 0 0-845 {}}} CYCLES {}}
set a(0-839) {NAME image_copy#1:x:slc(image_copy#1:x)#1 TYPE READSLICE PAR 0-824 XREFS 1957 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.8712791576673866} PREDS {{259 0 0-838 {}}} SUCCS {{259 0 0-840 {}}} CYCLES {}}
set a(0-840) {NAME copy_y#1:conc TYPE CONCATENATE PAR 0-824 XREFS 1958 LOC {1 0.0947923926085913 2 0.8712791576673866 2 0.8712791576673866 2 0.8712791576673866} PREDS {{258 0 0-833 {}} {259 0 0-839 {}}} SUCCS {{259 0 0-841 {}}} CYCLES {}}
set a(0-841) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#1:write_mem(Dst:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-824 XREFS 1959 LOC {2 1.0 2 1.0 2 1.0 3 0.0029997300215982726 3 0.0029997300215982726} PREDS {{128 0 0-826 {}} {774 0 0-841 {}} {258 0 0-837 {}} {259 0 0-840 {}}} SUCCS {{774 0 0-841 {}}} CYCLES {}}
set a(0-842) {NAME image_copy#1:x:asn#3 TYPE ASSIGN PAR 0-824 XREFS 1960 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 3 0.9052075953923686} PREDS {{774 0 0-845 {}}} SUCCS {{259 0 0-843 {}} {256 0 0-845 {}}} CYCLES {}}
set a(0-843) {NAME image_copy#1:x:slc(image_copy#1:x) TYPE READSLICE PAR 0-824 XREFS 1961 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 3 0.9052075953923686} PREDS {{259 0 0-842 {}}} SUCCS {{259 0 0-844 {}}} CYCLES {}}
set a(0-844) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,9) AREA_SCORE 8.00 QUANTITY 1 NAME copy_y#1:acc#5 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-824 XREFS 1962 LOC {1 0.0 1 0.9052075953923686 1 0.9052075953923686 1 0.9517038456923446 3 0.9517038456923446} PREDS {{259 0 0-843 {}}} SUCCS {{259 0 0-845 {}} {258 0 0-846 {}}} CYCLES {}}
set a(0-845) {NAME copy_y#1:asn(image_copy#1:x#1.sva) TYPE ASSIGN PAR 0-824 XREFS 1963 LOC {1 0.04649626829853612 1 0.9517038636909048 1 0.9517038636909048 3 0.99999998800096} PREDS {{128 0 0-826 {}} {772 0 0-845 {}} {256 0 0-828 {}} {256 0 0-834 {}} {256 0 0-838 {}} {256 0 0-842 {}} {259 0 0-844 {}}} SUCCS {{774 0 0-828 {}} {774 0 0-834 {}} {774 0 0-838 {}} {774 0 0-842 {}} {772 0 0-845 {}}} CYCLES {}}
set a(0-846) {NAME copy_y#1:conc#6 TYPE CONCATENATE PAR 0-824 XREFS 1964 LOC {1 0.04649626829853612 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{258 0 0-844 {}}} SUCCS {{258 0 0-864 {}}} CYCLES {}}
set a(0-847) {NAME wi:asn#139 TYPE ASSIGN PAR 0-824 XREFS 1965 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-848 {}}} CYCLES {}}
set a(0-848) {NAME wi:not TYPE NOT PAR 0-824 XREFS 1966 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-847 {}}} SUCCS {{258 0 0-863 {}}} CYCLES {}}
set a(0-849) {NAME wi:asn#140 TYPE ASSIGN PAR 0-824 XREFS 1967 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-850 {}}} CYCLES {}}
set a(0-850) {NAME wi:not#18 TYPE NOT PAR 0-824 XREFS 1968 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-849 {}}} SUCCS {{258 0 0-863 {}}} CYCLES {}}
set a(0-851) {NAME wi:asn#141 TYPE ASSIGN PAR 0-824 XREFS 1969 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-852 {}}} CYCLES {}}
set a(0-852) {NAME wi:not#19 TYPE NOT PAR 0-824 XREFS 1970 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-851 {}}} SUCCS {{258 0 0-863 {}}} CYCLES {}}
set a(0-853) {NAME wi:asn#142 TYPE ASSIGN PAR 0-824 XREFS 1971 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-854 {}}} CYCLES {}}
set a(0-854) {NAME wi:not#20 TYPE NOT PAR 0-824 XREFS 1972 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-853 {}}} SUCCS {{258 0 0-863 {}}} CYCLES {}}
set a(0-855) {NAME wi:asn#143 TYPE ASSIGN PAR 0-824 XREFS 1973 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-856 {}}} CYCLES {}}
set a(0-856) {NAME wi:not#21 TYPE NOT PAR 0-824 XREFS 1974 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-855 {}}} SUCCS {{258 0 0-863 {}}} CYCLES {}}
set a(0-857) {NAME wi:asn#144 TYPE ASSIGN PAR 0-824 XREFS 1975 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-858 {}}} CYCLES {}}
set a(0-858) {NAME wi:not#22 TYPE NOT PAR 0-824 XREFS 1976 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-857 {}}} SUCCS {{258 0 0-863 {}}} CYCLES {}}
set a(0-859) {NAME wi:asn#145 TYPE ASSIGN PAR 0-824 XREFS 1977 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-860 {}}} CYCLES {}}
set a(0-860) {NAME wi:not#23 TYPE NOT PAR 0-824 XREFS 1978 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-859 {}}} SUCCS {{258 0 0-863 {}}} CYCLES {}}
set a(0-861) {NAME wi:asn#146 TYPE ASSIGN PAR 0-824 XREFS 1979 LOC {0 0.99999998800096 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {} SUCCS {{259 0 0-862 {}}} CYCLES {}}
set a(0-862) {NAME wi:not#24 TYPE NOT PAR 0-824 XREFS 1980 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{259 0 0-861 {}}} SUCCS {{259 0 0-863 {}}} CYCLES {}}
set a(0-863) {NAME copy_y#1:conc#7 TYPE CONCATENATE PAR 0-824 XREFS 1981 LOC {1 0.0 1 0.9517038636909048 1 0.9517038636909048 3 0.9517038636909048} PREDS {{258 0 0-860 {}} {258 0 0-858 {}} {258 0 0-856 {}} {258 0 0-854 {}} {258 0 0-852 {}} {258 0 0-850 {}} {258 0 0-848 {}} {259 0 0-862 {}}} SUCCS {{259 0 0-864 {}}} CYCLES {}}
set a(0-864) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,10,1,11) AREA_SCORE 10.00 QUANTITY 1 NAME copy_y#1:acc#9 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-824 XREFS 1982 LOC {1 0.04649626829853612 1 0.9517038636909048 1 0.9517038636909048 1 0.9999999700023998 3 0.9999999700023998} PREDS {{258 0 0-846 {}} {259 0 0-863 {}}} SUCCS {{259 0 0-865 {}}} CYCLES {}}
set a(0-865) {NAME copy_y#1:slc#2 TYPE READSLICE PAR 0-824 XREFS 1983 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 3 0.99999998800096} PREDS {{259 0 0-864 {}}} SUCCS {{259 0 0-866 {}}} CYCLES {}}
set a(0-866) {NAME copy_y#1:slc TYPE READSLICE PAR 0-824 XREFS 1984 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 3 0.99999998800096} PREDS {{259 0 0-865 {}}} SUCCS {{259 0 0-867 {}}} CYCLES {}}
set a(0-867) {NAME copy_y#1:not TYPE NOT PAR 0-824 XREFS 1985 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 3 0.99999998800096} PREDS {{259 0 0-866 {}}} SUCCS {{259 0 0-868 {}}} CYCLES {}}
set a(0-868) {NAME copy_y#1:asn#5 TYPE ASSIGN PAR 0-824 XREFS 1986 LOC {1 0.0947923926085913 1 0.99999998800096 1 0.99999998800096 3 0.99999998800096} PREDS {{128 0 0-826 {}} {772 0 0-868 {}} {256 0 0-825 {}} {259 0 0-867 {}}} SUCCS {{774 0 0-825 {}} {772 0 0-868 {}}} CYCLES {}}
set a(0-824) {CHI {0-825 0-826 0-827 0-828 0-829 0-830 0-831 0-832 0-833 0-834 0-835 0-836 0-837 0-838 0-839 0-840 0-841 0-842 0-843 0-844 0-845 0-846 0-847 0-848 0-849 0-850 0-851 0-852 0-853 0-854 0-855 0-856 0-857 0-858 0-859 0-860 0-861 0-862 0-863 0-864 0-865 0-866 0-867 0-868} ITERATIONS 257 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 497295 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 771 TOTAL_CYCLES_IN 497295 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 497295 NAME copy_y#1 TYPE LOOP DELAY {20722324.32 ns} PAR 0-799 XREFS 1987 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0-803 {}} {130 0 0-804 {}} {130 0 0-805 {}} {130 0 0-806 {}} {130 0 0-807 {}} {130 0 0-808 {}} {130 0 0-809 {}} {130 0 0-810 {}} {130 0 0-811 {}} {130 0 0-812 {}} {130 0 0-813 {}} {130 0 0-814 {}} {130 0 0-815 {}} {130 0 0-816 {}} {130 0 0-817 {}} {130 0 0-818 {}} {130 0 0-819 {}} {130 0 0-820 {}} {130 0 0-821 {}} {130 0 0-822 {}} {258 0 0-802 {}} {774 0 0-872 {}} {64 0 0-801 {}} {259 0 0-823 {}}} SUCCS {{772 0 0-802 {}} {772 0 0-823 {}} {131 0 0-869 {}} {130 0 0-870 {}} {130 0 0-871 {}} {130 0 0-872 {}} {130 0 0-873 {}} {130 0 0-874 {}} {130 0 0-875 {}} {130 0 0-876 {}} {130 0 0-877 {}} {130 0 0-878 {}} {130 0 0-879 {}} {130 0 0-880 {}} {130 0 0-881 {}} {130 0 0-882 {}} {130 0 0-883 {}} {130 0 0-884 {}} {130 0 0-885 {}} {130 0 0-886 {}} {130 0 0-887 {}} {130 0 0-888 {}} {130 0 0-889 {}} {130 0 0-890 {}} {130 0 0-891 {}} {130 0 0-892 {}} {130 0 0-893 {}}} CYCLES {}}
set a(0-869) {NAME image_copy#1:y:asn TYPE ASSIGN PAR 0-799 XREFS 1988 LOC {1 0.99999998800096 1 0.99999998800096 1 0.99999998800096 2 0.9070074274058075} PREDS {{774 0 0-872 {}} {131 0 0-824 {}}} SUCCS {{259 0 0-870 {}} {256 0 0-872 {}}} CYCLES {}}
set a(0-870) {NAME image_copy#1:y:slc(image_copy#1:y) TYPE READSLICE PAR 0-799 XREFS 1989 LOC {1 0.99999998800096 1 0.99999998800096 1 0.99999998800096 2 0.9070074274058075} PREDS {{130 0 0-824 {}} {259 0 0-869 {}}} SUCCS {{259 0 0-871 {}}} CYCLES {}}
set a(0-871) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(7,0,2,1,8) AREA_SCORE 7.00 QUANTITY 1 NAME copy_x#1:acc#1 TYPE ACCU DELAY {1.52 ns} LIBRARY_DELAY {1.52 ns} PAR 0-799 XREFS 1990 LOC {2 0.0 2 0.9070074274058075 2 0.9070074274058075 2 0.952603749700024 2 0.952603749700024} PREDS {{130 0 0-824 {}} {259 0 0-870 {}}} SUCCS {{259 0 0-872 {}} {258 0 0-873 {}}} CYCLES {}}
set a(0-872) {NAME copy_x#1:asn(image_copy#1:y#1.sva) TYPE ASSIGN PAR 0-799 XREFS 1991 LOC {2 0.045596352291816654 2 0.9526037796976242 2 0.9526037796976242 2 0.99999998800096} PREDS {{772 0 0-872 {}} {130 0 0-824 {}} {256 0 0-869 {}} {259 0 0-871 {}}} SUCCS {{774 0 0-824 {}} {774 0 0-869 {}} {772 0 0-872 {}}} CYCLES {}}
set a(0-873) {NAME copy_x#1:conc TYPE CONCATENATE PAR 0-799 XREFS 1992 LOC {2 0.045596352291816654 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {258 0 0-871 {}}} SUCCS {{258 0 0-889 {}}} CYCLES {}}
set a(0-874) {NAME hi:asn#117 TYPE ASSIGN PAR 0-799 XREFS 1993 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}}} SUCCS {{259 0 0-875 {}}} CYCLES {}}
set a(0-875) {NAME hi:not TYPE NOT PAR 0-799 XREFS 1994 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {259 0 0-874 {}}} SUCCS {{258 0 0-888 {}}} CYCLES {}}
set a(0-876) {NAME hi:asn#118 TYPE ASSIGN PAR 0-799 XREFS 1995 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}}} SUCCS {{259 0 0-877 {}}} CYCLES {}}
set a(0-877) {NAME hi:not#16 TYPE NOT PAR 0-799 XREFS 1996 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {259 0 0-876 {}}} SUCCS {{258 0 0-888 {}}} CYCLES {}}
set a(0-878) {NAME hi:asn#119 TYPE ASSIGN PAR 0-799 XREFS 1997 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}}} SUCCS {{259 0 0-879 {}}} CYCLES {}}
set a(0-879) {NAME hi:not#17 TYPE NOT PAR 0-799 XREFS 1998 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {259 0 0-878 {}}} SUCCS {{258 0 0-888 {}}} CYCLES {}}
set a(0-880) {NAME hi:asn#120 TYPE ASSIGN PAR 0-799 XREFS 1999 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}}} SUCCS {{259 0 0-881 {}}} CYCLES {}}
set a(0-881) {NAME hi:not#18 TYPE NOT PAR 0-799 XREFS 2000 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {259 0 0-880 {}}} SUCCS {{258 0 0-888 {}}} CYCLES {}}
set a(0-882) {NAME hi:asn#121 TYPE ASSIGN PAR 0-799 XREFS 2001 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}}} SUCCS {{259 0 0-883 {}}} CYCLES {}}
set a(0-883) {NAME hi:not#19 TYPE NOT PAR 0-799 XREFS 2002 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {259 0 0-882 {}}} SUCCS {{258 0 0-888 {}}} CYCLES {}}
set a(0-884) {NAME hi:asn#122 TYPE ASSIGN PAR 0-799 XREFS 2003 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}}} SUCCS {{259 0 0-885 {}}} CYCLES {}}
set a(0-885) {NAME hi:not#20 TYPE NOT PAR 0-799 XREFS 2004 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {259 0 0-884 {}}} SUCCS {{258 0 0-888 {}}} CYCLES {}}
set a(0-886) {NAME hi:asn#123 TYPE ASSIGN PAR 0-799 XREFS 2005 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}}} SUCCS {{259 0 0-887 {}}} CYCLES {}}
set a(0-887) {NAME hi:not#21 TYPE NOT PAR 0-799 XREFS 2006 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {259 0 0-886 {}}} SUCCS {{259 0 0-888 {}}} CYCLES {}}
set a(0-888) {NAME copy_x#1:conc#3 TYPE CONCATENATE PAR 0-799 XREFS 2007 LOC {1 0.99999998800096 2 0.9526037796976242 2 0.9526037796976242 2 0.9526037796976242} PREDS {{130 0 0-824 {}} {258 0 0-885 {}} {258 0 0-883 {}} {258 0 0-881 {}} {258 0 0-879 {}} {258 0 0-877 {}} {258 0 0-875 {}} {259 0 0-887 {}}} SUCCS {{259 0 0-889 {}}} CYCLES {}}
set a(0-889) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,9,1,10) AREA_SCORE 9.00 QUANTITY 1 NAME copy_x#1:acc#3 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-799 XREFS 2008 LOC {2 0.045596352291816654 2 0.9526037796976242 2 0.9526037796976242 2 0.9999999580033597 2 0.9999999580033597} PREDS {{130 0 0-824 {}} {258 0 0-873 {}} {259 0 0-888 {}}} SUCCS {{259 0 0-890 {}}} CYCLES {}}
set a(0-890) {NAME copy_x#1:slc#2 TYPE READSLICE PAR 0-799 XREFS 2009 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-824 {}} {259 0 0-889 {}}} SUCCS {{259 0 0-891 {}}} CYCLES {}}
set a(0-891) {NAME copy_x#1:slc TYPE READSLICE PAR 0-799 XREFS 2010 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-824 {}} {259 0 0-890 {}}} SUCCS {{259 0 0-892 {}}} CYCLES {}}
set a(0-892) {NAME copy_x#1:not TYPE NOT PAR 0-799 XREFS 2011 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-824 {}} {259 0 0-891 {}}} SUCCS {{259 0 0-893 {}}} CYCLES {}}
set a(0-893) {NAME copy_x#1:asn#3 TYPE ASSIGN PAR 0-799 XREFS 2012 LOC {2 0.09299256059515239 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{130 0 0-824 {}} {772 0 0-893 {}} {256 0 0-800 {}} {259 0 0-892 {}}} SUCCS {{774 0 0-800 {}} {772 0 0-893 {}}} CYCLES {}}
set a(0-799) {CHI {0-800 0-801 0-802 0-803 0-804 0-805 0-806 0-807 0-808 0-809 0-810 0-811 0-812 0-813 0-814 0-815 0-816 0-817 0-818 0-819 0-820 0-821 0-822 0-823 0-824 0-869 0-870 0-871 0-872 0-873 0-874 0-875 0-876 0-877 0-878 0-879 0-880 0-881 0-882 0-883 0-884 0-885 0-886 0-887 0-888 0-889 0-890 0-891 0-892 0-893} ITERATIONS 129 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 498585 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 258 TOTAL_CYCLES_IN 1290 TOTAL_CYCLES_UNDER 497295 TOTAL_CYCLES 498585 NAME copy_x#1 TYPE LOOP DELAY {20776078.62 ns} PAR 0-166 XREFS 2013 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0-481 {}} {130 0 0-780 {}} {130 0 0-781 {}} {130 0 0-782 {}} {130 0 0-783 {}} {130 0 0-784 {}} {130 0 0-785 {}} {130 0 0-786 {}} {130 0 0-787 {}} {130 0 0-788 {}} {130 0 0-789 {}} {130 0 0-790 {}} {130 0 0-791 {}} {130 0 0-792 {}} {130 0 0-793 {}} {130 0 0-794 {}} {130 0 0-795 {}} {130 0 0-796 {}} {130 0 0-797 {}} {774 0 0-943 {}} {774 0 0-942 {}} {774 0 0-941 {}} {774 0 0-940 {}} {774 0 0-939 {}} {774 0 0-938 {}} {774 0 0-937 {}} {258 0 0-779 {}} {774 0 0-951 {}} {774 0 0-950 {}} {774 0 0-949 {}} {774 0 0-948 {}} {774 0 0-947 {}} {774 0 0-946 {}} {774 0 0-945 {}} {774 0 0-944 {}} {130 0 0-500 {}} {259 0 0-798 {}}} SUCCS {{772 0 0-779 {}} {772 0 0-798 {}} {131 0 0-894 {}} {130 0 0-895 {}} {130 0 0-896 {}} {130 0 0-897 {}} {130 0 0-898 {}} {130 0 0-899 {}} {130 0 0-900 {}} {130 0 0-901 {}} {130 0 0-902 {}} {130 0 0-903 {}} {130 0 0-904 {}} {130 0 0-905 {}} {130 0 0-906 {}} {130 0 0-907 {}} {130 0 0-908 {}} {130 0 0-909 {}} {130 0 0-910 {}} {130 0 0-911 {}} {130 0 0-912 {}} {130 0 0-913 {}} {130 0 0-914 {}} {130 0 0-915 {}} {130 0 0-916 {}} {130 0 0-917 {}} {130 0 0-918 {}} {130 0 0-919 {}} {130 0 0-920 {}} {130 0 0-921 {}} {130 0 0-922 {}} {130 0 0-923 {}} {130 0 0-924 {}} {130 0 0-925 {}} {130 0 0-926 {}} {130 0 0-927 {}} {130 0 0-928 {}} {130 0 0-929 {}} {130 0 0-930 {}} {130 0 0-931 {}} {130 0 0-932 {}} {130 0 0-933 {}} {130 0 0-934 {}} {130 0 0-935 {}} {130 0 0-936 {}} {130 0 0-937 {}} {130 0 0-938 {}} {130 0 0-939 {}} {130 0 0-940 {}} {130 0 0-941 {}} {130 0 0-942 {}} {130 0 0-943 {}} {130 0 0-944 {}} {130 0 0-945 {}} {130 0 0-946 {}} {130 0 0-947 {}} {130 0 0-948 {}} {130 0 0-949 {}} {130 0 0-950 {}} {130 0 0-951 {}} {130 0 0-952 {}} {130 0 0-953 {}} {130 0 0-954 {}} {130 0 0-955 {}} {130 0 0-956 {}} {130 0 0-957 {}} {130 0 0-958 {}} {130 0 0-959 {}}} CYCLES {}}
set a(0-894) {NAME levels:asn#2 TYPE ASSIGN PAR 0-166 XREFS 2014 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-189 {}} {774 0 0-937 {}} {131 0 0-799 {}}} SUCCS {{258 0 0-896 {}} {256 0 0-937 {}}} CYCLES {}}
set a(0-895) {NAME levels:if:not TYPE NOT PAR 0-166 XREFS 2015 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}}} SUCCS {{259 0 0-896 {}}} CYCLES {}}
set a(0-896) {NAME levels:and TYPE AND PAR 0-166 XREFS 2016 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-894 {}} {259 0 0-895 {}}} SUCCS {{258 0 0-938 {}}} CYCLES {}}
set a(0-897) {NAME levels:asn#3 TYPE ASSIGN PAR 0-166 XREFS 2017 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-937 {}}} SUCCS {{258 0 0-899 {}} {256 0 0-937 {}}} CYCLES {}}
set a(0-898) {NAME levels:asn#4 TYPE ASSIGN PAR 0-166 XREFS 2018 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-938 {}}} SUCCS {{259 0 0-899 {}} {256 0 0-938 {}}} CYCLES {}}
set a(0-899) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#20 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2019 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-897 {}} {259 0 0-898 {}}} SUCCS {{258 0 0-939 {}}} CYCLES {}}
set a(0-900) {NAME levels:asn#5 TYPE ASSIGN PAR 0-166 XREFS 2020 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-938 {}}} SUCCS {{258 0 0-902 {}} {256 0 0-938 {}}} CYCLES {}}
set a(0-901) {NAME levels:asn#6 TYPE ASSIGN PAR 0-166 XREFS 2021 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-939 {}}} SUCCS {{259 0 0-902 {}} {256 0 0-939 {}}} CYCLES {}}
set a(0-902) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#21 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2022 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-900 {}} {259 0 0-901 {}}} SUCCS {{258 0 0-940 {}}} CYCLES {}}
set a(0-903) {NAME levels:asn#7 TYPE ASSIGN PAR 0-166 XREFS 2023 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-939 {}}} SUCCS {{258 0 0-905 {}} {256 0 0-939 {}}} CYCLES {}}
set a(0-904) {NAME levels:asn#8 TYPE ASSIGN PAR 0-166 XREFS 2024 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-940 {}}} SUCCS {{259 0 0-905 {}} {256 0 0-940 {}}} CYCLES {}}
set a(0-905) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#22 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2025 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-903 {}} {259 0 0-904 {}}} SUCCS {{258 0 0-941 {}}} CYCLES {}}
set a(0-906) {NAME levels:asn#9 TYPE ASSIGN PAR 0-166 XREFS 2026 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-940 {}}} SUCCS {{258 0 0-908 {}} {256 0 0-940 {}}} CYCLES {}}
set a(0-907) {NAME levels:asn#10 TYPE ASSIGN PAR 0-166 XREFS 2027 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-941 {}}} SUCCS {{259 0 0-908 {}} {256 0 0-941 {}}} CYCLES {}}
set a(0-908) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#23 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2028 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-906 {}} {259 0 0-907 {}}} SUCCS {{258 0 0-942 {}}} CYCLES {}}
set a(0-909) {NAME levels:asn#11 TYPE ASSIGN PAR 0-166 XREFS 2029 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-941 {}}} SUCCS {{258 0 0-911 {}} {256 0 0-941 {}}} CYCLES {}}
set a(0-910) {NAME levels:asn#12 TYPE ASSIGN PAR 0-166 XREFS 2030 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-942 {}}} SUCCS {{259 0 0-911 {}} {256 0 0-942 {}}} CYCLES {}}
set a(0-911) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#24 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2031 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-909 {}} {259 0 0-910 {}}} SUCCS {{258 0 0-943 {}}} CYCLES {}}
set a(0-912) {NAME levels:asn#13 TYPE ASSIGN PAR 0-166 XREFS 2032 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-944 {}}} SUCCS {{258 0 0-914 {}} {256 0 0-944 {}}} CYCLES {}}
set a(0-913) {NAME levels:if:not#1 TYPE NOT PAR 0-166 XREFS 2033 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}}} SUCCS {{259 0 0-914 {}}} CYCLES {}}
set a(0-914) {NAME levels:and#2 TYPE AND PAR 0-166 XREFS 2034 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-912 {}} {259 0 0-913 {}}} SUCCS {{258 0 0-945 {}}} CYCLES {}}
set a(0-915) {NAME levels:asn#14 TYPE ASSIGN PAR 0-166 XREFS 2035 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-944 {}}} SUCCS {{258 0 0-917 {}} {256 0 0-944 {}}} CYCLES {}}
set a(0-916) {NAME levels:asn#15 TYPE ASSIGN PAR 0-166 XREFS 2036 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-945 {}}} SUCCS {{259 0 0-917 {}} {256 0 0-945 {}}} CYCLES {}}
set a(0-917) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#27 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2037 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-915 {}} {259 0 0-916 {}}} SUCCS {{258 0 0-946 {}}} CYCLES {}}
set a(0-918) {NAME levels:asn#16 TYPE ASSIGN PAR 0-166 XREFS 2038 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-945 {}}} SUCCS {{258 0 0-920 {}} {256 0 0-945 {}}} CYCLES {}}
set a(0-919) {NAME levels:asn#17 TYPE ASSIGN PAR 0-166 XREFS 2039 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-946 {}}} SUCCS {{259 0 0-920 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-920) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#28 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2040 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-918 {}} {259 0 0-919 {}}} SUCCS {{258 0 0-947 {}}} CYCLES {}}
set a(0-921) {NAME levels:asn#18 TYPE ASSIGN PAR 0-166 XREFS 2041 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-946 {}}} SUCCS {{258 0 0-923 {}} {256 0 0-946 {}}} CYCLES {}}
set a(0-922) {NAME levels:asn#19 TYPE ASSIGN PAR 0-166 XREFS 2042 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-947 {}}} SUCCS {{259 0 0-923 {}} {256 0 0-947 {}}} CYCLES {}}
set a(0-923) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#29 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2043 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-921 {}} {259 0 0-922 {}}} SUCCS {{258 0 0-948 {}}} CYCLES {}}
set a(0-924) {NAME levels:asn#20 TYPE ASSIGN PAR 0-166 XREFS 2044 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-947 {}}} SUCCS {{258 0 0-926 {}} {256 0 0-947 {}}} CYCLES {}}
set a(0-925) {NAME levels:asn#21 TYPE ASSIGN PAR 0-166 XREFS 2045 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-948 {}}} SUCCS {{259 0 0-926 {}} {256 0 0-948 {}}} CYCLES {}}
set a(0-926) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#30 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2046 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-924 {}} {259 0 0-925 {}}} SUCCS {{258 0 0-949 {}}} CYCLES {}}
set a(0-927) {NAME levels:asn#22 TYPE ASSIGN PAR 0-166 XREFS 2047 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-948 {}}} SUCCS {{258 0 0-929 {}} {256 0 0-948 {}}} CYCLES {}}
set a(0-928) {NAME levels:asn#23 TYPE ASSIGN PAR 0-166 XREFS 2048 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-949 {}}} SUCCS {{259 0 0-929 {}} {256 0 0-949 {}}} CYCLES {}}
set a(0-929) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#31 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2049 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-927 {}} {259 0 0-928 {}}} SUCCS {{258 0 0-950 {}}} CYCLES {}}
set a(0-930) {NAME levels:asn#24 TYPE ASSIGN PAR 0-166 XREFS 2050 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-949 {}}} SUCCS {{258 0 0-932 {}} {256 0 0-949 {}}} CYCLES {}}
set a(0-931) {NAME levels:asn#25 TYPE ASSIGN PAR 0-166 XREFS 2051 LOC {3 0.99999998800096 4 0.9952003719702424 4 0.9952003719702424 4 0.9952003719702424} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-950 {}}} SUCCS {{259 0 0-932 {}} {256 0 0-950 {}}} CYCLES {}}
set a(0-932) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_mux(1,1,2) AREA_SCORE 1.00 QUANTITY 11 NAME levels:mux#32 TYPE MUX DELAY {0.16 ns} LIBRARY_DELAY {0.16 ns} PAR 0-166 XREFS 2052 LOC {4 0.0 4 0.9952003719702424 4 0.9952003719702424 4 0.9999999580033597 4 0.9999999580033597} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-480 {}} {258 0 0-930 {}} {259 0 0-931 {}}} SUCCS {{258 0 0-951 {}}} CYCLES {}}
set a(0-933) {NAME i:asn#1 TYPE ASSIGN PAR 0-166 XREFS 2053 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9151067914566835} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {774 0 0-936 {}}} SUCCS {{259 0 0-934 {}} {256 0 0-936 {}}} CYCLES {}}
set a(0-934) {NAME i:slc(i#1.sg1) TYPE READSLICE PAR 0-166 XREFS 2054 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.9151067914566835} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {259 0 0-933 {}}} SUCCS {{259 0 0-935 {}}} CYCLES {}}
set a(0-935) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(2,0,2,1,3) AREA_SCORE 2.00 QUANTITY 1 NAME levels:acc#5 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-166 XREFS 2055 LOC {4 0.0 4 0.9151067914566835 4 0.9151067914566835 4 0.9562034737221022 4 0.9562034737221022} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {259 0 0-934 {}}} SUCCS {{259 0 0-936 {}} {258 0 0-952 {}}} CYCLES {}}
set a(0-936) {NAME levels:asn(i#1.sg1.sva) TYPE ASSIGN PAR 0-166 XREFS 2056 LOC {4 0.041096712263018954 4 0.9562035037197024 4 0.9562035037197024 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {772 0 0-936 {}} {256 0 0-476 {}} {256 0 0-933 {}} {259 0 0-935 {}}} SUCCS {{774 0 0-476 {}} {774 0 0-933 {}} {772 0 0-936 {}}} CYCLES {}}
set a(0-937) {NAME levels:asn(hi#7.sg7.sva) TYPE ASSIGN PAR 0-166 XREFS 2057 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-937 {}} {256 0 0-483 {}} {256 0 0-500 {}} {256 0 0-780 {}} {130 0 0-799 {}} {256 0 0-170 {}} {130 0 0-189 {}} {256 0 0-894 {}} {256 0 0-897 {}}} SUCCS {{774 0 0-170 {}} {774 0 0-189 {}} {774 0 0-483 {}} {774 0 0-500 {}} {774 0 0-780 {}} {774 0 0-799 {}} {774 0 0-894 {}} {774 0 0-897 {}} {772 0 0-937 {}}} CYCLES {}}
set a(0-938) {NAME levels:asn(hi#7.sg6.sva) TYPE ASSIGN PAR 0-166 XREFS 2058 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-938 {}} {256 0 0-485 {}} {256 0 0-500 {}} {256 0 0-782 {}} {130 0 0-799 {}} {256 0 0-172 {}} {130 0 0-189 {}} {256 0 0-898 {}} {256 0 0-900 {}} {258 0 0-896 {}}} SUCCS {{774 0 0-172 {}} {774 0 0-189 {}} {774 0 0-485 {}} {774 0 0-500 {}} {774 0 0-782 {}} {774 0 0-799 {}} {774 0 0-898 {}} {774 0 0-900 {}} {772 0 0-938 {}}} CYCLES {}}
set a(0-939) {NAME levels:asn(hi#7.sg5.sva) TYPE ASSIGN PAR 0-166 XREFS 2059 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-939 {}} {256 0 0-487 {}} {256 0 0-500 {}} {256 0 0-784 {}} {130 0 0-799 {}} {256 0 0-174 {}} {130 0 0-189 {}} {256 0 0-901 {}} {256 0 0-903 {}} {258 0 0-899 {}}} SUCCS {{774 0 0-174 {}} {774 0 0-189 {}} {774 0 0-487 {}} {774 0 0-500 {}} {774 0 0-784 {}} {774 0 0-799 {}} {774 0 0-901 {}} {774 0 0-903 {}} {772 0 0-939 {}}} CYCLES {}}
set a(0-940) {NAME levels:asn(hi#7.sg4.sva) TYPE ASSIGN PAR 0-166 XREFS 2060 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-940 {}} {256 0 0-489 {}} {256 0 0-500 {}} {256 0 0-786 {}} {130 0 0-799 {}} {256 0 0-176 {}} {130 0 0-189 {}} {256 0 0-904 {}} {256 0 0-906 {}} {258 0 0-902 {}}} SUCCS {{774 0 0-176 {}} {774 0 0-189 {}} {774 0 0-489 {}} {774 0 0-500 {}} {774 0 0-786 {}} {774 0 0-799 {}} {774 0 0-904 {}} {774 0 0-906 {}} {772 0 0-940 {}}} CYCLES {}}
set a(0-941) {NAME levels:asn(hi#7.sg3.sva) TYPE ASSIGN PAR 0-166 XREFS 2061 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-941 {}} {256 0 0-491 {}} {256 0 0-500 {}} {256 0 0-788 {}} {130 0 0-799 {}} {256 0 0-178 {}} {130 0 0-189 {}} {256 0 0-907 {}} {256 0 0-909 {}} {258 0 0-905 {}}} SUCCS {{774 0 0-178 {}} {774 0 0-189 {}} {774 0 0-491 {}} {774 0 0-500 {}} {774 0 0-788 {}} {774 0 0-799 {}} {774 0 0-907 {}} {774 0 0-909 {}} {772 0 0-941 {}}} CYCLES {}}
set a(0-942) {NAME levels:asn(hi#7.sg2.sva) TYPE ASSIGN PAR 0-166 XREFS 2062 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-942 {}} {256 0 0-493 {}} {256 0 0-500 {}} {256 0 0-790 {}} {130 0 0-799 {}} {256 0 0-180 {}} {130 0 0-189 {}} {256 0 0-910 {}} {258 0 0-908 {}}} SUCCS {{774 0 0-180 {}} {774 0 0-189 {}} {774 0 0-493 {}} {774 0 0-500 {}} {774 0 0-790 {}} {774 0 0-799 {}} {774 0 0-910 {}} {772 0 0-942 {}}} CYCLES {}}
set a(0-943) {NAME levels:asn(hi#7.sg1.sva) TYPE ASSIGN PAR 0-166 XREFS 2063 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-943 {}} {256 0 0-792 {}} {130 0 0-799 {}} {256 0 0-182 {}} {130 0 0-189 {}} {258 0 0-911 {}}} SUCCS {{774 0 0-182 {}} {774 0 0-189 {}} {774 0 0-792 {}} {774 0 0-799 {}} {772 0 0-943 {}}} CYCLES {}}
set a(0-944) {NAME levels:asn(wi#7.sg8.sva) TYPE ASSIGN PAR 0-166 XREFS 2064 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-944 {}} {256 0 0-500 {}} {130 0 0-799 {}} {130 0 0-189 {}} {256 0 0-912 {}} {256 0 0-915 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-500 {}} {774 0 0-799 {}} {774 0 0-912 {}} {774 0 0-915 {}} {772 0 0-944 {}}} CYCLES {}}
set a(0-945) {NAME levels:asn(wi#7.sg7.sva) TYPE ASSIGN PAR 0-166 XREFS 2065 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-945 {}} {256 0 0-500 {}} {130 0 0-799 {}} {130 0 0-189 {}} {256 0 0-916 {}} {256 0 0-918 {}} {258 0 0-914 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-500 {}} {774 0 0-799 {}} {774 0 0-916 {}} {774 0 0-918 {}} {772 0 0-945 {}}} CYCLES {}}
set a(0-946) {NAME levels:asn(wi#7.sg6.sva) TYPE ASSIGN PAR 0-166 XREFS 2066 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-946 {}} {256 0 0-500 {}} {130 0 0-799 {}} {130 0 0-189 {}} {256 0 0-919 {}} {256 0 0-921 {}} {258 0 0-917 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-500 {}} {774 0 0-799 {}} {774 0 0-919 {}} {774 0 0-921 {}} {772 0 0-946 {}}} CYCLES {}}
set a(0-947) {NAME levels:asn(wi#7.sg5.sva) TYPE ASSIGN PAR 0-166 XREFS 2067 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-947 {}} {256 0 0-500 {}} {130 0 0-799 {}} {130 0 0-189 {}} {256 0 0-922 {}} {256 0 0-924 {}} {258 0 0-920 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-500 {}} {774 0 0-799 {}} {774 0 0-922 {}} {774 0 0-924 {}} {772 0 0-947 {}}} CYCLES {}}
set a(0-948) {NAME levels:asn(wi#7.sg4.sva) TYPE ASSIGN PAR 0-166 XREFS 2068 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-948 {}} {256 0 0-500 {}} {130 0 0-799 {}} {130 0 0-189 {}} {256 0 0-925 {}} {256 0 0-927 {}} {258 0 0-923 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-500 {}} {774 0 0-799 {}} {774 0 0-925 {}} {774 0 0-927 {}} {772 0 0-948 {}}} CYCLES {}}
set a(0-949) {NAME levels:asn(wi#7.sg3.sva) TYPE ASSIGN PAR 0-166 XREFS 2069 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-949 {}} {256 0 0-500 {}} {130 0 0-799 {}} {130 0 0-189 {}} {256 0 0-928 {}} {256 0 0-930 {}} {258 0 0-926 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-500 {}} {774 0 0-799 {}} {774 0 0-928 {}} {774 0 0-930 {}} {772 0 0-949 {}}} CYCLES {}}
set a(0-950) {NAME levels:asn(wi#7.sg2.sva) TYPE ASSIGN PAR 0-166 XREFS 2070 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-950 {}} {256 0 0-500 {}} {130 0 0-799 {}} {130 0 0-189 {}} {256 0 0-931 {}} {258 0 0-929 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-500 {}} {774 0 0-799 {}} {774 0 0-931 {}} {772 0 0-950 {}}} CYCLES {}}
set a(0-951) {NAME levels:asn(wi#7.sg1.sva) TYPE ASSIGN PAR 0-166 XREFS 2071 LOC {4 0.004799616030717543 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{772 0 0-951 {}} {130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-932 {}}} SUCCS {{774 0 0-189 {}} {774 0 0-799 {}} {772 0 0-951 {}}} CYCLES {}}
set a(0-952) {NAME levels:conc TYPE CONCATENATE PAR 0-166 XREFS 2072 LOC {4 0.041096712263018954 4 0.9562035037197024 4 0.9562035037197024 4 0.9562035037197024} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-935 {}}} SUCCS {{258 0 0-955 {}}} CYCLES {}}
set a(0-953) {NAME levels:not#1 TYPE NOT PAR 0-166 XREFS 2073 LOC {3 0.99999998800096 4 0.9562035037197024 4 0.9562035037197024 4 0.9562035037197024} PREDS {{130 0 0-799 {}} {130 0 0-189 {}}} SUCCS {{259 0 0-954 {}}} CYCLES {}}
set a(0-954) {NAME levels:conc#13 TYPE CONCATENATE PAR 0-166 XREFS 2074 LOC {3 0.99999998800096 4 0.9562035037197024 4 0.9562035037197024 4 0.9562035037197024} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {259 0 0-953 {}}} SUCCS {{259 0 0-955 {}}} CYCLES {}}
set a(0-955) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 5.00 QUANTITY 1 NAME levels:acc#7 TYPE ACCU DELAY {1.46 ns} LIBRARY_DELAY {1.46 ns} PAR 0-166 XREFS 2075 LOC {4 0.041096712263018954 4 0.9562035037197024 4 0.9562035037197024 4 0.9999999700023998 4 0.9999999700023998} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {258 0 0-952 {}} {259 0 0-954 {}}} SUCCS {{259 0 0-956 {}}} CYCLES {}}
set a(0-956) {NAME levels:slc#4 TYPE READSLICE PAR 0-166 XREFS 2076 LOC {4 0.08489319654427646 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {259 0 0-955 {}}} SUCCS {{259 0 0-957 {}}} CYCLES {}}
set a(0-957) {NAME levels:slc TYPE READSLICE PAR 0-166 XREFS 2077 LOC {4 0.08489319654427646 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {259 0 0-956 {}}} SUCCS {{259 0 0-958 {}}} CYCLES {}}
set a(0-958) {NAME levels:not TYPE NOT PAR 0-166 XREFS 2078 LOC {4 0.08489319654427646 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {259 0 0-957 {}}} SUCCS {{259 0 0-959 {}}} CYCLES {}}
set a(0-959) {NAME levels:asn#26 TYPE ASSIGN PAR 0-166 XREFS 2079 LOC {4 0.08489319654427646 4 0.99999998800096 4 0.99999998800096 4 0.99999998800096} PREDS {{130 0 0-799 {}} {130 0 0-189 {}} {772 0 0-959 {}} {256 0 0-167 {}} {259 0 0-958 {}}} SUCCS {{774 0 0-167 {}} {772 0 0-959 {}}} CYCLES {}}
set a(0-166) {CHI {0-167 0-168 0-169 0-170 0-171 0-172 0-173 0-174 0-175 0-176 0-177 0-178 0-179 0-180 0-181 0-182 0-183 0-184 0-185 0-186 0-187 0-188 0-189 0-475 0-476 0-477 0-478 0-479 0-480 0-481 0-482 0-483 0-484 0-485 0-486 0-487 0-488 0-489 0-490 0-491 0-492 0-493 0-494 0-495 0-496 0-497 0-498 0-499 0-500 0-779 0-780 0-781 0-782 0-783 0-784 0-785 0-786 0-787 0-788 0-789 0-790 0-791 0-792 0-793 0-794 0-795 0-796 0-797 0-798 0-799 0-894 0-895 0-896 0-897 0-898 0-899 0-900 0-901 0-902 0-903 0-904 0-905 0-906 0-907 0-908 0-909 0-910 0-911 0-912 0-913 0-914 0-915 0-916 0-917 0-918 0-919 0-920 0-921 0-922 0-923 0-924 0-925 0-926 0-927 0-928 0-929 0-930 0-931 0-932 0-933 0-934 0-935 0-936 0-937 0-938 0-939 0-940 0-941 0-942 0-943 0-944 0-945 0-946 0-947 0-948 0-949 0-950 0-951 0-952 0-953 0-954 0-955 0-956 0-957 0-958 0-959} ITERATIONS 5 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2343725 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 2343705 TOTAL_CYCLES 2343725 NAME levels TYPE LOOP DELAY {97663062.42 ns} PAR 0-105 XREFS 2080 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0-160 {}} {130 0 0-161 {}} {130 0 0-162 {}} {130 0 0-163 {}} {130 0 0-164 {}} {258 0 0-159 {}} {258 0 0-107 {}} {258 0 0-120 {}} {258 0 0-118 {}} {258 0 0-116 {}} {258 0 0-115 {}} {258 0 0-117 {}} {258 0 0-119 {}} {258 0 0-121 {}} {258 0 0-122 {}} {258 0 0-112 {}} {258 0 0-110 {}} {258 0 0-108 {}} {258 0 0-109 {}} {258 0 0-111 {}} {258 0 0-113 {}} {258 0 0-114 {}} {130 0 0-124 {}} {259 0 0-165 {}}} SUCCS {{772 0 0-108 {}} {772 0 0-109 {}} {772 0 0-110 {}} {772 0 0-111 {}} {772 0 0-112 {}} {772 0 0-113 {}} {772 0 0-114 {}} {772 0 0-115 {}} {772 0 0-116 {}} {772 0 0-117 {}} {772 0 0-118 {}} {772 0 0-119 {}} {772 0 0-120 {}} {772 0 0-121 {}} {772 0 0-122 {}} {772 0 0-159 {}} {772 0 0-165 {}} {131 0 0-960 {}} {130 0 0-961 {}} {256 0 0-998 {}} {256 0 0-999 {}}} CYCLES {}}
set a(0-960) {NAME copy_x#2:asn(image_copy#2:y) TYPE ASSIGN PAR 0-105 XREFS 2081 LOC {3 0.99999998800096 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{772 0 0-961 {}} {131 0 0-166 {}}} SUCCS {{259 0 0-961 {}}} CYCLES {}}
set a(0-962) {NAME copy_y#2:asn(image_copy#2:x) TYPE ASSIGN PAR 0-961 XREFS 2082 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 0 0.99999998800096} PREDS {{772 0 0-963 {}}} SUCCS {{259 0 0-963 {}}} CYCLES {}}
set a(0-964) {NAME copy_y#2:asn TYPE ASSIGN PAR 0-963 XREFS 2083 LOC {0 0.99999998800096 1 0.7895848332133429 1 0.7895848332133429 1 0.7895848332133429} PREDS {} SUCCS {{258 0 0-967 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-965) {NAME image_copy#2:x:asn TYPE ASSIGN PAR 0-963 XREFS 2084 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.7895848332133429} PREDS {{774 0 0-986 {}}} SUCCS {{259 0 0-966 {}} {130 0 0-985 {}} {256 0 0-986 {}}} CYCLES {}}
set a(0-966) {NAME image_copy#2:x:slc(image_copy#2:x)#4 TYPE READSLICE PAR 0-963 XREFS 2085 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.7895848332133429} PREDS {{259 0 0-965 {}}} SUCCS {{259 0 0-967 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-967) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,3,0,9) AREA_SCORE 8.00 QUANTITY 1 NAME copy_y#2:acc#7 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-963 XREFS 2086 LOC {1 0.0 1 0.7895848332133429 1 0.7895848332133429 1 0.8360810835133189 1 0.8360810835133189} PREDS {{258 0 0-964 {}} {259 0 0-966 {}}} SUCCS {{258 0 0-970 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-968) {NAME copy_y#2:asn#1 TYPE ASSIGN PAR 0-963 XREFS 2087 LOC {0 0.99999998800096 1 0.8360811015118791 1 0.8360811015118791 1 0.8360811015118791} PREDS {} SUCCS {{259 0 0-969 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-969) {NAME copy_y#2:conc#3 TYPE CONCATENATE PAR 0-963 XREFS 2088 LOC {0 0.99999998800096 1 0.8360811015118791 1 0.8360811015118791 1 0.8360811015118791} PREDS {{259 0 0-968 {}}} SUCCS {{259 0 0-970 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-970) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(10,0,9,0,11) AREA_SCORE 10.00 QUANTITY 7 NAME copy_y#2:acc#6 TYPE ACCU DELAY {1.61 ns} LIBRARY_DELAY {1.61 ns} PAR 0-963 XREFS 2089 LOC {1 0.04649626829853612 1 0.8360811015118791 1 0.8360811015118791 1 0.8843772078233741 1 0.8843772078233741} PREDS {{258 0 0-967 {}} {259 0 0-969 {}}} SUCCS {{258 0 0-973 {}} {258 0 0-977 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-971) {NAME image_copy#2:x:asn#1 TYPE ASSIGN PAR 0-963 XREFS 2090 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.8843772258219342} PREDS {{774 0 0-986 {}}} SUCCS {{259 0 0-972 {}} {130 0 0-985 {}} {256 0 0-986 {}}} CYCLES {}}
set a(0-972) {NAME image_copy#2:x:slc(image_copy#2:x)#2 TYPE READSLICE PAR 0-963 XREFS 2091 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 1 0.8843772258219342} PREDS {{259 0 0-971 {}}} SUCCS {{259 0 0-973 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-973) {NAME copy_y#2:conc#1 TYPE CONCATENATE PAR 0-963 XREFS 2092 LOC {1 0.0947923926085913 1 0.8843772258219342 1 0.8843772258219342 1 0.8843772258219342} PREDS {{258 0 0-970 {}} {259 0 0-972 {}}} SUCCS {{259 0 0-974 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-974) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#2:read_mem(Dst:rsc.d) TYPE MEMORYREAD DELAY {2.46 ns} LIBRARY_DELAY {2.46 ns} PAR 0-963 XREFS 2093 LOC {1 1.0 1 1.0 1 1.0 2 0.07379406647468202 2 0.07379406647468202} PREDS {{259 0 0-973 {}}} SUCCS {{258 0 0-978 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-975) {NAME image_copy#2:x:asn#2 TYPE ASSIGN PAR 0-963 XREFS 2094 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{774 0 0-986 {}}} SUCCS {{259 0 0-976 {}} {130 0 0-985 {}} {256 0 0-986 {}}} CYCLES {}}
set a(0-976) {NAME image_copy#2:x:slc(image_copy#2:x)#1 TYPE READSLICE PAR 0-963 XREFS 2095 LOC {0 0.99999998800096 0 0.99999998800096 0 0.99999998800096 2 0.99999998800096} PREDS {{259 0 0-975 {}}} SUCCS {{259 0 0-977 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-977) {NAME copy_y#2:conc TYPE CONCATENATE PAR 0-963 XREFS 2096 LOC {1 0.0947923926085913 2 0.99999998800096 2 0.99999998800096 2 0.99999998800096} PREDS {{258 0 0-970 {}} {259 0 0-976 {}}} SUCCS {{259 0 0-978 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-978) {LIBRARY ram_Xilinx-ARTIX-7-1_RAMSB MODULE singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) AREA_SCORE 0.00 QUANTITY 1 NAME copy_y#2:write_mem(Vga:rsc.d) TYPE MEMORYWRITE DELAY {0.10 ns} LIBRARY_DELAY {0.10 ns} PAR 0-963 XREFS 2097 LOC {2 1.0 2 1.0 2 1.0 3 0.0029997300215982726 3 0.0029997300215982726} PREDS {{774 0 0-978 {}} {258 0 0-974 {}} {259 0 0-977 {}}} SUCCS {{774 0 0-978 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-979) {NAME copy_y#2:asn#2 TYPE ASSIGN PAR 0-963 XREFS 2098 LOC {0 0.99999998800096 1 0.9097072114230862 1 0.9097072114230862 3 0.9097072114230862} PREDS {{774 0 0-986 {}}} SUCCS {{259 0 0-980 {}} {130 0 0-985 {}} {256 0 0-986 {}}} CYCLES {}}
set a(0-980) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(9,0,2,1,9) AREA_SCORE 9.00 QUANTITY 1 NAME copy_y#2:acc#5 TYPE ACCU DELAY {1.58 ns} LIBRARY_DELAY {1.58 ns} PAR 0-963 XREFS 2099 LOC {1 0.0 1 0.9097072114230862 1 0.9097072114230862 1 0.9571033897288217 3 0.9571033897288217} PREDS {{259 0 0-979 {}}} SUCCS {{259 0 0-981 {}} {130 0 0-985 {}} {258 0 0-986 {}}} CYCLES {}}
set a(0-981) {NAME image_copy#2:x:slc(image_copy#2:x)#3 TYPE READSLICE PAR 0-963 XREFS 2100 LOC {1 0.047396208303335734 1 0.9571034197264219 1 0.9571034197264219 3 0.9571034197264219} PREDS {{259 0 0-980 {}}} SUCCS {{259 0 0-982 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-982) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(4,0,3,0,4) AREA_SCORE 4.00 QUANTITY 1 NAME copy_y#2:acc TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-963 XREFS 2101 LOC {1 0.047396208303335734 1 0.9571034197264219 1 0.9571034197264219 1 0.9999999580033597 3 0.9999999580033597} PREDS {{259 0 0-981 {}}} SUCCS {{259 0 0-983 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-983) {NAME copy_y#2:slc TYPE READSLICE PAR 0-963 XREFS 2102 LOC {1 0.09029277657787377 1 0.99999998800096 1 0.99999998800096 3 0.99999998800096} PREDS {{259 0 0-982 {}}} SUCCS {{259 0 0-984 {}} {130 0 0-985 {}}} CYCLES {}}
set a(0-984) {NAME copy_y#2:not TYPE NOT PAR 0-963 XREFS 2103 LOC {1 0.09029277657787377 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{259 0 0-983 {}}} SUCCS {{259 0 0-985 {}}} CYCLES {}}
set a(0-985) {NAME break(copy_y#2) TYPE TERMINATE PAR 0-963 XREFS 2104 LOC {3 0.002999760019198464 3 0.99999998800096 3 0.99999998800096 3 0.99999998800096} PREDS {{130 0 0-964 {}} {130 0 0-965 {}} {130 0 0-966 {}} {130 0 0-967 {}} {130 0 0-968 {}} {130 0 0-969 {}} {130 0 0-970 {}} {130 0 0-971 {}} {130 0 0-972 {}} {130 0 0-973 {}} {130 0 0-974 {}} {130 0 0-975 {}} {130 0 0-976 {}} {130 0 0-977 {}} {130 0 0-978 {}} {130 0 0-979 {}} {130 0 0-980 {}} {130 0 0-981 {}} {130 0 0-982 {}} {130 0 0-983 {}} {259 0 0-984 {}}} SUCCS {{129 0 0-986 {}}} CYCLES {}}
set a(0-986) {NAME copy_y#2:asn(image_copy#2:x#1.sva) TYPE ASSIGN PAR 0-963 XREFS 2105 LOC {3 0.0 3 0.0 3 0.0 3 0.99999998800096} PREDS {{772 0 0-986 {}} {256 0 0-965 {}} {256 0 0-971 {}} {256 0 0-975 {}} {256 0 0-979 {}} {258 0 0-980 {}} {129 0 0-985 {}}} SUCCS {{774 0 0-965 {}} {774 0 0-971 {}} {774 0 0-975 {}} {774 0 0-979 {}} {772 0 0-986 {}}} CYCLES {}}
set a(0-963) {CHI {0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986} ITERATIONS 320 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 230400 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 960 TOTAL_CYCLES_IN 230400 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 230400 NAME copy_y#2 TYPE LOOP DELAY {9600809.67 ns} PAR 0-961 XREFS 2106 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-995 {}} {259 0 0-962 {}}} SUCCS {{772 0 0-962 {}} {131 0 0-987 {}} {130 0 0-988 {}} {130 0 0-989 {}} {130 0 0-990 {}} {130 0 0-991 {}} {130 0 0-992 {}} {130 0 0-993 {}} {130 0 0-994 {}} {256 0 0-995 {}}} CYCLES {}}
set a(0-987) {NAME copy_x#2:asn TYPE ASSIGN PAR 0-961 XREFS 2107 LOC {0 0.99999998800096 1 0.9097072354211663 1 0.9097072354211663 1 0.9097072354211663} PREDS {{774 0 0-995 {}} {131 0 0-963 {}}} SUCCS {{259 0 0-988 {}} {130 0 0-994 {}} {256 0 0-995 {}}} CYCLES {}}
set a(0-988) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(8,0,2,1,8) AREA_SCORE 8.00 QUANTITY 2 NAME copy_x#2:acc#1 TYPE ACCU DELAY {1.55 ns} LIBRARY_DELAY {1.55 ns} PAR 0-961 XREFS 2108 LOC {1 0.0 1 0.9097072354211663 1 0.9097072354211663 1 0.9562034857211422 1 0.9562034857211422} PREDS {{130 0 0-963 {}} {259 0 0-987 {}}} SUCCS {{259 0 0-989 {}} {130 0 0-994 {}} {258 0 0-995 {}}} CYCLES {}}
set a(0-989) {NAME image_copy#2:y:slc(image_copy#2:y)#1 TYPE READSLICE PAR 0-961 XREFS 2109 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.9562035037197024} PREDS {{130 0 0-963 {}} {259 0 0-988 {}}} SUCCS {{259 0 0-990 {}} {130 0 0-994 {}}} CYCLES {}}
set a(0-990) {NAME copy_x#2:conc TYPE CONCATENATE PAR 0-961 XREFS 2110 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.9562035037197024} PREDS {{130 0 0-963 {}} {259 0 0-989 {}}} SUCCS {{259 0 0-991 {}} {130 0 0-994 {}}} CYCLES {}}
set a(0-991) {LIBRARY mgc_Xilinx-ARTIX-7-1_beh_psr MODULE mgc_add(5,0,5,0,5) AREA_SCORE 5.00 QUANTITY 1 NAME copy_x#2:acc TYPE ACCU DELAY {1.46 ns} LIBRARY_DELAY {1.46 ns} PAR 0-961 XREFS 2111 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.9999999700023998 1 0.9999999700023998} PREDS {{130 0 0-963 {}} {259 0 0-990 {}}} SUCCS {{259 0 0-992 {}} {130 0 0-994 {}}} CYCLES {}}
set a(0-992) {NAME copy_x#2:slc TYPE READSLICE PAR 0-961 XREFS 2112 LOC {1 0.09029275257979362 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{130 0 0-963 {}} {259 0 0-991 {}}} SUCCS {{259 0 0-993 {}} {130 0 0-994 {}}} CYCLES {}}
set a(0-993) {NAME copy_x#2:not TYPE NOT PAR 0-961 XREFS 2113 LOC {1 0.09029275257979362 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{130 0 0-963 {}} {259 0 0-992 {}}} SUCCS {{259 0 0-994 {}}} CYCLES {}}
set a(0-994) {NAME break(copy_x#2) TYPE TERMINATE PAR 0-961 XREFS 2114 LOC {1 0.09029275257979362 1 0.99999998800096 1 0.99999998800096 1 0.99999998800096} PREDS {{130 0 0-987 {}} {130 0 0-988 {}} {130 0 0-989 {}} {130 0 0-990 {}} {130 0 0-991 {}} {130 0 0-992 {}} {130 0 0-963 {}} {259 0 0-993 {}}} SUCCS {{129 0 0-995 {}}} CYCLES {}}
set a(0-995) {NAME copy_x#2:asn(image_copy#2:y#1.sva) TYPE ASSIGN PAR 0-961 XREFS 2115 LOC {1 0.04649626829853612 1 0.9562035037197024 1 0.9562035037197024 1 0.99999998800096} PREDS {{772 0 0-995 {}} {256 0 0-963 {}} {256 0 0-987 {}} {258 0 0-988 {}} {129 0 0-994 {}}} SUCCS {{774 0 0-963 {}} {774 0 0-987 {}} {772 0 0-995 {}}} CYCLES {}}
set a(0-961) {CHI {0-962 0-963 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995} ITERATIONS 240 RESET_LATENCY 0 CSTEPS 1 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 230640 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 240 TOTAL_CYCLES_IN 240 TOTAL_CYCLES_UNDER 230400 TOTAL_CYCLES 230640 NAME copy_x#2 TYPE LOOP DELAY {9610810.47 ns} PAR 0-105 XREFS 2116 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0-166 {}} {259 0 0-960 {}}} SUCCS {{772 0 0-960 {}} {131 0 0-996 {}} {130 0 0-997 {}} {130 0 0-998 {}} {130 0 0-999 {}} {130 0 0-1000 {}}} CYCLES {}}
set a(0-996) {LIBRARY mgc_ioport MODULE mgc_bsync_rdy(6,1,0) AREA_SCORE 0.00 QUANTITY 1 NAME io_syncw(__done) TYPE {I/O_WRITE CHAN} DELAY {0.00 ns} PAR 0-105 XREFS 2117 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{131 0 0-961 {}}} SUCCS {} CYCLES {}}
set a(0-997) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 4 NAME io_sync(nbLevels.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-105 XREFS 2118 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{130 0 0-961 {}} {772 0 0-997 {}} {256 0 0-107 {}}} SUCCS {{774 0 0-107 {}} {772 0 0-997 {}}} CYCLES {}}
set a(0-998) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 4 NAME io_sync(Src.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-105 XREFS 2119 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{130 0 0-961 {}} {772 0 0-998 {}} {256 0 0-124 {}} {256 0 0-166 {}}} SUCCS {{772 0 0-998 {}}} CYCLES {}}
set a(0-999) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 4 NAME io_sync(Dst.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-105 XREFS 2120 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{772 0 0-999 {}} {256 0 0-124 {}} {256 0 0-166 {}} {130 0 0-961 {}}} SUCCS {{772 0 0-999 {}}} CYCLES {}}
set a(0-1000) {LIBRARY mgc_ioport MODULE mgc_io_sync() AREA_SCORE 0.00 QUANTITY 4 NAME io_sync(Vga.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-105 XREFS 2121 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{772 0 0-1000 {}} {130 0 0-961 {}}} SUCCS {{772 0 0-1000 {}}} CYCLES {}}
set a(0-105) {CHI {0-106 0-107 0-108 0-109 0-110 0-111 0-112 0-113 0-114 0-115 0-116 0-117 0-118 0-119 0-120 0-121 0-122 0-123 0-124 0-159 0-160 0-161 0-162 0-163 0-164 0-165 0-166 0-960 0-961 0-996 0-997 0-998 0-999 0-1000} ITERATIONS Infinite LATENCY 2804765 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {41.67 ns} FULL_PERIOD {41.67 ns} THROUGHPUT_PERIOD 2805009 %_SHARING_ALLOC {20.000000000000007 %} PIPELINED No CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 2805005 TOTAL_CYCLES 2805009 NAME main TYPE LOOP DELAY {116884766.70 ns} PAR {} XREFS 2122 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-105-TOTALCYCLES) {2805009}
set a(0-105-QMOD) {mgc_ioport.mgc_bsync_vld(5,0,1) 0-106 mgc_ioport.mgc_in_wire(4,3) 0-107 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,3,0,9) {0-130 0-240 0-830 0-967} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(10,0,9,0,11) {0-133 0-243 0-268 0-298 0-330 0-347 0-396 0-446 0-608 0-639 0-656 0-705 0-833 0-970} ram_Xilinx-ARTIX-7-1_RAMSB.singleport(1,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) {0-137 0-272 0-276 0-282 0-286 0-604 0-635 0-677 0-732 0-837} ram_Xilinx-ARTIX-7-1_RAMSB.singleport(2,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) {0-141 0-294 0-326 0-368 0-424 0-582 0-586 0-592 0-596 0-841 0-974} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,2,1,9) {0-143 0-210 0-820 0-980} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(4,0,3,0,4) {0-145 0-982} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,2,1,8) {0-151 0-185 0-426 0-519 0-795 0-988} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(5,0,5,0,5) {0-154 0-991} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(4,0,2,1,4) 0-162 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,0,8) {0-232 0-265 0-550} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,8,0,10) {0-235 0-470 0-544 0-553 0-578 0-752} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,9,0,10) {0-254 0-305 0-310 0-337 0-342 0-354 0-359 0-373 0-378 0-385 0-390 0-403 0-408 0-615 0-620 0-646 0-651 0-663 0-668 0-682 0-687 0-694 0-699 0-712 0-717} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,7,0,9) {0-267 0-575 0-774} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,8,0,9) {0-277 0-287 0-289 0-363 0-587 0-597 0-599 0-672} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(8,1,2) {0-312 0-361 0-362 0-380 0-392 0-410 0-622 0-670 0-671 0-689 0-701 0-719} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(16,0,8,0,16) {0-325 0-731} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(17,0,8,0,17) 0-423 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,1,7) {0-452 0-496 0-734} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_equal(2) 0-479 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,7,0,8) 0-573 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(15,0,7,0,15) 0-634 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(6,0,2,1,6) 0-758 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(8,0,2,1,9) 0-844 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(10,0,10,1,11) 0-864 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(7,0,2,1,8) 0-871 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(9,0,9,1,10) 0-889 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_mux(1,1,2) {0-899 0-902 0-905 0-908 0-911 0-917 0-920 0-923 0-926 0-929 0-932} mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(2,0,2,1,3) 0-935 mgc_Xilinx-ARTIX-7-1_beh_psr.mgc_add(5,0,5,1,6) 0-955 ram_Xilinx-ARTIX-7-1_RAMSB.singleport(3,76800,8,17,0,1,0,0,0,1,1,1,0,76800,8,1) 0-978 mgc_ioport.mgc_bsync_rdy(6,1,0) 0-996 mgc_ioport.mgc_io_sync() {0-997 0-998 0-999 0-1000}}
set a(0-105-PROC_NAME) {core}
set a(0-105-HIER_NAME) {/Main_Trans_Ond_Opt/core}
set a(TOP) {0-105}

