Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Oct 28 00:08:38 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-447192687.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.507        0.000                      0                 6177        0.024        0.000                      0                 6176        3.000        0.000                       0                  1939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_pll_fb   {0.000 5.000}      10.000          100.000         
  crg_pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  crg_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  
  crg_pll_sys                                                                                                                                                    7.845        0.000                       0                     2  
sys_clk              1.507        0.000                      0                 6176        0.024        0.000                      0                 6176        3.750        0.000                       0                  1934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.333        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 lm32_cpu/logic_op_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 2.087ns (25.943%)  route 5.958ns (74.057%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.563     1.563    lm32_cpu/out
    SLICE_X45Y37         FDRE                                         r  lm32_cpu/logic_op_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.419     1.982 r  lm32_cpu/logic_op_x_reg[0]/Q
                         net (fo=63, routed)          1.365     3.348    lm32_cpu/mc_arithmetic/logic_op_x[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I2_O)        0.327     3.675 r  lm32_cpu/mc_arithmetic/operand_m[24]_i_5/O
                         net (fo=6, routed)           0.664     4.339    lm32_cpu/mc_arithmetic/operand_m[24]_i_5_n_0
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.326     4.665 r  lm32_cpu/mc_arithmetic/operand_m[22]_i_3/O
                         net (fo=1, routed)           0.000     4.665    lm32_cpu/mc_arithmetic/operand_m[22]_i_3_n_0
    SLICE_X50Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     4.906 r  lm32_cpu/mc_arithmetic/operand_m_reg[22]_i_2/O
                         net (fo=1, routed)           0.961     5.866    lm32_cpu/mc_arithmetic/operand_m_reg[22]_i_2_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.298     6.164 r  lm32_cpu/mc_arithmetic/operand_m[22]_i_1/O
                         net (fo=3, routed)           1.271     7.436    lm32_cpu/x_result[22]
    SLICE_X33Y40         LUT3 (Prop_lut3_I2_O)        0.150     7.586 r  lm32_cpu/store_operand_x[22]_i_1/O
                         net (fo=2, routed)           0.675     8.261    lm32_cpu/instruction_unit/valid_x_reg_1[6]
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.326     8.587 r  lm32_cpu/instruction_unit/b[22]_i_1/O
                         net (fo=3, routed)           1.021     9.608    lm32_cpu/multiplier/valid_x_reg[22]
    DSP48_X1Y18          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.542    11.542    lm32_cpu/multiplier/out
    DSP48_X1Y18          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.080    11.622    
                         clock uncertainty           -0.057    11.565    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    11.115    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         11.115    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.802ns  (logic 1.262ns (16.175%)  route 6.540ns (83.825%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.976     8.383    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.507 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_8__2/O
                         net (fo=2, routed)           0.854     9.361    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[0]
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.491    11.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.571    
                         clock uncertainty           -0.057    11.514    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.948    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 1.262ns (16.186%)  route 6.535ns (83.814%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.020     8.427    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.551 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_3__2/O
                         net (fo=2, routed)           0.806     9.356    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[5]
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.491    11.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.571    
                         clock uncertainty           -0.057    11.514    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.948    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.752ns  (logic 1.262ns (16.280%)  route 6.490ns (83.720%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.904     8.311    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.435 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_6__2/O
                         net (fo=2, routed)           0.876     9.311    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[2]
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.491    11.491    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y14         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.080    11.571    
                         clock uncertainty           -0.057    11.514    
    RAMB18_X1Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.948    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 1.262ns (16.329%)  route 6.467ns (83.671%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.020     8.427    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X49Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.551 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_3__2/O
                         net (fo=2, routed)           0.737     9.288    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[7]
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.484    11.484    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.564    
                         clock uncertainty           -0.057    11.507    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    10.941    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -9.288    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.720ns  (logic 1.262ns (16.348%)  route 6.458ns (83.652%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.929     8.336    lm32_cpu/load_store_unit/dcache/valid_f2
    SLICE_X46Y31         LUT3 (Prop_lut3_I1_O)        0.124     8.460 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_10/O
                         net (fo=1, routed)           0.819     9.279    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ADDRBWRADDR[0]
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.484    11.484    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y6          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.080    11.564    
                         clock uncertainty           -0.057    11.507    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.941    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.262ns (15.603%)  route 6.826ns (84.397%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.894     8.301    lm32_cpu/instruction_unit/icache/load_x_reg
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.222     9.647    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.449    11.449    lm32_cpu/instruction_unit/icache/out
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[17]/C
                         clock pessimism              0.094    11.543    
                         clock uncertainty           -0.057    11.487    
    SLICE_X46Y47         FDRE (Setup_fdre_C_CE)      -0.169    11.318    lm32_cpu/instruction_unit/icache/refill_address_reg[17]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.262ns (15.603%)  route 6.826ns (84.397%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.894     8.301    lm32_cpu/instruction_unit/icache/load_x_reg
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.222     9.647    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.449    11.449    lm32_cpu/instruction_unit/icache/out
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[19]/C
                         clock pessimism              0.094    11.543    
                         clock uncertainty           -0.057    11.487    
    SLICE_X46Y47         FDRE (Setup_fdre_C_CE)      -0.169    11.318    lm32_cpu/instruction_unit/icache/refill_address_reg[19]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.262ns (15.603%)  route 6.826ns (84.397%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.894     8.301    lm32_cpu/instruction_unit/icache/load_x_reg
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.222     9.647    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.449    11.449    lm32_cpu/instruction_unit/icache/out
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[24]/C
                         clock pessimism              0.094    11.543    
                         clock uncertainty           -0.057    11.487    
    SLICE_X46Y47         FDRE (Setup_fdre_C_CE)      -0.169    11.318    lm32_cpu/instruction_unit/icache/refill_address_reg[24]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 lm32_cpu/instruction_unit/instruction_d_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 1.262ns (15.603%)  route 6.826ns (84.397%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.559     1.559    lm32_cpu/instruction_unit/out
    SLICE_X46Y33         FDRE                                         r  lm32_cpu/instruction_unit/instruction_d_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.518     2.077 r  lm32_cpu/instruction_unit/instruction_d_reg[21]/Q
                         net (fo=47, routed)          1.610     3.688    lm32_cpu/instruction_unit/logic_op_x_reg[3][5]
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.812 r  lm32_cpu/instruction_unit/a[1]_i_6/O
                         net (fo=1, routed)           0.669     4.481    lm32_cpu/instruction_unit/a[1]_i_6_n_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.605 r  lm32_cpu/instruction_unit/a[1]_i_4/O
                         net (fo=1, routed)           1.011     5.616    lm32_cpu/load_store_unit/instruction_d_reg[22]
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.740 r  lm32_cpu/load_store_unit/a[1]_i_2/O
                         net (fo=35, routed)          0.605     6.345    lm32_cpu/instruction_unit/valid_x_reg_0
    SLICE_X37Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.469 f  lm32_cpu/instruction_unit/b[31]_i_6/O
                         net (fo=2, routed)           0.814     7.283    lm32_cpu/load_store_unit/dcache/m_bypass_enable_m_reg
    SLICE_X41Y36         LUT5 (Prop_lut5_I2_O)        0.124     7.407 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         0.894     8.301    lm32_cpu/instruction_unit/icache/load_x_reg
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  lm32_cpu/instruction_unit/icache/refill_address[31]_i_1/O
                         net (fo=30, routed)          1.222     9.647    lm32_cpu/instruction_unit/icache/refill_address[31]_i_1_n_0
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.449    11.449    lm32_cpu/instruction_unit/icache/out
    SLICE_X46Y47         FDRE                                         r  lm32_cpu/instruction_unit/icache/refill_address_reg[27]/C
                         clock pessimism              0.094    11.543    
                         clock uncertainty           -0.057    11.487    
    SLICE_X46Y47         FDRE (Setup_fdre_C_CE)      -0.169    11.318    lm32_cpu/instruction_unit/icache/refill_address_reg[27]
  -------------------------------------------------------------------
                         required time                         11.318    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  1.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     0.907    storage_reg_0_15_6_7/ADDRD0
    SLICE_X34Y55         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    storage_reg_0_15_6_7/WCLK
    SLICE_X34Y55         RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.573    
    SLICE_X34Y55         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_phase_accumulator_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_uart_phy_phase_accumulator_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.564     0.564    sys_clk
    SLICE_X29Y49         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_uart_phy_phase_accumulator_tx_reg[1]/Q
                         net (fo=2, routed)           0.067     0.772    basesoc_uart_phy_phase_accumulator_tx[1]
    SLICE_X29Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     0.919 r  basesoc_uart_phy_phase_accumulator_tx_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.919    basesoc_uart_phy_phase_accumulator_tx_reg[3]_i_1_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.973 r  basesoc_uart_phy_phase_accumulator_tx_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.973    basesoc_uart_phy_phase_accumulator_tx_reg[7]_i_1_n_7
    SLICE_X29Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.832     0.832    sys_clk
    SLICE_X29Y50         FDRE                                         r  basesoc_uart_phy_phase_accumulator_tx_reg[4]/C
                         clock pessimism              0.000     0.832    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.105     0.937    basesoc_uart_phy_phase_accumulator_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/i_adr_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiflash_sr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.226ns (56.550%)  route 0.174ns (43.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.558     0.558    lm32_cpu/instruction_unit/out
    SLICE_X36Y33         FDRE                                         r  lm32_cpu/instruction_unit/i_adr_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  lm32_cpu/instruction_unit/i_adr_o_reg[9]/Q
                         net (fo=2, routed)           0.174     0.859    lm32_cpu/load_store_unit/i_adr_o_reg[30][5]
    SLICE_X35Y33         LUT5 (Prop_lut5_I2_O)        0.098     0.957 r  lm32_cpu/load_store_unit/spiflash_sr[17]_i_1/O
                         net (fo=1, routed)           0.000     0.957    lm32_cpu_n_42
    SLICE_X35Y33         FDRE                                         r  spiflash_sr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.824     0.824    sys_clk
    SLICE_X35Y33         FDRE                                         r  spiflash_sr_reg[17]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.091     0.910    spiflash_sr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y18   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y15  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y41  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y42  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y42  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y44  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl_rst_meta
    SLICE_X38Y48         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1935, routed)        0.564     2.564    sys_clk
    SLICE_X38Y48         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.129     2.434    
    SLICE_X38Y48         FDPE (Setup_fdpe_C_D)       -0.035     2.399    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.399    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.333    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     3.300 (r) | SLOW    |    -0.740 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.435 (r) | SLOW    |    -0.101 (r) | FAST    |          |
sys_clk   | user_btn         | FDPE    | -     |     4.196 (r) | SLOW    |    -1.058 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      9.660 (r) | SLOW    |      3.163 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.582 (r) | SLOW    |      2.800 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.488 (r) | SLOW    |      2.849 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.493 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



