{"vcs1":{"timestamp_begin":1731119823.702967603, "rt":0.80, "ut":0.38, "st":0.17}}
{"vcselab":{"timestamp_begin":1731119824.615328870, "rt":0.53, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1731119825.234946291, "rt":0.40, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731119823.235398596}
{"VCS_COMP_START_TIME": 1731119823.235398596}
{"VCS_COMP_END_TIME": 1731119825.900865992}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 382396}}
{"vcselab": {"peak_mem": 263244}}
