VHDL-Lab Task
--------------------

Structure:
  - DOKU    // contains documentation
  --- pdf   // contains final pdf
  --- png   // contains pictures
  --- tex   // contains latex files
  - VHDL    // contains vhdl-project
  --- src   // contains source-code
  --- tb    // contains testbenches

Names:
  Architecture-Files: nme_a.vhd
  Entitie-Files: nme_e.vhd

Schedule:
  27.10.2020 - Requirements
  10.11.2020 - Specification
  ?          - Sign-Off Simulation
  ?          - Sign-Off Synthese
  ?          - Final Specification
  ?          - Presentation
