// Seed: 1562989348
module module_0 (
    input  wand  id_0,
    input  uwire id_1,
    output wire  id_2
);
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    output tri id_0,
    input supply0 _id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4
);
  assign id_3 = 1'b0;
  parameter [1 : id_1] id_6 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
  wire id_7;
endmodule
module module_2 (
    output tri0 id_0,
    input  wor  id_1
);
  wire  id_3;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0
  );
endmodule
