
---------- Begin Simulation Statistics ----------
final_tick                               1854267583500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197346                       # Simulator instruction rate (inst/s)
host_mem_usage                                4555092                       # Number of bytes of host memory used
host_op_rate                                   325929                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8469.25                       # Real time elapsed on the host
host_tick_rate                              218941171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1671371419                       # Number of instructions simulated
sim_ops                                    2760370913                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.854268                       # Number of seconds simulated
sim_ticks                                1854267583500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                 243                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              125                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              375                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                21                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            243                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             222                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    375                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   53143514                       # Number of instructions committed
system.cpu0.committedOps                     96594012                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.337323                       # CPI: cycles per instruction
system.cpu0.discardedOps                     22936766                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                   18575289                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       102715                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7150821                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12307                       # TLB misses on write requests
system.cpu0.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu0.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu0.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu0.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                32                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       21986586                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.299641                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   22576629                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          587                       # TLB misses on write requests
system.cpu0.numCycles                       177357067                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             955527      0.99%      0.99% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               66802966     69.16%     70.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 28338      0.03%     70.18% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 180688      0.19%     70.36% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              2844057      2.94%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2560      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 29022      0.03%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu               1924906      1.99%     75.33% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  7668      0.01%     75.34% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                110496      0.11%     75.46% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               174137      0.18%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6473      0.01%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd           513465      0.53%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp            34194      0.04%     76.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt          2007728      2.08%     78.29% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv            77415      0.08%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult          631084      0.65%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::MemRead               9678988     10.02%     89.04% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              4823744      4.99%     94.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          4158453      4.31%     98.34% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1602103      1.66%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                96594012                       # Class of committed instruction
system.cpu0.tickCycles                      155370481                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                  125                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                  97                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               62                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              159                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             97                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              97                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    159                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                 1618227905                       # Number of instructions committed
system.cpu1.committedOps                   2663776901                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.291726                       # CPI: cycles per instruction
system.cpu1.discardedOps                    234432023                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                  715878712                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                      1772428                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  231670498                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         3760                       # TLB misses on write requests
system.cpu1.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu1.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu1.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu1.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      129636769                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.436352                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  355871716                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          339                       # TLB misses on write requests
system.cpu1.numCycles                      3708535167                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass            5421876      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu             1696481949     63.69%     63.89% # Class of committed instruction
system.cpu1.op_class_0::IntMult              14105899      0.53%     64.42% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   2096      0.00%     64.42% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              5438664      0.20%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  576      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1626      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     64.62% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu              12363671      0.46%     65.09% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                   558      0.00%     65.09% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt              10564474      0.40%     65.49% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc             21242031      0.80%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 693      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     66.28% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd         18000622      0.68%     66.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     66.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp             5000      0.00%     66.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt         26874983      1.01%     67.97% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv          3533651      0.13%     68.10% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     68.10% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult         1869944      0.07%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     68.17% # Class of committed instruction
system.cpu1.op_class_0::MemRead             589522139     22.13%     90.30% # Class of committed instruction
system.cpu1.op_class_0::MemWrite            229404867      8.61%     98.91% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead         28758771      1.08%     99.99% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite          182811      0.01%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total              2663776901                       # Class of committed instruction
system.cpu1.tickCycles                     3578898398                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         82058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6798622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13599281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2591                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              28812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12604                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16118                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24524                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         28812                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       135394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       135394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 135394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4220160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4220160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4220160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             53336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   53336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               53336                       # Request fanout histogram
system.membus.reqLayer4.occupancy           144056500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          284591500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON   1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22474407                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22474407                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22474407                       # number of overall hits
system.cpu0.icache.overall_hits::total       22474407                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       102222                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        102222                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       102222                       # number of overall misses
system.cpu0.icache.overall_misses::total       102222                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1817047500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1817047500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1817047500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1817047500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22576629                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22576629                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22576629                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22576629                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004528                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004528                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004528                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004528                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17775.503316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17775.503316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17775.503316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17775.503316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       101710                       # number of writebacks
system.cpu0.icache.writebacks::total           101710                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       102222                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       102222                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       102222                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       102222                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1714825500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1714825500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1714825500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1714825500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004528                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004528                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004528                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004528                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16775.503316                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16775.503316                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16775.503316                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16775.503316                       # average overall mshr miss latency
system.cpu0.icache.replacements                101710                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22474407                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22474407                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       102222                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       102222                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1817047500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1817047500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22576629                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22576629                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17775.503316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17775.503316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       102222                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       102222                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1714825500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1714825500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004528                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004528                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16775.503316                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16775.503316                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.988246                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22576629                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           102222                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           220.858807                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.988246                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        180715254                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       180715254                       # Number of data accesses
system.cpu0.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23050620                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23050620                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23063727                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23063727                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1212269                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1212269                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1225966                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1225966                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18823888999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18823888999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18823888999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18823888999                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24262889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24262889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24289693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24289693                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.049964                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.049964                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.050473                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.050473                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15527.815195                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15527.815195                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 15354.332012                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15354.332012                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         2498                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.371429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       998121                       # number of writebacks
system.cpu0.dcache.writebacks::total           998121                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       148075                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       148075                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       148075                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       148075                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1064194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1064194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1076633                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1076633                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  15010922500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15010922500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  15293343000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15293343000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043861                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043861                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044325                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044325                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 14105.438012                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14105.438012                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 14204.787518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14204.787518                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1076121                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     17021235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       17021235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       814506                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       814506                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11669864000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11669864000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     17835741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17835741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.045667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045667                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 14327.535954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 14327.535954                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        20478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20478                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       794028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       794028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10568206000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10568206000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13309.613767                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13309.613767                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6029385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6029385                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       397763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       397763                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7154024999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7154024999                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061888                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061888                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 17985.647230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17985.647230                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       127597                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       127597                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270166                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270166                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4442716500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4442716500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 16444.395298                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16444.395298                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data        13107                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        13107                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        13697                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        13697                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.511006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.511006                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    282420500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    282420500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 22704.437656                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22704.437656                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.985218                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24140360                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1076633                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.422088                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           192500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   511.985218                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        195394177                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       195394177                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    355866443                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       355866443                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    355866443                       # number of overall hits
system.cpu1.icache.overall_hits::total      355866443                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5273                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5273                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5273                       # number of overall misses
system.cpu1.icache.overall_misses::total         5273                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    264516000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    264516000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    264516000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    264516000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    355871716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    355871716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    355871716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    355871716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000015                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000015                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50164.232885                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50164.232885                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50164.232885                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50164.232885                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4760                       # number of writebacks
system.cpu1.icache.writebacks::total             4760                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5273                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5273                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5273                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5273                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    259244000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    259244000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    259244000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    259244000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49164.422530                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49164.422530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49164.422530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49164.422530                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4760                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    355866443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      355866443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5273                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5273                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    264516000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    264516000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    355871716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    355871716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50164.232885                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50164.232885                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5273                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5273                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    259244000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    259244000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49164.422530                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49164.422530                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.988898                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          355871715                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5272                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         67502.222117                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.988898                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       2846979000                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      2846979000                       # Number of data accesses
system.cpu1.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    915570791                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       915570791                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    915580541                       # number of overall hits
system.cpu1.dcache.overall_hits::total      915580541                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8721964                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8721964                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8731402                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8731402                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 100350873500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 100350873500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 100350873500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 100350873500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    924292755                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    924292755                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    924311943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    924311943                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.009436                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009436                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.009446                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009446                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 11505.536310                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11505.536310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 11493.099676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11493.099676                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5561998                       # number of writebacks
system.cpu1.dcache.writebacks::total          5561998                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3114809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3114809                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3114809                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3114809                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5607155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5607155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5616537                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5616537                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67931490500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67931490500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  68052988000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  68052988000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.006066                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006066                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.006076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006076                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 12115.144044                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12115.144044                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 12116.538714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12116.538714                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5616025                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    693563432                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      693563432                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1141534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1141534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  15073323500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15073323500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    694704966                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    694704966                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.001643                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001643                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 13204.445509                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13204.445509                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          646                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          646                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1140888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1140888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  13897568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13897568500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.001642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001642                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 12181.360922                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12181.360922                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    222007359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     222007359                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7580430                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7580430                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  85277550000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  85277550000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    229587789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    229587789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.033018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.033018                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 11249.698236                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 11249.698236                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3114163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3114163                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4466267                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4466267                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  54033922000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  54033922000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.019453                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019453                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 12098.229237                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12098.229237                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         9750                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         9750                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         9438                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         9438                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        19188                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        19188                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.491870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.491870                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         9382                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         9382                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    121497500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    121497500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.488951                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.488951                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 12950.063952                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 12950.063952                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.984964                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          921197078                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5616537                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.015136                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           199500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   511.984964                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999971                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       7400112081                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      7400112081                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               95263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1042657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2379                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             5607029                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6747328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              95263                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1042657                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2379                       # number of overall hits
system.l2.overall_hits::.cpu1.data            5607029                       # number of overall hits
system.l2.overall_hits::total                 6747328                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6959                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             33976                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data              9508                       # number of demand (read+write) misses
system.l2.demand_misses::total                  53337                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6959                       # number of overall misses
system.l2.overall_misses::.cpu0.data            33976                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2894                       # number of overall misses
system.l2.overall_misses::.cpu1.data             9508                       # number of overall misses
system.l2.overall_misses::total                 53337                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    558111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2702037500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    226310500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data    750435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4236894500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    558111500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2702037500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    226310500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data    750435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4236894500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          102222                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1076633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5616537                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6800665                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         102222                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1076633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5616537                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6800665                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.068077                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.031558                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.548834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.001693                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.007843                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.068077                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.031558                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.548834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.001693                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.007843                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80199.956890                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79527.828467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 78199.896337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 78926.693311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79436.310629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80199.956890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79527.828467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 78199.896337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 78926.693311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79436.310629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               12604                       # number of writebacks
system.l2.writebacks::total                     12604                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         6959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        33976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data         9508                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             53337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        33976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data         9508                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            53337                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    488521500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2362277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    197380500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data    655355000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3703534500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    488521500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2362277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    197380500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data    655355000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3703534500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.068077                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.031558                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.548834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.001693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.007843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.068077                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.031558                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.548834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.001693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.007843                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70199.956890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69527.828467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 68203.351762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 68926.693311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69436.498116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70199.956890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69527.828467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 68203.351762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 68926.693311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69436.498116                       # average overall mshr miss latency
system.l2.replacements                          31297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6560119                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6560119                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6560119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6560119                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       106467                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           106467                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       106467                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       106467                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            16                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           252196                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          4459713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4711909                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          17970                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           6554                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1381117000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    504890500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1886007500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4466267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4736433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.066515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.001467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005178                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 76856.816917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 77035.474519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76904.562877                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        17970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         6554                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1201417000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    439350500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1640767500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.066515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.001467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005178                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 66856.816917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 67035.474519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66904.562877                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         95263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2379                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              97642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2894                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    558111500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    226310500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    784422000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       102222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5273                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         107495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.068077                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.548834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.091660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80199.956890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 78199.896337                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79612.503806                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6959                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    488521500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    197380500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    685902000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.068077                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.548834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.091660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70199.956890                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 68203.351762                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69613.518725                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       790461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1147316                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1937777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        16006                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18960                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1320920500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    245544500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1566465000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       806467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1150270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1956737                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.019847                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.002568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82526.583781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83122.714963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82619.462025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        16006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1160860500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    216004500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1376865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019847                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.002568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72526.583781                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73122.714963                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72619.462025                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 23733.674407                       # Cycle average of tags in use
system.l2.tags.total_refs                    13599255                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     55901                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    243.273913                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     184.704044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     2371.527999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     9718.615369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     2512.032186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     8946.794808                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.072373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.296589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.076661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.273035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.724294                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         24604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24173                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.750854                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 108850077                       # Number of tag accesses
system.l2.tags.data_accesses                108850077                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        445376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2174464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        185152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        608512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3413504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       445376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       185152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        630528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       806656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          806656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          33976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data           9508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               53336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12604                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12604                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           240190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          1172681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            99852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           328168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1840891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       240190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        99852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           340042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         435027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               435027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         435027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          240190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         1172681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           99852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          328168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2275917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     32939.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples      9507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014216486500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          728                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          728                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              592613                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              11585                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       53336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      12604                       # Number of write requests accepted
system.mem_ctrls.readBursts                     53336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1038                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   278                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1318                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    543324750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  261490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1523912250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10389.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29139.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36270                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8886                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 53336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.644099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.889205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.671489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10132     52.12%     52.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4507     23.19%     75.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1481      7.62%     82.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          900      4.63%     87.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          522      2.69%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.81%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          270      1.39%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          221      1.14%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1054      5.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.163462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.087245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    478.769341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           719     98.76%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      0.69%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           728                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.896978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.866206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027325                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              405     55.63%     55.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.65%     57.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              293     40.25%     97.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      2.34%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           728                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3347072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   66432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  787264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3413504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               806656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1854267503000                       # Total gap between requests
system.mem_ctrls.avgGap                   28120526.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       445376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2108096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       185152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data       608448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       787264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 240189.713697812695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1136888.774176211096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 99851.823786143432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 328133.870976448525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 424568.712199568050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        33976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data         9508                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    203353250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    975956750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     78864500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    265737750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2073414928500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29221.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28724.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     27260.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     27948.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 164504516.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             71421420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             37957590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           186268320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           31753260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     146374057440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33104509590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     684161270400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       863967238020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.934499                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1778347435000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61917960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14002188500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             67401600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             35809620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           187139400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           32457960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     146374057440.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32706553830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     684496391040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       863899810890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.898136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1779224551500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61917960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13125072000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1854267583500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2064231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6572723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       106470                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          150720                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4736433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4736433                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        107495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1956737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       306154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3229387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15305                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16849099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20399945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13051648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    132784256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       642048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    715426240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              861904192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           31297                       # Total snoops (count)
system.tol2bus.snoopTraffic                    806656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6831962                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000381                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019527                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6829356     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2606      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6831962                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13466229500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        8424851408                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           7908499                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1614979440                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153366932                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
