verilog work ../../clk_20MHZ.v
verilog work ../example_design/clk_20MHZ_exdes.v
