<div id="pf181" class="pf w0 h0" data-page-no="181"><div class="pc pc181 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg181.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">24.4.1.1<span class="_ _b"> </span>MCG modes of operation</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">The MCG operates in one of the following modes.</div><div class="t m0 xda h8 y2255 ff1 fs5 fc0 sc0 ls0">Note</div><div class="t m0 x3e hf y6da ff3 fs5 fc0 sc0 ls0 ws0">The MCG restricts transitions between modes. For the</div><div class="t m0 x3e hf y6db ff3 fs5 fc0 sc0 ls0 ws0">permitted transitions, see <span class="fc1">Figure 24-16</span>.</div><div class="t m0 x2f h9 y2256 ff1 fs2 fc0 sc0 ls0 ws0">Table 24-18.<span class="_ _1a"> </span>MCG modes of operation</div><div class="t m0 x89 h10 y2257 ff1 fs4 fc0 sc0 ls0 ws33c">Mode Description</div><div class="t m0 x2c h7 y2258 ff2 fs4 fc0 sc0 ls0 ws0">FLL Engaged Internal</div><div class="t m0 x2c h7 y2259 ff2 fs4 fc0 sc0 ls0">(FEI)</div><div class="t m0 x3c h7 y2258 ff2 fs4 fc0 sc0 ls0 ws0">FLL engaged internal (FEI) is the default mode of operation and is entered when all the following</div><div class="t m0 x3c h7 y2259 ff2 fs4 fc0 sc0 ls0 ws0">condtions occur:</div><div class="t m0 x4 h7 y225a ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] bits are written to 00</div><div class="t m0 x4 h7 y225b ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[IREFS] bit is written to 1</div><div class="t m0 x4 h7 y225c ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C6[PLLS] bit is written to 0</div><div class="t m0 x3c h7 y225d ff2 fs4 fc0 sc0 ls0 ws0">In FEI mode, MCGOUTCLK is derived from the FLL clock (DCOCLK) that is controlled by the 32</div><div class="t m0 x3c h7 y225e ff2 fs4 fc0 sc0 ls0 ws0">kHz Internal Reference Clock (IRC). The FLL loop will lock the DCO frequency to the FLL factor, as</div><div class="t m0 x3c h7 y225f ff2 fs4 fc0 sc0 ls0 ws0">selected by C4[DRST_DRS] and C4[DMX32] bits, times the internal reference frequency. See the</div><div class="t m0 x3c h7 y2260 ff2 fs4 fc0 sc0 ls0 ws0">C4[DMX32] bit description for more details. In FEI mode, the PLL is disabled in a low-power state</div><div class="t m0 x3c h7 y2261 ff2 fs4 fc0 sc0 ls0 ws0">unless C5[PLLCLKEN0] is set.</div><div class="t m0 x2c h7 y2262 ff2 fs4 fc0 sc0 ls0 ws0">FLL Engaged External</div><div class="t m0 x2c h7 y2263 ff2 fs4 fc0 sc0 ls0">(FEE)</div><div class="t m0 x3c h7 y2262 ff2 fs4 fc0 sc0 ls0 ws0">FLL engaged external (FEE) mode is entered when all the following conditions occur:</div><div class="t m0 x4 h7 y2264 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] bits are written to 00</div><div class="t m0 x4 h7 y2265 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[IREFS] bit is written to 0</div><div class="t m0 x4 h7 y2266 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[FRDIV] must be written to divide external reference clock to be within the range of 31.25</div><div class="t m0 x15 h7 y2267 ff2 fs4 fc0 sc0 ls0 ws0">kHz to 39.0625 kHz</div><div class="t m0 x4 h7 y2268 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C6[PLLS] bit is written to 0</div><div class="t m0 x3c h7 y2269 ff2 fs4 fc0 sc0 ls0 ws0">In FEE mode, MCGOUTCLK is derived from the FLL clock (DCOCLK) that is controlled by the</div><div class="t m0 x3c h7 y226a ff2 fs4 fc0 sc0 ls0 ws0">external reference clock. The FLL loop will lock the DCO frequency to the FLL factor, as selected by</div><div class="t m0 x3c h7 y226b ff2 fs4 fc0 sc0 ls0 ws0">C4[DRST_DRS] and C4[DMX32] bits, times the external reference frequency, as specified by</div><div class="t m0 x3c h7 y226c ff2 fs4 fc0 sc0 ls0 ws0">C1[FRDIV] and C2[RANGE0]. See the C4[DMX32] bit description for more details. In FEE mode,</div><div class="t m0 x3c h7 y226d ff2 fs4 fc0 sc0 ls0 ws0">the PLL is disabled in a low-power state unless C5[PLLCLKEN0] is set.</div><div class="t m0 x2c h7 y226e ff2 fs4 fc0 sc0 ls0 ws0">FLL Bypassed Internal</div><div class="t m0 x2c h7 y226f ff2 fs4 fc0 sc0 ls0">(FBI)</div><div class="t m0 x3c h7 y226e ff2 fs4 fc0 sc0 ls0 ws0">FLL bypassed internal (FBI) mode is entered when all the following conditions occur:</div><div class="t m0 x4 h7 y2270 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[CLKS] bits are written to 01</div><div class="t m0 x4 h7 y2271 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C1[IREFS] bit is written to 1</div><div class="t m0 x4 h7 y2272 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C6[PLLS] is written to 0</div><div class="t m0 x4 h7 y2273 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>C2[LP] is written to 0</div><div class="t m0 x3c h7 y2274 ff2 fs4 fc0 sc0 ls0 ws0">In FBI mode, the MCGOUTCLK is derived either from the slow (32 kHz IRC) or fast (4 MHz IRC)</div><div class="t m0 x3c h7 y2275 ff2 fs4 fc0 sc0 ls0 ws0">internal reference clock, as selected by the C2[IRCS] bit. The FLL is operational but its output is not</div><div class="t m0 x3c h7 y2276 ff2 fs4 fc0 sc0 ls0 ws0">used. This mode is useful to allow the FLL to acquire its target frequency while the MCGOUTCLK is</div><div class="t m0 x3c h7 y2277 ff2 fs4 fc0 sc0 ls0 ws0">driven from the C2[IRCS] selected internal reference clock. The FLL clock (DCOCLK) is controlled</div><div class="t m0 x3c h7 y2278 ff2 fs4 fc0 sc0 ls0 ws0">by the slow internal reference clock, and the DCO clock frequency locks to a multiplication factor, as</div><div class="t m0 x3c h7 y2279 ff2 fs4 fc0 sc0 ls0 ws0">selected by C4[DRST_DRS] and C4[DMX32] bits, times the internal reference frequency. See the</div><div class="t m0 x3c h7 y227a ff2 fs4 fc0 sc0 ls0 ws0">C4[DMX32] bit description for more details. In FBI mode, the PLL is disabled in a low-power state</div><div class="t m0 x3c h7 y227b ff2 fs4 fc0 sc0 ls0 ws0">unless C5[PLLCLKEN0] is set.</div><div class="t m0 x1b h7 y227c ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x102 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 24 Multipurpose Clock Generator (MCG)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>385</div><a class="l" href="#pf180" data-dest-detail='[384,"XYZ",null,577.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:269.878000px;bottom:619.400000px;width:72.716000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
