;redcode
;assert 1
	SPL 0, #2
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 18, @10
	SPL 0, #2
	SPL 100, 600
	ADD 240, 60
	SPL 0, #2
	JMP -7, @-20
	JMZ 900, #2
	CMP 18, @10
	CMP -277, <-126
	ADD 240, 66
	SUB @0, @2
	MOV @-127, @100
	MOV @-127, @100
	MOV #72, @201
	ADD @121, 103
	ADD 10, 9
	SUB @121, @183
	SUB -277, <-126
	MOV -4, <-20
	SUB #72, @200
	SUB @128, @183
	SUB @121, 106
	SUB @121, 106
	CMP @0, @2
	JMN 0, 0
	JMN 0, 0
	MOV 200, 0
	ADD @128, @183
	ADD @128, @183
	SUB -0, <30
	MOV -1, <-20
	ADD 210, 30
	CMP 0, 3
	SPL 3, #2
	CMP <20, 100
	DJN -1, @-20
	DJN -1, @-20
	DJN <-48, @-60
	ADD 0, 3
	SLT #277, <1
	MOV @-127, @100
	CMP -277, <-126
	JMP 0, 3
	DJN <-48, @-60
	CMP -277, <-126
	DAT <277, #1
