vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\register_file_cell + n_bit_rfc_reg\or_gate.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\register_file_cell + n_bit_rfc_reg\not_gate.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\register_file_cell + n_bit_rfc_reg\and_gate.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\register_file_cell + n_bit_rfc_reg\two_input_multiplexer.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\register_file_cell + n_bit_rfc_reg\tri_buff.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\register_file_cell + n_bit_rfc_reg\D_flipflop.vhd"
vhdl work "C:\Users\Yasmin\Documents\GitHub\DSD_group_6\Lab_5\Lab_5_prep\register_file_cell + n_bit_rfc_reg\register_file_cell.vhd"
