|top_control
clk => clk~0.IN3
start => start~0.IN1
response => response~0.IN2
testLed <= testLed~0.DB_MAX_OUTPUT_PORT_TYPE
readyLed <= delay:inst_delay.ready
earlyLed <= delay:inst_delay.early
overflowLed <= count:inst_count.overflow
acom <= <VCC>
seg[0] <= display:inst_display.seg
seg[1] <= display:inst_display.seg
seg[2] <= display:inst_display.seg
seg[3] <= display:inst_display.seg
seg[4] <= display:inst_display.seg
seg[5] <= display:inst_display.seg
seg[6] <= display:inst_display.seg
de[0] <= display:inst_display.de
de[1] <= display:inst_display.de


|top_control|delay:inst_delay
clk => clk~0.IN1
start => start~0.IN1
response => always0~1.IN1
response => always0~0.IN1
random <= random~reg0.DB_MAX_OUTPUT_PORT_TYPE
early <= early~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_control|delay:inst_delay|random:inst_random
clk => counter[3].CLK
clk => counter[2].CLK
clk => counter[1].CLK
clk => counter[0].CLK
en => randNum[3]~reg0.CLK
en => randNum[2]~reg0.CLK
en => randNum[1]~reg0.CLK
en => randNum[0]~reg0.CLK
randNum[0] <= randNum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randNum[1] <= randNum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randNum[2] <= randNum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randNum[3] <= randNum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_control|count:inst_count
clk => counter[9].CLK
clk => counter[8].CLK
clk => counter[7].CLK
clk => counter[6].CLK
clk => counter[5].CLK
clk => counter[4].CLK
clk => counter[3].CLK
clk => counter[2].CLK
clk => counter[1].CLK
clk => counter[0].CLK
clk => rectTime[13]~reg0.CLK
clk => rectTime[12]~reg0.CLK
clk => rectTime[11]~reg0.CLK
clk => rectTime[10]~reg0.CLK
clk => rectTime[9]~reg0.CLK
clk => rectTime[8]~reg0.CLK
clk => rectTime[7]~reg0.CLK
clk => rectTime[6]~reg0.CLK
clk => rectTime[5]~reg0.CLK
clk => rectTime[4]~reg0.CLK
clk => rectTime[3]~reg0.CLK
clk => rectTime[2]~reg0.CLK
clk => rectTime[1]~reg0.CLK
clk => rectTime[0]~reg0.CLK
clk => overflow~reg0.CLK
en => counter[9].ACLR
en => counter[8].ACLR
en => counter[7].ACLR
en => counter[6].ACLR
en => counter[5].ACLR
en => counter[4].ACLR
en => counter[3].ACLR
en => counter[2].ACLR
en => counter[1].ACLR
en => counter[0].ACLR
en => rectTime[13]~reg0.ACLR
en => rectTime[12]~reg0.ACLR
en => rectTime[11]~reg0.ACLR
en => rectTime[10]~reg0.ACLR
en => rectTime[9]~reg0.ACLR
en => rectTime[8]~reg0.ACLR
en => rectTime[7]~reg0.ACLR
en => rectTime[6]~reg0.ACLR
en => rectTime[5]~reg0.ACLR
en => rectTime[4]~reg0.ACLR
en => rectTime[3]~reg0.ACLR
en => rectTime[2]~reg0.ACLR
en => rectTime[1]~reg0.ACLR
en => rectTime[0]~reg0.ACLR
en => overflow~reg0.ACLR
response => overflow~0.OUTPUTSELECT
response => always0~1.IN0
rectTime[0] <= rectTime[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[1] <= rectTime[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[2] <= rectTime[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[3] <= rectTime[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[4] <= rectTime[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[5] <= rectTime[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[6] <= rectTime[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[7] <= rectTime[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[8] <= rectTime[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[9] <= rectTime[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[10] <= rectTime[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[11] <= rectTime[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[12] <= rectTime[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rectTime[13] <= rectTime[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_control|display:inst_display
clk => de[1]~reg0.CLK
clk => de[0]~reg0.CLK
clk => counter[19].CLK
clk => counter[18].CLK
clk => counter[17].CLK
clk => counter[16].CLK
clk => counter[15].CLK
clk => counter[14].CLK
clk => counter[13].CLK
clk => counter[12].CLK
clk => counter[11].CLK
clk => counter[10].CLK
clk => counter[9].CLK
clk => counter[8].CLK
clk => counter[7].CLK
clk => counter[6].CLK
clk => counter[5].CLK
clk => counter[4].CLK
clk => counter[3].CLK
clk => counter[2].CLK
clk => counter[1].CLK
clk => counter[0].CLK
clk => seg[6]~reg0.CLK
clk => seg[5]~reg0.CLK
clk => seg[4]~reg0.CLK
clk => seg[3]~reg0.CLK
clk => seg[2]~reg0.CLK
clk => seg[1]~reg0.CLK
clk => seg[0]~reg0.CLK
en => seg[0]~reg0.ACLR
en => seg[1]~reg0.ACLR
en => seg[2]~reg0.ACLR
en => seg[3]~reg0.ACLR
en => seg[4]~reg0.ACLR
en => seg[5]~reg0.ACLR
en => seg[6]~reg0.ACLR
en => de[1]~reg0.ACLR
en => de[0]~reg0.ACLR
en => counter[19].ENA
en => counter[18].ENA
en => counter[17].ENA
en => counter[16].ENA
en => counter[15].ENA
en => counter[14].ENA
en => counter[13].ENA
en => counter[12].ENA
en => counter[11].ENA
en => counter[10].ENA
en => counter[9].ENA
en => counter[8].ENA
en => counter[7].ENA
en => counter[6].ENA
en => counter[5].ENA
en => counter[4].ENA
en => counter[3].ENA
en => counter[2].ENA
en => counter[1].ENA
en => counter[0].ENA
rectTime[0] => Div2.IN17
rectTime[0] => Div1.IN20
rectTime[0] => Div0.IN23
rectTime[1] => Div2.IN16
rectTime[1] => Div1.IN19
rectTime[1] => Div0.IN22
rectTime[2] => Div2.IN15
rectTime[2] => Div1.IN18
rectTime[2] => Div0.IN21
rectTime[3] => Div2.IN14
rectTime[3] => Div1.IN17
rectTime[3] => Div0.IN20
rectTime[4] => Div2.IN13
rectTime[4] => Div1.IN16
rectTime[4] => Div0.IN19
rectTime[5] => Div2.IN12
rectTime[5] => Div1.IN15
rectTime[5] => Div0.IN18
rectTime[6] => Div2.IN11
rectTime[6] => Div1.IN14
rectTime[6] => Div0.IN17
rectTime[7] => Div2.IN10
rectTime[7] => Div1.IN13
rectTime[7] => Div0.IN16
rectTime[8] => Div2.IN9
rectTime[8] => Div1.IN12
rectTime[8] => Div0.IN15
rectTime[9] => Div2.IN8
rectTime[9] => Div1.IN11
rectTime[9] => Div0.IN14
rectTime[10] => Div2.IN7
rectTime[10] => Div1.IN10
rectTime[10] => Div0.IN13
rectTime[11] => Div2.IN6
rectTime[11] => Div1.IN9
rectTime[11] => Div0.IN12
rectTime[12] => Div2.IN5
rectTime[12] => Div1.IN8
rectTime[12] => Div0.IN11
rectTime[13] => Div2.IN4
rectTime[13] => Div1.IN7
rectTime[13] => Div0.IN10
seg[0] <= seg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
de[0] <= de[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
de[1] <= de[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_100
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_10
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_1
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
segment[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segment[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segment[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segment[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segment[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segment[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segment[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


