0.6
2018.1
Apr  4 2018
18:43:17
/home/vighnesh/project_4/project_4.sim/sim_2/synth/timing/xsim/cell_time_synth.v,1531212573,verilog,,,,\cell%SP;glbl;mm_unit;simple_multiplier;simple_multiplier_0;simple_multiplier_1;simple_multiplier_2,,,,,,,,
