<stg><name>reduce_add_sub</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="4">
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="3" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="5" to="4">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="2" op_0_bw="32">
<![CDATA[
:0  %mask = alloca i2

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="64">
<![CDATA[
:1  %t = alloca [32 x i8], align 16

]]></Node>
<StgValue><ssdm name="t"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %pb = phi i1 [ false, %0 ], [ %tmp_756, %2 ]

]]></Node>
<StgValue><ssdm name="pb"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %i = phi i6 [ 0, %0 ], [ %i_20, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond2 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i_20 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond2, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %m_addr = getelementptr [32 x i8]* @m, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="m_addr"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="5">
<![CDATA[
:2  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="r_v_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
:7  %x = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %mask_load = load i2* %mask

]]></Node>
<StgValue><ssdm name="mask_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %mask_cast = sext i2 %mask_load to i32

]]></Node>
<StgValue><ssdm name="mask_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="5">
<![CDATA[
:2  %m_load = load i8* %m_addr, align 1

]]></Node>
<StgValue><ssdm name="m_load"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="1">
<![CDATA[
:3  %pb_cast1 = zext i1 %pb to i8

]]></Node>
<StgValue><ssdm name="pb_cast1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %pb_1 = add i8 %m_load, %pb_cast1

]]></Node>
<StgValue><ssdm name="pb_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="8">
<![CDATA[
:5  %pb_3_cast = zext i8 %pb_1 to i32

]]></Node>
<StgValue><ssdm name="pb_3_cast"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
:7  %x = load i32* %r_v_addr, align 4

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %x_1 = sub i32 %x, %pb_3_cast

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="32">
<![CDATA[
:10  %tmp_757 = trunc i32 %x_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %t_addr = getelementptr inbounds [32 x i8]* %t, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:12  store i8 %tmp_757, i8* %t_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %phitmp = xor i1 %tmp_756, true

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:14  %phitmp_cast_cast = select i1 %phitmp, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="phitmp_cast_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:15  store i2 %phitmp_cast_cast, i2* %mask

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i6 [ %i_21, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond = icmp eq i6 %i_1, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i_21 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_s = zext i6 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_v_addr_1 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="r_v_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load = load i32* %r_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %t_addr_1 = getelementptr inbounds [32 x i8]* %t, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="t_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
:4  %t_load = load i8* %t_addr_1, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="5">
<![CDATA[
:2  %r_v_load = load i32* %r_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name="r_v_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="5">
<![CDATA[
:4  %t_load = load i8* %t_addr_1, align 1

]]></Node>
<StgValue><ssdm name="t_load"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="8">
<![CDATA[
:5  %tmp_738 = zext i8 %t_load to i32

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_739 = xor i32 %r_v_load, %tmp_738

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_740 = and i32 %tmp_739, %mask_cast

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_741 = xor i32 %r_v_load, %tmp_740

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:9  store i32 %tmp_741, i32* %r_v_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="r_v" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="r_v"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="m" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="m"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="mask" fromId="66" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_68" to="t" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_70" to="pb" fromId="70" toId="9">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="StgValue_8" to="pb" fromId="8" toId="9">
</dataflow>
<dataflow id="73" from="tmp_756" to="pb" fromId="29" toId="9">
<BackEdge/>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="StgValue_36" to="pb" fromId="36" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="76" from="StgValue_75" to="i" fromId="75" toId="10">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="StgValue_8" to="i" fromId="8" toId="10">
</dataflow>
<dataflow id="78" from="i_20" to="i" fromId="13" toId="10">
<BackEdge/>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="79" from="StgValue_36" to="i" fromId="36" toId="10">
<BackEdge/>
</dataflow>
<dataflow id="80" from="i" to="exitcond2" fromId="10" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="exitcond2" fromId="81" toId="11">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="83" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_85" to="empty" fromId="85" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_85" to="empty" fromId="85" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_85" to="empty" fromId="85" toId="12">
</dataflow>
<dataflow id="89" from="i" to="i_20" fromId="10" toId="13">
</dataflow>
<dataflow id="91" from="StgValue_90" to="i_20" fromId="90" toId="13">
</dataflow>
<dataflow id="92" from="exitcond2" to="StgValue_14" fromId="11" toId="14">
</dataflow>
<dataflow id="93" from="i" to="tmp" fromId="10" toId="15">
</dataflow>
<dataflow id="94" from="m" to="m_addr" fromId="65" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_95" to="m_addr" fromId="95" toId="16">
</dataflow>
<dataflow id="97" from="tmp" to="m_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="98" from="m_addr" to="m_load" fromId="16" toId="17">
</dataflow>
<dataflow id="99" from="r_v" to="r_v_addr" fromId="64" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_95" to="r_v_addr" fromId="95" toId="18">
</dataflow>
<dataflow id="101" from="tmp" to="r_v_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="102" from="r_v_addr" to="x" fromId="18" toId="19">
</dataflow>
<dataflow id="103" from="mask" to="mask_load" fromId="6" toId="20">
</dataflow>
<dataflow id="104" from="mask_load" to="mask_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="105" from="m_addr" to="m_load" fromId="16" toId="23">
</dataflow>
<dataflow id="106" from="pb" to="pb_cast1" fromId="9" toId="24">
</dataflow>
<dataflow id="107" from="m_load" to="pb_1" fromId="23" toId="25">
</dataflow>
<dataflow id="108" from="pb_cast1" to="pb_1" fromId="24" toId="25">
</dataflow>
<dataflow id="109" from="pb_1" to="pb_3_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="110" from="r_v_addr" to="x" fromId="18" toId="27">
</dataflow>
<dataflow id="111" from="x" to="x_1" fromId="27" toId="28">
</dataflow>
<dataflow id="112" from="pb_3_cast" to="x_1" fromId="26" toId="28">
</dataflow>
<dataflow id="114" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_756" fromId="113" toId="29">
</dataflow>
<dataflow id="115" from="x_1" to="tmp_756" fromId="28" toId="29">
</dataflow>
<dataflow id="117" from="StgValue_116" to="tmp_756" fromId="116" toId="29">
</dataflow>
<dataflow id="118" from="x_1" to="tmp_757" fromId="28" toId="30">
</dataflow>
<dataflow id="119" from="t" to="t_addr" fromId="7" toId="31">
</dataflow>
<dataflow id="120" from="StgValue_95" to="t_addr" fromId="95" toId="31">
</dataflow>
<dataflow id="121" from="tmp" to="t_addr" fromId="15" toId="31">
</dataflow>
<dataflow id="122" from="tmp_757" to="StgValue_32" fromId="30" toId="32">
</dataflow>
<dataflow id="123" from="t_addr" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="124" from="tmp_756" to="phitmp" fromId="29" toId="33">
</dataflow>
<dataflow id="126" from="StgValue_125" to="phitmp" fromId="125" toId="33">
</dataflow>
<dataflow id="127" from="phitmp" to="phitmp_cast_cast" fromId="33" toId="34">
</dataflow>
<dataflow id="129" from="StgValue_128" to="phitmp_cast_cast" fromId="128" toId="34">
</dataflow>
<dataflow id="131" from="StgValue_130" to="phitmp_cast_cast" fromId="130" toId="34">
</dataflow>
<dataflow id="132" from="phitmp_cast_cast" to="StgValue_35" fromId="34" toId="35">
</dataflow>
<dataflow id="133" from="mask" to="StgValue_35" fromId="6" toId="35">
</dataflow>
<dataflow id="134" from="i_21" to="i_1" fromId="40" toId="37">
<BackEdge/>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="135" from="StgValue_55" to="i_1" fromId="55" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="136" from="StgValue_75" to="i_1" fromId="75" toId="37">
<condition id="35">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="137" from="StgValue_22" to="i_1" fromId="22" toId="37">
</dataflow>
<dataflow id="138" from="i_1" to="exitcond" fromId="37" toId="38">
</dataflow>
<dataflow id="139" from="StgValue_81" to="exitcond" fromId="81" toId="38">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty_41" fromId="83" toId="39">
</dataflow>
<dataflow id="141" from="StgValue_85" to="empty_41" fromId="85" toId="39">
</dataflow>
<dataflow id="142" from="StgValue_85" to="empty_41" fromId="85" toId="39">
</dataflow>
<dataflow id="143" from="StgValue_85" to="empty_41" fromId="85" toId="39">
</dataflow>
<dataflow id="144" from="i_1" to="i_21" fromId="37" toId="40">
</dataflow>
<dataflow id="145" from="StgValue_90" to="i_21" fromId="90" toId="40">
</dataflow>
<dataflow id="146" from="exitcond" to="StgValue_41" fromId="38" toId="41">
</dataflow>
<dataflow id="147" from="i_1" to="tmp_s" fromId="37" toId="42">
</dataflow>
<dataflow id="148" from="r_v" to="r_v_addr_1" fromId="64" toId="43">
</dataflow>
<dataflow id="149" from="StgValue_95" to="r_v_addr_1" fromId="95" toId="43">
</dataflow>
<dataflow id="150" from="tmp_s" to="r_v_addr_1" fromId="42" toId="43">
</dataflow>
<dataflow id="151" from="r_v_addr_1" to="r_v_load" fromId="43" toId="44">
</dataflow>
<dataflow id="152" from="t" to="t_addr_1" fromId="7" toId="45">
</dataflow>
<dataflow id="153" from="StgValue_95" to="t_addr_1" fromId="95" toId="45">
</dataflow>
<dataflow id="154" from="tmp_s" to="t_addr_1" fromId="42" toId="45">
</dataflow>
<dataflow id="155" from="t_addr_1" to="t_load" fromId="45" toId="46">
</dataflow>
<dataflow id="156" from="r_v_addr_1" to="r_v_load" fromId="43" toId="48">
</dataflow>
<dataflow id="157" from="t_addr_1" to="t_load" fromId="45" toId="49">
</dataflow>
<dataflow id="158" from="t_load" to="tmp_738" fromId="49" toId="50">
</dataflow>
<dataflow id="159" from="r_v_load" to="tmp_739" fromId="48" toId="51">
</dataflow>
<dataflow id="160" from="tmp_738" to="tmp_739" fromId="50" toId="51">
</dataflow>
<dataflow id="161" from="tmp_739" to="tmp_740" fromId="51" toId="52">
</dataflow>
<dataflow id="162" from="mask_cast" to="tmp_740" fromId="21" toId="52">
</dataflow>
<dataflow id="163" from="r_v_load" to="tmp_741" fromId="48" toId="53">
</dataflow>
<dataflow id="164" from="tmp_740" to="tmp_741" fromId="52" toId="53">
</dataflow>
<dataflow id="165" from="tmp_741" to="StgValue_54" fromId="53" toId="54">
</dataflow>
<dataflow id="166" from="r_v_addr_1" to="StgValue_54" fromId="43" toId="54">
</dataflow>
<dataflow id="167" from="exitcond2" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="168" from="exitcond" to="StgValue_4" fromId="38" toId="4">
</dataflow>
</dataflows>


</stg>
