git clone --depth 1 --no-tags https://github.com/Alwaysenchanted/camouflaged_logc_locking.git f:/verilog_sva_gh_scraper/data/full_repos/190568524
git clone --depth 1 --no-tags https://github.com/amank94007/processorX.git f:/verilog_sva_gh_scraper/data/full_repos/190733925
git clone --depth 1 --no-tags https://github.com/Leo-i/rtl_moution_sensor.git f:/verilog_sva_gh_scraper/data/full_repos/190778981
git clone --depth 1 --no-tags https://github.com/KevinCerqueira/MI-CD-hexadecimal-matriz-led-7x5.git f:/verilog_sva_gh_scraper/data/full_repos/191068304
git clone --depth 1 --no-tags https://github.com/mmohammadi9812/DataMemCache.git f:/verilog_sva_gh_scraper/data/full_repos/190995598
git clone --depth 1 --no-tags https://github.com/rockcaensor/laser_lap_timer.git f:/verilog_sva_gh_scraper/data/full_repos/186176939
git clone --depth 1 --no-tags https://github.com/juw013/test.git f:/verilog_sva_gh_scraper/data/full_repos/187423987
git clone --depth 1 --no-tags https://github.com/hangtenz/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/187367325
git clone --depth 1 --no-tags https://github.com/ahsanv101/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/187520615
git clone --depth 1 --no-tags https://github.com/HUOJIAXI/HUOJIAXIPROJET.git f:/verilog_sva_gh_scraper/data/full_repos/187840870
git clone --depth 1 --no-tags https://github.com/imanolfernandez/microcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/188270170
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK.git f:/verilog_sva_gh_scraper/data/full_repos/188565259
git clone --depth 1 --no-tags https://github.com/iamjerrchen/ece411_single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/188617794
git clone --depth 1 --no-tags https://github.com/amr1997sam/AES-FAST.git f:/verilog_sva_gh_scraper/data/full_repos/188690129
git clone --depth 1 --no-tags https://github.com/excellent311/booth.git f:/verilog_sva_gh_scraper/data/full_repos/190381127
git clone --depth 1 --no-tags https://github.com/tunaateskoc/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/186887403
git clone --depth 1 --no-tags https://github.com/kjh107704/Embedded-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/186668597
git clone --depth 1 --no-tags https://github.com/ErnestTeluk/stoper.git f:/verilog_sva_gh_scraper/data/full_repos/189714993
git clone --depth 1 --no-tags https://github.com/Matthew-Haonan/myCPU.git f:/verilog_sva_gh_scraper/data/full_repos/189426294
git clone --depth 1 --no-tags https://github.com/MrXWTe/FPGA-Learning.git f:/verilog_sva_gh_scraper/data/full_repos/187163597
git clone --depth 1 --no-tags https://github.com/Sorrygg/Hardware-Design-and-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/188795398
git clone --depth 1 --no-tags https://github.com/pawel-antoniuk/zad12.git f:/verilog_sva_gh_scraper/data/full_repos/189366572
git clone --depth 1 --no-tags https://github.com/arnabnath96/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/189631030
git clone --depth 1 --no-tags https://github.com/ShechemKS/DownSampling_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/190019478
git clone --depth 1 --no-tags https://github.com/raiyyanfaisal09/Alpha_Arch_pipeline_RTL_design.git f:/verilog_sva_gh_scraper/data/full_repos/190000268
git clone --depth 1 --no-tags https://github.com/ohares0/Processor---SeanOHARE.git f:/verilog_sva_gh_scraper/data/full_repos/186056895
git clone --depth 1 --no-tags https://github.com/hwanglance/leglite.git f:/verilog_sva_gh_scraper/data/full_repos/185555487
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/fpga4cpu.git f:/verilog_sva_gh_scraper/data/full_repos/186434486
git clone --depth 1 --no-tags https://github.com/borisgarcia/Organizacion_de_Computadoras.git f:/verilog_sva_gh_scraper/data/full_repos/188922950
git clone --depth 1 --no-tags https://github.com/taoky/COD-archived.git f:/verilog_sva_gh_scraper/data/full_repos/190760585
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/191066361
git clone --depth 1 --no-tags https://github.com/ankurjjw21/CAD-for-VLSI-Laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/188566727
git clone --depth 1 --no-tags https://github.com/KitaKyon/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/189518812
git clone --depth 1 --no-tags https://github.com/nataliabm17/Digitales2.git f:/verilog_sva_gh_scraper/data/full_repos/186910037
git clone --depth 1 --no-tags https://github.com/Abrahamlga/MIPS_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/186920566
git clone --depth 1 --no-tags https://github.com/evan32/ee180_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/186921388
git clone --depth 1 --no-tags https://github.com/QingqingX/GhostSZ_Intel.git f:/verilog_sva_gh_scraper/data/full_repos/187744905
git clone --depth 1 --no-tags https://github.com/hufanglei875535215/RTL_Code.git f:/verilog_sva_gh_scraper/data/full_repos/186603367
git clone --depth 1 --no-tags https://github.com/Manoj-97/Washing-Machine-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/186674816
git clone --depth 1 --no-tags https://github.com/shirrning/-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/187474070
git clone --depth 1 --no-tags https://github.com/vastlyvague/16-bit-Emulated-PicoBlaze.git f:/verilog_sva_gh_scraper/data/full_repos/187403854
git clone --depth 1 --no-tags https://github.com/aarasyid/Camera.git f:/verilog_sva_gh_scraper/data/full_repos/187902262
git clone --depth 1 --no-tags https://github.com/rdacomp/cncfpga2.git f:/verilog_sva_gh_scraper/data/full_repos/187797362
git clone --depth 1 --no-tags https://github.com/jiangshibiao/Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/191163844
git clone --depth 1 --no-tags https://github.com/huang-zhentao/FPGA_Learn.git f:/verilog_sva_gh_scraper/data/full_repos/187221101
git clone --depth 1 --no-tags https://github.com/micompany4/CS-147-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/188288470
git clone --depth 1 --no-tags https://github.com/vigneshrad/MESI_ISC_VERIF.git f:/verilog_sva_gh_scraper/data/full_repos/186536489
git clone --depth 1 --no-tags https://github.com/alnvnjr/BranchPredictor.git f:/verilog_sva_gh_scraper/data/full_repos/188903470
git clone --depth 1 --no-tags https://github.com/yomandawg/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/189553589
git clone --depth 1 --no-tags https://github.com/MajidPouramini/CA4.git f:/verilog_sva_gh_scraper/data/full_repos/189572139
git clone --depth 1 --no-tags https://github.com/salierif/SparkRoad-bootloader.git f:/verilog_sva_gh_scraper/data/full_repos/189394071
git clone --depth 1 --no-tags https://github.com/JAMijares/TIMS_Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/190330143
git clone --depth 1 --no-tags https://github.com/sriramos/Pattern-Matching---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/185673285
git clone --depth 1 --no-tags https://github.com/liuluren/local_bus.git f:/verilog_sva_gh_scraper/data/full_repos/185317073
git clone --depth 1 --no-tags https://github.com/shahbazkhan22/TrafficLightSimulation.git f:/verilog_sva_gh_scraper/data/full_repos/187093422
git clone --depth 1 --no-tags https://github.com/papasn7/Comp_Arch_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/186056000
git clone --depth 1 --no-tags https://github.com/nuaasunyang/fpga_dds.git f:/verilog_sva_gh_scraper/data/full_repos/186403066
git clone --depth 1 --no-tags https://github.com/hanjjm/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/186434089
git clone --depth 1 --no-tags https://github.com/samihar/WATT_Basys3FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/186777796
git clone --depth 1 --no-tags https://github.com/yuxian0908/ca_PJ1.git f:/verilog_sva_gh_scraper/data/full_repos/185432007
git clone --depth 1 --no-tags https://github.com/GabrielElkadiki/stopwatch-lite.git f:/verilog_sva_gh_scraper/data/full_repos/187275715
git clone --depth 1 --no-tags https://github.com/andixlm/eltech_diploma.git f:/verilog_sva_gh_scraper/data/full_repos/190795005
git clone --depth 1 --no-tags https://github.com/Ailsa98/ec3.git f:/verilog_sva_gh_scraper/data/full_repos/191253001
git clone --depth 1 --no-tags https://github.com/emirkaragoz/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/191224848
git clone --depth 1 --no-tags https://github.com/Ncareless/IC.git f:/verilog_sva_gh_scraper/data/full_repos/187378638
git clone --depth 1 --no-tags https://github.com/jinhaijun8106/iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/187729155
git clone --depth 1 --no-tags https://github.com/hungwei123/CO_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/188466252
git clone --depth 1 --no-tags https://github.com/ForgetfulJoy/Controller.git f:/verilog_sva_gh_scraper/data/full_repos/188212096
git clone --depth 1 --no-tags https://github.com/jimjn/Portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/188106242
git clone --depth 1 --no-tags https://github.com/kai860115/NTU-CA2019.git f:/verilog_sva_gh_scraper/data/full_repos/188212660
git clone --depth 1 --no-tags https://github.com/mahmof4/3dq5-project.git f:/verilog_sva_gh_scraper/data/full_repos/188559913
git clone --depth 1 --no-tags https://github.com/NanaGlutamate/SerialModules-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/188595972
git clone --depth 1 --no-tags https://github.com/tsarb0mba/COSE221-01-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/186125282
git clone --depth 1 --no-tags https://github.com/rush2sami/verilog_lab.git f:/verilog_sva_gh_scraper/data/full_repos/186230697
git clone --depth 1 --no-tags https://github.com/nirushka/UART.git f:/verilog_sva_gh_scraper/data/full_repos/185997337
git clone --depth 1 --no-tags https://github.com/ciroy13/HDL_BITS.git f:/verilog_sva_gh_scraper/data/full_repos/185557117
git clone --depth 1 --no-tags https://github.com/AndrewCampos/Processador-AOC.git f:/verilog_sva_gh_scraper/data/full_repos/185315022
git clone --depth 1 --no-tags https://github.com/Elxe/five_stage_pipelining_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/185824253
git clone --depth 1 --no-tags https://github.com/dnuch/mips_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/185866277
git clone --depth 1 --no-tags https://github.com/dkhl65/Cadence.git f:/verilog_sva_gh_scraper/data/full_repos/186489696
git clone --depth 1 --no-tags https://github.com/PiotrMekal/generator_parzystosci_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/186582396
git clone --depth 1 --no-tags https://github.com/kashish2909/Embedded_TrafficLights.git f:/verilog_sva_gh_scraper/data/full_repos/186752022
git clone --depth 1 --no-tags https://github.com/quantum-microarchitecture/Sigma.git f:/verilog_sva_gh_scraper/data/full_repos/190535935
git clone --depth 1 --no-tags https://github.com/lisazevedo/Decodificador-de-7-segmentos.git f:/verilog_sva_gh_scraper/data/full_repos/190473887
git clone --depth 1 --no-tags https://github.com/wwxn/phase_shifting.git f:/verilog_sva_gh_scraper/data/full_repos/190721202
git clone --depth 1 --no-tags https://github.com/s0t00524/Computer-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/189349177
git clone --depth 1 --no-tags https://github.com/jonrayibarra/VGA-Piece-Animation-Prototype.git f:/verilog_sva_gh_scraper/data/full_repos/188314348
git clone --depth 1 --no-tags https://github.com/MarziehAhmadiNa/Computer-architecture-lab.git f:/verilog_sva_gh_scraper/data/full_repos/188249808
git clone --depth 1 --no-tags https://github.com/AmirMansurian/picoblaze.git f:/verilog_sva_gh_scraper/data/full_repos/189529764
git clone --depth 1 --no-tags https://github.com/absn2/Unidade_Central_de_Processamento.git f:/verilog_sva_gh_scraper/data/full_repos/188900970
git clone --depth 1 --no-tags https://github.com/rockcaensor/lcd_1602.git f:/verilog_sva_gh_scraper/data/full_repos/190594498
git clone --depth 1 --no-tags https://github.com/cctvjack/Asyn_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/187326861
git clone --depth 1 --no-tags https://github.com/sedoy-jango-2/SMK_GSensor.git f:/verilog_sva_gh_scraper/data/full_repos/187610554
git clone --depth 1 --no-tags https://github.com/mehransi/cpu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/188395544
git clone --depth 1 --no-tags https://github.com/OSLU2/Procesador-MIPS-monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/187507237
git clone --depth 1 --no-tags https://github.com/mahmof4/3dq5-labs.git f:/verilog_sva_gh_scraper/data/full_repos/188560139
git clone --depth 1 --no-tags https://github.com/mark-huynh/Inverted-Pendulum.git f:/verilog_sva_gh_scraper/data/full_repos/188536174
git clone --depth 1 --no-tags https://github.com/mabmatt11/ECE-552.git f:/verilog_sva_gh_scraper/data/full_repos/188595561
git clone --depth 1 --no-tags https://github.com/hukaidididi/petrify-.git f:/verilog_sva_gh_scraper/data/full_repos/190981444
git clone --depth 1 --no-tags https://github.com/ferdiakdogan/catching-leds-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/191066297
