============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           May 22 2025  02:01:39 pm
  Module:                 rom
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                             Library 
   Gate    Instances   Area       Library     Domain 
-----------------------------------------------------
AND3X1             1    2.394    slow_vdd1v0   worst 
CLKXOR2X1          3    8.208    slow_vdd1v0   worst 
INVX1              2    1.368    slow_vdd1v0   worst 
INVX2              5    5.130    slow_vdd1v0   worst 
NAND2BX1           7    9.576    slow_vdd1v0   worst 
NAND2BX2           1    2.394    slow_vdd1v0   worst 
NAND2X1           16   16.416    slow_vdd1v0   worst 
NAND2X2            2    3.420    slow_vdd1v0   worst 
NOR2BX1           32   43.776    slow_vdd1v0   worst 
NOR2BX2            2    5.472    slow_vdd1v0   worst 
NOR2X1             3    3.078    slow_vdd1v0   worst 
NOR2X2             4    6.840    slow_vdd1v0   worst 
NOR2X4             2    6.156    slow_vdd1v0   worst 
OR2X1              8   10.944    slow_vdd1v0   worst 
OR3X1              4    8.208    slow_vdd1v0   worst 
OR3X2              1    2.394    slow_vdd1v0   worst 
XNOR2X1           92  220.248    slow_vdd1v0   worst 
XNOR2X2            1    3.078    slow_vdd1v0   worst 
-----------------------------------------------------
total            186  359.100                


                                        
     Type      Instances   Area  Area % 
----------------------------------------
inverter               7   6.498    1.8 
unresolved             1   0.000    0.0 
logic                179 352.602   98.2 
physical_cells         0   0.000    0.0 
----------------------------------------
total                187 359.100  100.0 

