{"Source Block": ["oh/src/common/hdl/oh_standby.v@21:32@HdlStmProcess", "   // detect an idle state change (wake up on any)\n   always @ (posedge clk )     \n     idle_reg <= idle;   \n   assign state_change = (idle ^ idle_reg);\n      \n   always @ (posedge clk)    \n     wakeup_pipe[PD-1:0] <= {wakeup_pipe[PD-2:0],(state_change | wakeup)};\n\n   //block enable signal\n   assign  clk_en    =  ~nreset                | //always on during reset\n                        wakeup                 | //immediate wakeup\n\t\t\tstate_change           | //incoming transition\n"], "Clone Blocks": [["oh/src/common/hdl/oh_standby.v@19:29", "   reg          idle_reg;\n   \n   // detect an idle state change (wake up on any)\n   always @ (posedge clk )     \n     idle_reg <= idle;   \n   assign state_change = (idle ^ idle_reg);\n      \n   always @ (posedge clk)    \n     wakeup_pipe[PD-1:0] <= {wakeup_pipe[PD-2:0],(state_change | wakeup)};\n\n   //block enable signal\n"], ["oh/src/common/hdl/oh_standby.v@17:28", "   //Wire declarations\n   reg [PD-1:0]\twakeup_pipe;\n   reg          idle_reg;\n   \n   // detect an idle state change (wake up on any)\n   always @ (posedge clk )     \n     idle_reg <= idle;   \n   assign state_change = (idle ^ idle_reg);\n      \n   always @ (posedge clk)    \n     wakeup_pipe[PD-1:0] <= {wakeup_pipe[PD-2:0],(state_change | wakeup)};\n\n"]], "Diff Content": {"Delete": [[26, "   always @ (posedge clk)    \n"]], "Add": [[26, "   always @ (posedge clkin)    \n"]]}}