{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701127888990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701127888992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:31:28 2023 " "Processing started: Mon Nov 27 17:31:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701127888992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127888992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off approx_log_multiplier_modified -c approx_log_multiplier_modified " "Command: quartus_map --read_settings_files=on --write_settings_files=off approx_log_multiplier_modified -c approx_log_multiplier_modified" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127888992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701127889147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701127889147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lod.sv 1 1 " "Found 1 design units, including 1 entities, in source file lod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lod " "Found entity 1: lod" {  } { { "lod.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/lod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_log_multiplier_modified.sv 1 1 " "Found 1 design units, including 1 entities, in source file approx_log_multiplier_modified.sv" { { "Info" "ISGN_ENTITY_NAME" "1 approx_log_multiplier_modified " "Found entity 1: approx_log_multiplier_modified" {  } { { "approx_log_multiplier_modified.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antilog_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file antilog_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 antilog_converter " "Found entity 1: antilog_converter" {  } { { "antilog_converter.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/antilog_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_detector " "Found entity 1: sign_detector" {  } { { "sign_detector.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/sign_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_set " "Found entity 1: sign_set" {  } { { "sign_set.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/sign_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameters.sv 0 0 " "Found 0 design units, including 0 entities, in source file parameters.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file log_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 log_converter " "Found entity 1: log_converter" {  } { { "log_converter.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/log_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_truncation.sv 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_truncation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_truncation " "Found entity 1: dynamic_truncation" {  } { { "dynamic_truncation.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/dynamic_truncation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701127893569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127893569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "approx_log_multiplier_modified " "Elaborating entity \"approx_log_multiplier_modified\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701127893615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_detector sign_detector:sign_detector " "Elaborating entity \"sign_detector\" for hierarchy \"sign_detector:sign_detector\"" {  } { { "approx_log_multiplier_modified.sv" "sign_detector" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127893635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lod lod:lod_A " "Elaborating entity \"lod\" for hierarchy \"lod:lod_A\"" {  } { { "approx_log_multiplier_modified.sv" "lod_A" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127893639 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 lod.sv(18) " "Verilog HDL assignment warning at lod.sv(18): truncated value with size 8 to match size of target (7)" {  } { { "lod.sv" "" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/lod.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701127893641 "|approx_log_multiplier_modified|lod:lod_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_truncation dynamic_truncation:dynamic_truncation_A " "Elaborating entity \"dynamic_truncation\" for hierarchy \"dynamic_truncation:dynamic_truncation_A\"" {  } { { "approx_log_multiplier_modified.sv" "dynamic_truncation_A" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127893642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_converter log_converter:log_converter_A " "Elaborating entity \"log_converter\" for hierarchy \"log_converter:log_converter_A\"" {  } { { "approx_log_multiplier_modified.sv" "log_converter_A" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127893655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "approx_log_multiplier_modified.sv" "adder" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127893667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "antilog_converter antilog_converter:antilog_converter " "Elaborating entity \"antilog_converter\" for hierarchy \"antilog_converter:antilog_converter\"" {  } { { "approx_log_multiplier_modified.sv" "antilog_converter" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127893679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_set sign_set:sign_set " "Elaborating entity \"sign_set\" for hierarchy \"sign_set:sign_set\"" {  } { { "approx_log_multiplier_modified.sv" "sign_set" { Text "/home/.engr-ece/xix277/Fall_Sem_2023/CME433/Lit_Review/cme433_lit_test/approx_log_multiplier_modified/approx_log_multiplier_modified.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127893691 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701127894160 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701127894602 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701127894602 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701127894702 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701127894702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701127894702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701127894702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701127894731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:31:34 2023 " "Processing ended: Mon Nov 27 17:31:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701127894731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701127894731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701127894731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701127894731 ""}
