STATIC struct V_1 *\r\nF_1 (\r\nstruct V_2 * V_3 ,\r\nT_1 V_4 )\r\n{\r\nstruct V_1 * V_5 ;\r\nV_5 = F_2 ( V_6 , V_7 ) ;\r\nif ( ! V_5 )\r\nreturn NULL ;\r\nif ( F_3 ( V_3 -> V_8 , F_4 ( V_5 ) ) ) {\r\nF_5 ( V_6 , V_5 ) ;\r\nreturn NULL ;\r\n}\r\nASSERT ( F_6 ( & V_5 -> V_9 ) == 0 ) ;\r\nASSERT ( ! F_7 ( & V_5 -> V_10 ) ) ;\r\nASSERT ( ! F_8 ( V_5 ) ) ;\r\nASSERT ( V_5 -> V_11 == 0 ) ;\r\nF_9 ( & V_5 -> V_12 , V_13 , L_1 , V_5 -> V_11 ) ;\r\nV_5 -> V_11 = V_4 ;\r\nV_5 -> V_14 = V_3 ;\r\nmemset ( & V_5 -> V_15 , 0 , sizeof( struct V_16 ) ) ;\r\nV_5 -> V_17 = NULL ;\r\nmemset ( & V_5 -> V_18 , 0 , sizeof( V_19 ) ) ;\r\nV_5 -> V_20 = 0 ;\r\nV_5 -> V_21 = 0 ;\r\nmemset ( & V_5 -> V_22 , 0 , sizeof( V_23 ) ) ;\r\nreturn V_5 ;\r\n}\r\nSTATIC void\r\nF_10 (\r\nstruct V_24 * V_25 )\r\n{\r\nstruct V_26 * V_26 = F_11 ( V_25 , struct V_26 , V_27 ) ;\r\nstruct V_1 * V_5 = F_12 ( V_26 ) ;\r\nF_5 ( V_6 , V_5 ) ;\r\n}\r\nvoid\r\nF_13 (\r\nstruct V_1 * V_5 )\r\n{\r\nswitch ( V_5 -> V_22 . V_28 & V_29 ) {\r\ncase V_30 :\r\ncase V_31 :\r\ncase V_32 :\r\nF_14 ( V_5 , V_33 ) ;\r\nbreak;\r\n}\r\nif ( V_5 -> V_17 )\r\nF_14 ( V_5 , V_34 ) ;\r\nif ( V_5 -> V_35 ) {\r\nASSERT ( ! ( V_5 -> V_35 -> V_36 . V_37 & V_38 ) ) ;\r\nF_15 ( V_5 ) ;\r\nV_5 -> V_35 = NULL ;\r\n}\r\nASSERT ( F_6 ( & V_5 -> V_9 ) == 0 ) ;\r\nASSERT ( ! F_7 ( & V_5 -> V_10 ) ) ;\r\nASSERT ( ! F_8 ( V_5 ) ) ;\r\nF_16 ( & V_5 -> V_10 ) ;\r\nV_5 -> V_20 = V_39 ;\r\nV_5 -> V_11 = 0 ;\r\nF_17 ( & V_5 -> V_10 ) ;\r\nF_18 ( & F_4 ( V_5 ) -> V_27 , F_10 ) ;\r\n}\r\nstatic int\r\nF_19 (\r\nstruct V_40 * V_41 ,\r\nstruct V_1 * V_5 ,\r\nT_1 V_4 ,\r\nint V_42 ,\r\nint V_43 ) __releases( T_2 )\r\n{\r\nstruct V_26 * V_26 = F_4 ( V_5 ) ;\r\nstruct V_2 * V_3 = V_5 -> V_14 ;\r\nint error ;\r\nF_16 ( & V_5 -> V_10 ) ;\r\nif ( V_5 -> V_11 != V_4 ) {\r\nF_20 ( V_5 ) ;\r\nF_21 ( V_44 ) ;\r\nerror = V_45 ;\r\ngoto V_46;\r\n}\r\nif ( V_5 -> V_20 & ( V_47 | V_39 ) ) {\r\nF_20 ( V_5 ) ;\r\nF_21 ( V_44 ) ;\r\nerror = V_45 ;\r\ngoto V_46;\r\n}\r\nif ( V_5 -> V_22 . V_28 == 0 && ! ( V_42 & V_48 ) ) {\r\nerror = V_49 ;\r\ngoto V_46;\r\n}\r\nif ( V_5 -> V_20 & V_50 ) {\r\nF_22 ( V_5 ) ;\r\nV_5 -> V_20 |= V_39 ;\r\nF_17 ( & V_5 -> V_10 ) ;\r\nF_23 () ;\r\nerror = - F_3 ( V_3 -> V_8 , V_26 ) ;\r\nif ( error ) {\r\nF_24 () ;\r\nF_16 ( & V_5 -> V_10 ) ;\r\nV_5 -> V_20 &= ~ ( V_47 | V_39 ) ;\r\nASSERT ( V_5 -> V_20 & V_50 ) ;\r\nF_25 ( V_5 ) ;\r\ngoto V_46;\r\n}\r\nF_16 ( & V_41 -> V_51 ) ;\r\nF_16 ( & V_5 -> V_10 ) ;\r\nV_5 -> V_20 &= ~ V_52 ;\r\nV_5 -> V_20 |= V_47 ;\r\nF_26 ( V_3 , V_41 , V_5 ) ;\r\nV_26 -> V_53 = V_54 ;\r\nASSERT ( ! F_27 ( & V_5 -> V_12 . V_55 ) ) ;\r\nF_9 ( & V_5 -> V_12 , V_13 , L_1 , V_5 -> V_11 ) ;\r\nF_17 ( & V_5 -> V_10 ) ;\r\nF_17 ( & V_41 -> V_51 ) ;\r\n} else {\r\nif ( ! F_28 ( V_26 ) ) {\r\nF_20 ( V_5 ) ;\r\nerror = V_45 ;\r\ngoto V_46;\r\n}\r\nF_17 ( & V_5 -> V_10 ) ;\r\nF_23 () ;\r\nF_29 ( V_5 ) ;\r\n}\r\nif ( V_43 != 0 )\r\nF_30 ( V_5 , V_43 ) ;\r\nF_31 ( V_5 , V_56 | V_57 ) ;\r\nF_21 ( V_58 ) ;\r\nreturn 0 ;\r\nV_46:\r\nF_17 ( & V_5 -> V_10 ) ;\r\nF_23 () ;\r\nreturn error ;\r\n}\r\nstatic int\r\nF_32 (\r\nstruct V_2 * V_3 ,\r\nstruct V_40 * V_41 ,\r\nT_3 * V_59 ,\r\nT_1 V_4 ,\r\nstruct V_1 * * V_60 ,\r\nint V_42 ,\r\nint V_43 )\r\n{\r\nstruct V_1 * V_5 ;\r\nint error ;\r\nT_4 V_61 = F_33 ( V_3 , V_4 ) ;\r\nint V_62 ;\r\nV_5 = F_1 ( V_3 , V_4 ) ;\r\nif ( ! V_5 )\r\nreturn V_63 ;\r\nerror = F_34 ( V_3 , V_59 , V_5 , V_42 ) ;\r\nif ( error )\r\ngoto V_64;\r\nF_35 ( V_5 ) ;\r\nif ( ( V_5 -> V_22 . V_28 == 0 ) && ! ( V_42 & V_48 ) ) {\r\nerror = V_49 ;\r\ngoto V_64;\r\n}\r\nif ( F_36 ( V_65 ) ) {\r\nerror = V_45 ;\r\ngoto V_64;\r\n}\r\nif ( V_43 ) {\r\nif ( ! F_37 ( V_5 , V_43 ) )\r\nF_38 () ;\r\n}\r\nV_62 = V_47 ;\r\nif ( V_42 & V_66 )\r\nV_62 |= V_57 ;\r\nV_5 -> V_67 = V_5 -> V_68 = NULL ;\r\nF_39 ( V_5 , V_62 ) ;\r\nF_16 ( & V_41 -> V_51 ) ;\r\nerror = F_40 ( & V_41 -> V_69 , V_61 , V_5 ) ;\r\nif ( F_41 ( error ) ) {\r\nF_42 ( error != - V_70 ) ;\r\nF_21 ( V_71 ) ;\r\nerror = V_45 ;\r\ngoto V_72;\r\n}\r\nF_17 ( & V_41 -> V_51 ) ;\r\nF_43 () ;\r\n* V_60 = V_5 ;\r\nreturn 0 ;\r\nV_72:\r\nF_17 ( & V_41 -> V_51 ) ;\r\nF_43 () ;\r\nif ( V_43 )\r\nF_44 ( V_5 , V_43 ) ;\r\nV_64:\r\nF_45 ( F_4 ( V_5 ) ) ;\r\nF_13 ( V_5 ) ;\r\nreturn error ;\r\n}\r\nint\r\nF_46 (\r\nT_5 * V_3 ,\r\nT_3 * V_59 ,\r\nT_1 V_4 ,\r\nT_6 V_42 ,\r\nT_6 V_43 ,\r\nT_7 * * V_60 )\r\n{\r\nT_7 * V_5 ;\r\nint error ;\r\nT_8 * V_41 ;\r\nT_4 V_61 ;\r\nASSERT ( ( V_43 & ( V_73 | V_74 ) ) == 0 ) ;\r\nif ( ! V_4 || F_47 ( V_3 , V_4 ) >= V_3 -> V_75 . V_76 )\r\nreturn V_77 ;\r\nV_41 = F_48 ( V_3 , F_47 ( V_3 , V_4 ) ) ;\r\nV_61 = F_33 ( V_3 , V_4 ) ;\r\nV_78:\r\nerror = 0 ;\r\nF_24 () ;\r\nV_5 = F_49 ( & V_41 -> V_69 , V_61 ) ;\r\nif ( V_5 ) {\r\nerror = F_19 ( V_41 , V_5 , V_4 , V_42 , V_43 ) ;\r\nif ( error )\r\ngoto V_79;\r\n} else {\r\nF_23 () ;\r\nF_21 ( V_80 ) ;\r\nerror = F_32 ( V_3 , V_41 , V_59 , V_4 , & V_5 ,\r\nV_42 , V_43 ) ;\r\nif ( error )\r\ngoto V_79;\r\n}\r\nF_50 ( V_41 ) ;\r\n* V_60 = V_5 ;\r\nif ( F_51 ( V_5 , V_47 ) && V_5 -> V_22 . V_28 != 0 )\r\nF_52 ( V_5 ) ;\r\nreturn 0 ;\r\nV_79:\r\nif ( error == V_45 ) {\r\nF_53 ( 1 ) ;\r\ngoto V_78;\r\n}\r\nF_50 ( V_41 ) ;\r\nreturn error ;\r\n}\r\nT_6\r\nF_54 (\r\nT_7 * V_5 )\r\n{\r\nT_6 V_81 ;\r\nif ( ( V_5 -> V_22 . V_82 == V_83 ) &&\r\n( ( V_5 -> V_18 . V_84 & V_85 ) == 0 ) ) {\r\nV_81 = V_86 ;\r\n} else {\r\nV_81 = V_87 ;\r\n}\r\nF_30 ( V_5 , V_81 ) ;\r\nreturn V_81 ;\r\n}\r\nvoid\r\nF_55 (\r\nT_7 * V_5 ,\r\nunsigned int V_81 )\r\n{\r\nF_44 ( V_5 , V_81 ) ;\r\n}\r\nvoid\r\nF_30 (\r\nT_7 * V_5 ,\r\nT_6 V_43 )\r\n{\r\nASSERT ( ( V_43 & ( V_74 | V_73 ) ) !=\r\n( V_74 | V_73 ) ) ;\r\nASSERT ( ( V_43 & ( V_87 | V_86 ) ) !=\r\n( V_87 | V_86 ) ) ;\r\nASSERT ( ( V_43 & ~ ( V_88 | V_89 ) ) == 0 ) ;\r\nif ( V_43 & V_73 )\r\nF_56 ( & V_5 -> V_12 , F_57 ( V_43 ) ) ;\r\nelse if ( V_43 & V_74 )\r\nF_58 ( & V_5 -> V_12 , F_57 ( V_43 ) ) ;\r\nif ( V_43 & V_86 )\r\nF_56 ( & V_5 -> V_90 , F_59 ( V_43 ) ) ;\r\nelse if ( V_43 & V_87 )\r\nF_58 ( & V_5 -> V_90 , F_59 ( V_43 ) ) ;\r\nF_60 ( V_5 , V_43 , V_91 ) ;\r\n}\r\nint\r\nF_37 (\r\nT_7 * V_5 ,\r\nT_6 V_43 )\r\n{\r\nASSERT ( ( V_43 & ( V_74 | V_73 ) ) !=\r\n( V_74 | V_73 ) ) ;\r\nASSERT ( ( V_43 & ( V_87 | V_86 ) ) !=\r\n( V_87 | V_86 ) ) ;\r\nASSERT ( ( V_43 & ~ ( V_88 | V_89 ) ) == 0 ) ;\r\nif ( V_43 & V_73 ) {\r\nif ( ! F_61 ( & V_5 -> V_12 ) )\r\ngoto V_92;\r\n} else if ( V_43 & V_74 ) {\r\nif ( ! F_62 ( & V_5 -> V_12 ) )\r\ngoto V_92;\r\n}\r\nif ( V_43 & V_86 ) {\r\nif ( ! F_61 ( & V_5 -> V_90 ) )\r\ngoto V_93;\r\n} else if ( V_43 & V_87 ) {\r\nif ( ! F_62 ( & V_5 -> V_90 ) )\r\ngoto V_93;\r\n}\r\nF_63 ( V_5 , V_43 , V_91 ) ;\r\nreturn 1 ;\r\nV_93:\r\nif ( V_43 & V_73 )\r\nF_64 ( & V_5 -> V_12 ) ;\r\nelse if ( V_43 & V_74 )\r\nF_65 ( & V_5 -> V_12 ) ;\r\nV_92:\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_44 (\r\nT_7 * V_5 ,\r\nT_6 V_43 )\r\n{\r\nASSERT ( ( V_43 & ( V_74 | V_73 ) ) !=\r\n( V_74 | V_73 ) ) ;\r\nASSERT ( ( V_43 & ( V_87 | V_86 ) ) !=\r\n( V_87 | V_86 ) ) ;\r\nASSERT ( ( V_43 & ~ ( V_88 | V_89 ) ) == 0 ) ;\r\nASSERT ( V_43 != 0 ) ;\r\nif ( V_43 & V_73 )\r\nF_64 ( & V_5 -> V_12 ) ;\r\nelse if ( V_43 & V_74 )\r\nF_65 ( & V_5 -> V_12 ) ;\r\nif ( V_43 & V_86 )\r\nF_64 ( & V_5 -> V_90 ) ;\r\nelse if ( V_43 & V_87 )\r\nF_65 ( & V_5 -> V_90 ) ;\r\nF_66 ( V_5 , V_43 , V_91 ) ;\r\n}\r\nvoid\r\nF_67 (\r\nT_7 * V_5 ,\r\nT_6 V_43 )\r\n{\r\nASSERT ( V_43 & ( V_73 | V_86 ) ) ;\r\nASSERT ( ( V_43 & ~ ( V_73 | V_86 ) ) == 0 ) ;\r\nif ( V_43 & V_86 )\r\nF_68 ( & V_5 -> V_90 ) ;\r\nif ( V_43 & V_73 )\r\nF_68 ( & V_5 -> V_12 ) ;\r\nF_69 ( V_5 , V_43 , V_91 ) ;\r\n}\r\nint\r\nF_70 (\r\nT_7 * V_5 ,\r\nT_6 V_43 )\r\n{\r\nif ( V_43 & ( V_86 | V_87 ) ) {\r\nif ( ! ( V_43 & V_87 ) )\r\nreturn ! ! V_5 -> V_90 . V_94 ;\r\nreturn F_27 ( & V_5 -> V_90 . V_55 ) ;\r\n}\r\nif ( V_43 & ( V_73 | V_74 ) ) {\r\nif ( ! ( V_43 & V_74 ) )\r\nreturn ! ! V_5 -> V_12 . V_94 ;\r\nreturn F_27 ( & V_5 -> V_12 . V_55 ) ;\r\n}\r\nASSERT ( 0 ) ;\r\nreturn 0 ;\r\n}\r\nvoid\r\nF_71 (\r\nstruct V_1 * V_5 )\r\n{\r\nT_9 * V_95 = F_72 ( & V_5 -> V_20 , V_96 ) ;\r\nF_73 ( V_97 , & V_5 -> V_20 , V_96 ) ;\r\ndo {\r\nF_74 ( V_95 , & V_97 . V_97 , V_98 ) ;\r\nif ( F_8 ( V_5 ) )\r\nF_75 () ;\r\n} while ( ! F_76 ( V_5 ) );\r\nF_77 ( V_95 , & V_97 . V_97 ) ;\r\n}
