Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe network_tb 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package work.spiker_pkg
Compiling architecture behavior of entity work.cnt [cnt_default]
Compiling architecture behavior of entity work.cmp_eq [\cmp_eq(n=8)\]
Compiling architecture behavior of entity work.multi_cycle_dapapath [multi_cycle_dapapath_default]
Compiling architecture behavior of entity work.multi_cycle_cu [multi_cycle_cu_default]
Compiling architecture behavior of entity work.multi_cycle [multi_cycle_default]
Compiling architecture behavior of entity work.generic_or [\generic_or(n=40)\]
Compiling architecture behavior of entity work.generic_or [generic_or_default]
Compiling architecture behavior of entity work.reg_sync_rst [\reg_sync_rst(n=40)\]
Compiling architecture behavior of entity work.reg_sync_rst [reg_sync_rst_default]
Compiling architecture behavior of entity work.mux_64to1 [mux_64to1_default]
Compiling architecture behavior of entity work.mux_128to1 [mux_128to1_default]
Compiling architecture behavior of entity work.cnt [\cnt(n=6,rst_value=63)\]
Compiling architecture behavior of entity work.cnt [\cnt(n=7,rst_value=127)\]
Compiling architecture behavior of entity work.cmp_eq [\cmp_eq(n=6)\]
Compiling architecture behavior of entity work.cmp_eq [cmp_eq_default]
Compiling architecture behavior of entity work.multi_input_dp_40_exc_128_inh [multi_input_dp_40_exc_128_inh_de...]
Compiling architecture behavior of entity work.multi_input_cu [multi_input_cu_default]
Compiling architecture behavior of entity work.multi_input_40_exc_128_inh [multi_input_40_exc_128_inh_defau...]
Compiling architecture behavior of entity work.shifter [shifter_default]
Compiling architecture behavior of entity work.mux_4to1_signed [mux_4to1_signed_default]
Compiling architecture behavior of entity work.add_sub [add_sub_default]
Compiling architecture behavior of entity work.reg_signed_sync_rst [reg_signed_sync_rst_default]
Compiling architecture behavior of entity work.cmp_gt [cmp_gt_default]
Compiling architecture behavior of entity work.neuron_dp_subtractive [neuron_dp_subtractive_default]
Compiling architecture behavior of entity work.neuron_cu_subtractive [neuron_cu_subtractive_default]
Compiling architecture behavior of entity work.and_mask [\and_mask(n=6)\]
Compiling architecture behavior of entity work.neuron_subtractive [neuron_subtractive_default]
Compiling architecture behavior of entity work.rom_40x128_exclif1_ip [rom_40x128_exclif1_ip_default]
Compiling architecture behavior of entity work.rom_40x128_exclif1 [rom_40x128_exclif1_default]
Compiling architecture behavior of entity work.addr_converter [\addr_converter(n=6)\]
Compiling architecture behavior of entity work.rom_128x128_inhlif1_ip [rom_128x128_inhlif1_ip_default]
Compiling architecture behavior of entity work.rom_128x128_inhlif1 [rom_128x128_inhlif1_default]
Compiling architecture behavior of entity work.addr_converter [addr_converter_default]
Compiling architecture behavior of entity work.barrier_cu [barrier_cu_default]
Compiling architecture behavior of entity work.barrier [\barrier(n=128)\]
Compiling architecture behavior of entity work.layer_128_neurons_40_inputs [layer_128_neurons_40_inputs_defa...]
Compiling architecture behavior of entity work.generic_or [\generic_or(n=10)\]
Compiling architecture behavior of entity work.reg_sync_rst [\reg_sync_rst(n=10)\]
Compiling architecture behavior of entity work.mux_16to1 [mux_16to1_default]
Compiling architecture behavior of entity work.cnt [\cnt(n=4,rst_value=15)\]
Compiling architecture behavior of entity work.cmp_eq [\cmp_eq(n=4)\]
Compiling architecture behavior of entity work.multi_input_dp_128_exc_10_inh [multi_input_dp_128_exc_10_inh_de...]
Compiling architecture behavior of entity work.multi_input_128_exc_10_inh [multi_input_128_exc_10_inh_defau...]
Compiling architecture behavior of entity work.neuron_dp_none [neuron_dp_none_default]
Compiling architecture behavior of entity work.neuron_cu_none [neuron_cu_none_default]
Compiling architecture behavior of entity work.neuron_none [neuron_none_default]
Compiling architecture behavior of entity work.rom_128x10_exclif2_ip [rom_128x10_exclif2_ip_default]
Compiling architecture behavior of entity work.rom_128x10_exclif2 [rom_128x10_exclif2_default]
Compiling architecture behavior of entity work.rom_10x10_inhlif2_ip [rom_10x10_inhlif2_ip_default]
Compiling architecture behavior of entity work.rom_10x10_inhlif2 [rom_10x10_inhlif2_default]
Compiling architecture behavior of entity work.addr_converter [\addr_converter(n=4)\]
Compiling architecture behavior of entity work.barrier [barrier_default]
Compiling architecture behavior of entity work.layer_10_neurons_128_inputs [layer_10_neurons_128_inputs_defa...]
Compiling architecture behavior of entity work.network [network_default]
Compiling architecture behavior of entity work.network_tb
Built simulation snapshot work.network_tb
