#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  6 01:05:33 2020
# Process ID: 20540
# Current directory: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1
# Command line: vivado.exe -log bd_fpga_axis_dot_40_20_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_fpga_axis_dot_40_20_0_0.tcl
# Log file: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1/bd_fpga_axis_dot_40_20_0_0.vds
# Journal file: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_fpga_axis_dot_40_20_0_0.tcl -notrace
