

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_283_4'
================================================================
* Date:           Tue Sep 23 21:33:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.339 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_283_4  |    32768|    32768|         1|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      36|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      18|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      18|      63|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln283_fu_58_p2   |         +|   0|  0|  23|          16|           1|
    |icmp_ln283_fu_52_p2  |      icmp|   0|  0|  13|          16|          17|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  36|          32|          18|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|   16|         32|
    |i_fu_26               |   9|          2|   16|         32|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   33|         66|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_26      |  16|   0|   16|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  18|   0|   18|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_283_4|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_283_4|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_283_4|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_283_4|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_283_4|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_283_4|  return value|
|buf2_address0  |  out|   15|   ap_memory|                                              buf2|         array|
|buf2_ce0       |  out|    1|   ap_memory|                                              buf2|         array|
|buf2_we0       |  out|    1|   ap_memory|                                              buf2|         array|
|buf2_d0        |  out|   16|   ap_memory|                                              buf2|         array|
+---------------+-----+-----+------------+--------------------------------------------------+--------------+

