

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Fri Mar  1 09:43:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  5.253 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        2|  1073971194|  13.468 ns|  7.232 sec|    2|  1073971194|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190  |v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2  |        4|    32772|  26.936 ns|  0.221 ms|    4|  32772|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_2049_1  |        0|  1073971192|  8 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    122|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     450|    594|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     234|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     684|    825|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190  |v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2  |        0|   0|  450|  594|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|   0|  450|  594|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln2049_fu_273_p2       |         +|   0|  0|  20|          15|           1|
    |loopWidth_fu_245_p2        |         +|   0|  0|  23|          16|          16|
    |cmp36580_i_fu_255_p2       |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln2049_fu_268_p2      |      icmp|   0|  0|  23|          16|          16|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |select_ln2028_1_fu_332_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln2028_2_fu_338_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln2028_fu_326_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln2047_1_fu_238_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln2047_fu_231_p3    |    select|   0|  0|   3|           1|           1|
    |not_bPassThru_i_fu_250_p2  |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 122|          70|          63|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done                      |   9|          2|    1|          2|
    |height_val7_blk_n            |   9|          2|    1|          2|
    |height_val7_c19_blk_n        |   9|          2|    1|          2|
    |ovrlayYUV_read               |   9|          2|    1|          2|
    |stream_out_hresampled_write  |   9|          2|    1|          2|
    |width_val12_blk_n            |   9|          2|    1|          2|
    |width_val12_c22_blk_n        |   9|          2|    1|          2|
    |y_2_fu_72                    |   9|          2|   15|         30|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 109|         23|   23|         51|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |   6|   0|    6|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |cmp36580_i_reg_527                                                     |   1|   0|    1|          0|
    |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |inpix_0_0_0_0_0_load585_lcssa609_i_fu_76                               |   8|   0|    8|          0|
    |inpix_0_1_0_0_0_load587_lcssa612_i_fu_80                               |   8|   0|    8|          0|
    |inpix_0_2_0_0_0_load589_lcssa615_i_fu_84                               |   8|   0|    8|          0|
    |loopHeight_reg_507                                                     |  16|   0|   16|          0|
    |loopWidth_reg_517                                                      |  16|   0|   16|          0|
    |not_bPassThru_i_reg_522                                                |   1|   0|    1|          0|
    |p_0_0_0_0_0450591_lcssa618_i_fu_88                                     |   8|   0|    8|          0|
    |p_0_1_0_0_0593602_lcssa644_i_fu_116                                    |   8|   0|    8|          0|
    |p_0_1_0_0_0593_lcssa621_i_fu_92                                        |   8|   0|    8|          0|
    |p_0_2_0_0_0595605_lcssa647_i_fu_120                                    |   8|   0|    8|          0|
    |p_0_2_0_0_0595_lcssa624_i_fu_96                                        |   8|   0|    8|          0|
    |p_lcssa597632_i_fu_104                                                 |   8|   0|    8|          0|
    |p_lcssa599638_i_fu_108                                                 |   8|   0|    8|          0|
    |p_lcssa600641_i_fu_112                                                 |   8|   0|    8|          0|
    |p_lcssa627_i_fu_100                                                    |   8|   0|    8|          0|
    |pixbuf_y_1_fu_128                                                      |   8|   0|    8|          0|
    |pixbuf_y_1_load_reg_537                                                |   8|   0|    8|          0|
    |pixbuf_y_2_fu_132                                                      |   8|   0|    8|          0|
    |pixbuf_y_2_load_reg_542                                                |   8|   0|    8|          0|
    |pixbuf_y_3_fu_136                                                      |   8|   0|    8|          0|
    |pixbuf_y_3_load_reg_547                                                |   8|   0|    8|          0|
    |pixbuf_y_4_fu_140                                                      |   8|   0|    8|          0|
    |pixbuf_y_fu_124                                                        |   8|   0|    8|          0|
    |select_ln2047_reg_512                                                  |   1|   0|    2|          1|
    |width_val12_read_reg_501                                               |  16|   0|   16|          0|
    |y_2_fu_72                                                              |  15|   0|   15|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 234|   0|  235|          1|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|     v_hcresampler_core|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|     v_hcresampler_core|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|     v_hcresampler_core|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|     v_hcresampler_core|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|     v_hcresampler_core|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|     v_hcresampler_core|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|     v_hcresampler_core|  return value|
|ovrlayYUV_dout                        |   in|   24|     ap_fifo|              ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid              |   in|    5|     ap_fifo|              ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap                    |   in|    5|     ap_fifo|              ovrlayYUV|       pointer|
|ovrlayYUV_empty_n                     |   in|    1|     ap_fifo|              ovrlayYUV|       pointer|
|ovrlayYUV_read                        |  out|    1|     ap_fifo|              ovrlayYUV|       pointer|
|height_val7_dout                      |   in|   16|     ap_fifo|            height_val7|       pointer|
|height_val7_num_data_valid            |   in|    3|     ap_fifo|            height_val7|       pointer|
|height_val7_fifo_cap                  |   in|    3|     ap_fifo|            height_val7|       pointer|
|height_val7_empty_n                   |   in|    1|     ap_fifo|            height_val7|       pointer|
|height_val7_read                      |  out|    1|     ap_fifo|            height_val7|       pointer|
|width_val12_dout                      |   in|   16|     ap_fifo|            width_val12|       pointer|
|width_val12_num_data_valid            |   in|    3|     ap_fifo|            width_val12|       pointer|
|width_val12_fifo_cap                  |   in|    3|     ap_fifo|            width_val12|       pointer|
|width_val12_empty_n                   |   in|    1|     ap_fifo|            width_val12|       pointer|
|width_val12_read                      |  out|    1|     ap_fifo|            width_val12|       pointer|
|p_read                                |   in|    1|     ap_none|                 p_read|        scalar|
|stream_out_hresampled_din             |  out|   24|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    3|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    3|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_full_n          |   in|    1|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_write           |  out|    1|     ap_fifo|  stream_out_hresampled|       pointer|
|height_val7_c19_din                   |  out|   16|     ap_fifo|        height_val7_c19|       pointer|
|height_val7_c19_num_data_valid        |   in|    3|     ap_fifo|        height_val7_c19|       pointer|
|height_val7_c19_fifo_cap              |   in|    3|     ap_fifo|        height_val7_c19|       pointer|
|height_val7_c19_full_n                |   in|    1|     ap_fifo|        height_val7_c19|       pointer|
|height_val7_c19_write                 |  out|    1|     ap_fifo|        height_val7_c19|       pointer|
|width_val12_c22_din                   |  out|   16|     ap_fifo|        width_val12_c22|       pointer|
|width_val12_c22_num_data_valid        |   in|    3|     ap_fifo|        width_val12_c22|       pointer|
|width_val12_c22_fifo_cap              |   in|    3|     ap_fifo|        width_val12_c22|       pointer|
|width_val12_c22_full_n                |   in|    1|     ap_fifo|        width_val12_c22|       pointer|
|width_val12_c22_write                 |  out|    1|     ap_fifo|        width_val12_c22|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y_2 = alloca i32 1"   --->   Operation 7 'alloca' 'y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inpix_0_0_0_0_0_load585_lcssa609_i = alloca i32 1"   --->   Operation 8 'alloca' 'inpix_0_0_0_0_0_load585_lcssa609_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inpix_0_1_0_0_0_load587_lcssa612_i = alloca i32 1"   --->   Operation 9 'alloca' 'inpix_0_1_0_0_0_load587_lcssa612_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inpix_0_2_0_0_0_load589_lcssa615_i = alloca i32 1"   --->   Operation 10 'alloca' 'inpix_0_2_0_0_0_load589_lcssa615_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0450591_lcssa618_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0_0_0450591_lcssa618_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593_lcssa621_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_1_0_0_0593_lcssa621_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595_lcssa624_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_2_0_0_0595_lcssa624_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_lcssa627_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_lcssa627_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_lcssa597632_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_lcssa597632_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa599638_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa599638_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa600641_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa600641_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593602_lcssa644_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_1_0_0_0593602_lcssa644_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595605_lcssa647_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_2_0_0_0595605_lcssa647_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 20 'alloca' 'pixbuf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_1 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 21 'alloca' 'pixbuf_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_2 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 22 'alloca' 'pixbuf_y_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_3 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 23 'alloca' 'pixbuf_y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_4 = alloca i32 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 24 'alloca' 'pixbuf_y_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.45ns)   --->   "%p_read13 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 25 'read' 'p_read13' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593601_i_loc = alloca i64 1"   --->   Operation 26 'alloca' 'p_0_1_0_0_0593601_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595604_i_loc = alloca i64 1"   --->   Operation 27 'alloca' 'p_0_2_0_0_0595604_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%pixbuf_y_9_loc = alloca i64 1"   --->   Operation 28 'alloca' 'pixbuf_y_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.45ns)   --->   "%width_val12_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %width_val12"   --->   Operation 29 'read' 'width_val12_read' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (2.45ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %width_val12_c22, i16 %width_val12_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (2.45ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %height_val7"   --->   Operation 31 'read' 'loopHeight' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (2.45ns)   --->   "%write_ln2016 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %height_val7_c19, i16 %loopHeight" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2016->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 32 'write' 'write_ln2016' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %y_2"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.15>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width_val12_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height_val7_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.99ns)   --->   "%select_ln2047 = select i1 %p_read13, i2 0, i2 2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 40 'select' 'select_ln2047' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln2047_1 = select i1 %p_read13, i16 0, i16 2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 41 'select' 'select_ln2047_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.07ns) (out node of the LUT)   --->   "%loopWidth = add i16 %width_val12_read, i16 %select_ln2047_1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 42 'add' 'loopWidth' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.97ns)   --->   "%not_bPassThru_i = xor i1 %p_read13, i1 1"   --->   Operation 43 'xor' 'not_bPassThru_i' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.07ns)   --->   "%cmp36580_i = icmp_sgt  i16 %loopWidth, i16 0" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 44 'icmp' 'cmp36580_i' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln2049 = br void %VITIS_LOOP_2052_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 45 'br' 'br_ln2049' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%y_2_load = load i15 %y_2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 46 'load' 'y_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln2049 = zext i15 %y_2_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 47 'zext' 'zext_ln2049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.07ns)   --->   "%icmp_ln2049 = icmp_slt  i16 %zext_ln2049, i16 %loopHeight" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 48 'icmp' 'icmp_ln2049' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.94ns)   --->   "%add_ln2049 = add i15 %y_2_load, i15 1" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 50 'add' 'add_ln2049' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln2049 = br i1 %icmp_ln2049, void %v_hcresampler_core.exit, void %VITIS_LOOP_2052_2.split.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 51 'br' 'br_ln2049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%pixbuf_y_1_load = load i8 %pixbuf_y_1"   --->   Operation 52 'load' 'pixbuf_y_1_load' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%pixbuf_y_2_load = load i8 %pixbuf_y_2"   --->   Operation 53 'load' 'pixbuf_y_2_load' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%pixbuf_y_3_load = load i8 %pixbuf_y_3"   --->   Operation 54 'load' 'pixbuf_y_3_load' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty' <Predicate = (icmp_ln2049)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln2049 = store i15 %add_ln2049, i15 %y_2" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 56 'store' 'store_ln2049' <Predicate = (icmp_ln2049)> <Delay = 1.58>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 57 'ret' 'ret_ln378' <Predicate = (!icmp_ln2049)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.66>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0450591_lcssa618_i_load = load i8 %p_0_0_0_0_0450591_lcssa618_i"   --->   Operation 58 'load' 'p_0_0_0_0_0450591_lcssa618_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593_lcssa621_i_load = load i8 %p_0_1_0_0_0593_lcssa621_i"   --->   Operation 59 'load' 'p_0_1_0_0_0593_lcssa621_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595_lcssa624_i_load = load i8 %p_0_2_0_0_0595_lcssa624_i"   --->   Operation 60 'load' 'p_0_2_0_0_0595_lcssa624_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593602_lcssa644_i_load = load i8 %p_0_1_0_0_0593602_lcssa644_i"   --->   Operation 61 'load' 'p_0_1_0_0_0593602_lcssa644_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595605_lcssa647_i_load = load i8 %p_0_2_0_0_0595605_lcssa647_i"   --->   Operation 62 'load' 'p_0_2_0_0_0595605_lcssa647_i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%pixbuf_y_4_load = load i8 %pixbuf_y_4"   --->   Operation 63 'load' 'pixbuf_y_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.66ns)   --->   "%call_ln2047 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_1_load, i8 %p_0_2_0_0_0595605_lcssa647_i_load, i8 %p_0_1_0_0_0593602_lcssa644_i_load, i8 %p_0_2_0_0_0595_lcssa624_i_load, i8 %p_0_1_0_0_0593_lcssa621_i_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load, i16 %loopWidth, i1 %p_read13, i24 %stream_out_hresampled, i1 %not_bPassThru_i, i2 %select_ln2047, i16 %width_val12_read, i24 %ovrlayYUV, i8 %pixbuf_y_9_loc, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y, i8 %p_0_2_0_0_0595604_i_loc, i8 %p_0_1_0_0_0593601_i_loc, i8 %p_lcssa600641_i, i8 %p_lcssa599638_i, i8 %p_lcssa597632_i, i8 %p_lcssa627_i, i8 %inpix_0_2_0_0_0_load589_lcssa615_i, i8 %inpix_0_1_0_0_0_load587_lcssa612_i, i8 %inpix_0_0_0_0_0_load585_lcssa609_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 64 'call' 'call_ln2047' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln2047 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2, i8 %pixbuf_y_4_load, i8 %pixbuf_y_3_load, i8 %pixbuf_y_2_load, i8 %pixbuf_y_1_load, i8 %p_0_2_0_0_0595605_lcssa647_i_load, i8 %p_0_1_0_0_0593602_lcssa644_i_load, i8 %p_0_2_0_0_0595_lcssa624_i_load, i8 %p_0_1_0_0_0593_lcssa621_i_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load, i16 %loopWidth, i1 %p_read13, i24 %stream_out_hresampled, i1 %not_bPassThru_i, i2 %select_ln2047, i16 %width_val12_read, i24 %ovrlayYUV, i8 %pixbuf_y_9_loc, i8 %pixbuf_y_3, i8 %pixbuf_y_2, i8 %pixbuf_y_1, i8 %pixbuf_y, i8 %p_0_2_0_0_0595604_i_loc, i8 %p_0_1_0_0_0593601_i_loc, i8 %p_lcssa600641_i, i8 %p_lcssa599638_i, i8 %p_lcssa597632_i, i8 %p_lcssa627_i, i8 %inpix_0_2_0_0_0_load589_lcssa615_i, i8 %inpix_0_1_0_0_0_load587_lcssa612_i, i8 %inpix_0_0_0_0_0_load585_lcssa609_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2047->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 65 'call' 'call_ln2047' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.24>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln2049 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 66 'specloopname' 'specloopname_ln2049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%pixbuf_y_9_loc_load = load i8 %pixbuf_y_9_loc"   --->   Operation 67 'load' 'pixbuf_y_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0595604_i_loc_load = load i8 %p_0_2_0_0_0595604_i_loc"   --->   Operation 68 'load' 'p_0_2_0_0_0595604_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0593601_i_loc_load = load i8 %p_0_1_0_0_0593601_i_loc"   --->   Operation 69 'load' 'p_0_1_0_0_0593601_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.24ns)   --->   "%select_ln2028 = select i1 %cmp36580_i, i8 %p_0_2_0_0_0595604_i_loc_load, i8 %p_0_2_0_0_0595_lcssa624_i_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 70 'select' 'select_ln2028' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.24ns)   --->   "%select_ln2028_1 = select i1 %cmp36580_i, i8 %p_0_1_0_0_0593601_i_loc_load, i8 %p_0_1_0_0_0593_lcssa621_i_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 71 'select' 'select_ln2028_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.24ns)   --->   "%select_ln2028_2 = select i1 %cmp36580_i, i8 %pixbuf_y_9_loc_load, i8 %p_0_0_0_0_0450591_lcssa618_i_load" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 72 'select' 'select_ln2028_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %pixbuf_y_9_loc_load, i8 %pixbuf_y_4" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 73 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_2_0_0_0595604_i_loc_load, i8 %p_0_2_0_0_0595605_lcssa647_i"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_1_0_0_0593601_i_loc_load, i8 %p_0_1_0_0_0593602_lcssa644_i"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %select_ln2028, i8 %p_0_2_0_0_0595_lcssa624_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 76 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %select_ln2028_1, i8 %p_0_1_0_0_0593_lcssa621_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 77 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln2028 = store i8 %select_ln2028_2, i8 %p_0_0_0_0_0450591_lcssa618_i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2028->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 78 'store' 'store_ln2028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln2049 = br void %VITIS_LOOP_2052_2.i" [C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:2049->C:/va/z702/hdmi/hdmi.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:378]   --->   Operation 79 'br' 'br_ln2049' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_val7_c19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width_val12_c22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_2                                (alloca           ) [ 0111111]
inpix_0_0_0_0_0_load585_lcssa609_i (alloca           ) [ 0011111]
inpix_0_1_0_0_0_load587_lcssa612_i (alloca           ) [ 0011111]
inpix_0_2_0_0_0_load589_lcssa615_i (alloca           ) [ 0011111]
p_0_0_0_0_0450591_lcssa618_i       (alloca           ) [ 0011111]
p_0_1_0_0_0593_lcssa621_i          (alloca           ) [ 0011111]
p_0_2_0_0_0595_lcssa624_i          (alloca           ) [ 0011111]
p_lcssa627_i                       (alloca           ) [ 0011111]
p_lcssa597632_i                    (alloca           ) [ 0011111]
p_lcssa599638_i                    (alloca           ) [ 0011111]
p_lcssa600641_i                    (alloca           ) [ 0011111]
p_0_1_0_0_0593602_lcssa644_i       (alloca           ) [ 0011111]
p_0_2_0_0_0595605_lcssa647_i       (alloca           ) [ 0011111]
pixbuf_y                           (alloca           ) [ 0011111]
pixbuf_y_1                         (alloca           ) [ 0011111]
pixbuf_y_2                         (alloca           ) [ 0011111]
pixbuf_y_3                         (alloca           ) [ 0011111]
pixbuf_y_4                         (alloca           ) [ 0011111]
p_read13                           (read             ) [ 0011111]
p_0_1_0_0_0593601_i_loc            (alloca           ) [ 0011111]
p_0_2_0_0_0595604_i_loc            (alloca           ) [ 0011111]
pixbuf_y_9_loc                     (alloca           ) [ 0011111]
width_val12_read                   (read             ) [ 0011111]
write_ln0                          (write            ) [ 0000000]
loopHeight                         (read             ) [ 0011111]
write_ln2016                       (write            ) [ 0000000]
store_ln0                          (store            ) [ 0000000]
specinterface_ln0                  (specinterface    ) [ 0000000]
specinterface_ln0                  (specinterface    ) [ 0000000]
specinterface_ln0                  (specinterface    ) [ 0000000]
specinterface_ln0                  (specinterface    ) [ 0000000]
specinterface_ln0                  (specinterface    ) [ 0000000]
specinterface_ln0                  (specinterface    ) [ 0000000]
select_ln2047                      (select           ) [ 0001111]
select_ln2047_1                    (select           ) [ 0000000]
loopWidth                          (add              ) [ 0001111]
not_bPassThru_i                    (xor              ) [ 0001111]
cmp36580_i                         (icmp             ) [ 0001111]
br_ln2049                          (br               ) [ 0000000]
y_2_load                           (load             ) [ 0000000]
zext_ln2049                        (zext             ) [ 0000000]
icmp_ln2049                        (icmp             ) [ 0001111]
speclooptripcount_ln0              (speclooptripcount) [ 0000000]
add_ln2049                         (add              ) [ 0000000]
br_ln2049                          (br               ) [ 0000000]
pixbuf_y_1_load                    (load             ) [ 0000110]
pixbuf_y_2_load                    (load             ) [ 0000110]
pixbuf_y_3_load                    (load             ) [ 0000110]
empty                              (wait             ) [ 0000000]
store_ln2049                       (store            ) [ 0000000]
ret_ln378                          (ret              ) [ 0000000]
p_0_0_0_0_0450591_lcssa618_i_load  (load             ) [ 0000011]
p_0_1_0_0_0593_lcssa621_i_load     (load             ) [ 0000011]
p_0_2_0_0_0595_lcssa624_i_load     (load             ) [ 0000011]
p_0_1_0_0_0593602_lcssa644_i_load  (load             ) [ 0000010]
p_0_2_0_0_0595605_lcssa647_i_load  (load             ) [ 0000010]
pixbuf_y_4_load                    (load             ) [ 0000010]
call_ln2047                        (call             ) [ 0000000]
specloopname_ln2049                (specloopname     ) [ 0000000]
pixbuf_y_9_loc_load                (load             ) [ 0000000]
p_0_2_0_0_0595604_i_loc_load       (load             ) [ 0000000]
p_0_1_0_0_0593601_i_loc_load       (load             ) [ 0000000]
select_ln2028                      (select           ) [ 0000000]
select_ln2028_1                    (select           ) [ 0000000]
select_ln2028_2                    (select           ) [ 0000000]
store_ln2028                       (store            ) [ 0000000]
store_ln0                          (store            ) [ 0000000]
store_ln0                          (store            ) [ 0000000]
store_ln2028                       (store            ) [ 0000000]
store_ln2028                       (store            ) [ 0000000]
store_ln2028                       (store            ) [ 0000000]
br_ln2049                          (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height_val7">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val7"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width_val12">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val12"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height_val7_c19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_val7_c19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="width_val12_c22">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_val12_c22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="y_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="inpix_0_0_0_0_0_load585_lcssa609_i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inpix_0_0_0_0_0_load585_lcssa609_i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="inpix_0_1_0_0_0_load587_lcssa612_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inpix_0_1_0_0_0_load587_lcssa612_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="inpix_0_2_0_0_0_load589_lcssa615_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inpix_0_2_0_0_0_load589_lcssa615_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_0_0_0_0_0450591_lcssa618_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0450591_lcssa618_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_0_1_0_0_0593_lcssa621_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0593_lcssa621_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_0_2_0_0_0595_lcssa624_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0595_lcssa624_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_lcssa627_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa627_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_lcssa597632_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa597632_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_lcssa599638_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa599638_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_lcssa600641_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa600641_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_0_1_0_0_0593602_lcssa644_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0593602_lcssa644_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_0_2_0_0_0595605_lcssa647_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0595605_lcssa647_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="pixbuf_y_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pixbuf_y_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pixbuf_y_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pixbuf_y_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pixbuf_y_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_4/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_0_1_0_0_0593601_i_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0593601_i_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_0_2_0_0_0595604_i_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0595604_i_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="pixbuf_y_9_loc_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_9_loc/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read13_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="width_val12_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_val12_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln0_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="loopHeight_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln2016_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2016/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="2"/>
<pin id="194" dir="0" index="3" bw="8" slack="2"/>
<pin id="195" dir="0" index="4" bw="8" slack="2"/>
<pin id="196" dir="0" index="5" bw="8" slack="0"/>
<pin id="197" dir="0" index="6" bw="8" slack="0"/>
<pin id="198" dir="0" index="7" bw="8" slack="0"/>
<pin id="199" dir="0" index="8" bw="8" slack="0"/>
<pin id="200" dir="0" index="9" bw="8" slack="0"/>
<pin id="201" dir="0" index="10" bw="16" slack="2"/>
<pin id="202" dir="0" index="11" bw="1" slack="3"/>
<pin id="203" dir="0" index="12" bw="24" slack="0"/>
<pin id="204" dir="0" index="13" bw="1" slack="2"/>
<pin id="205" dir="0" index="14" bw="2" slack="2"/>
<pin id="206" dir="0" index="15" bw="16" slack="3"/>
<pin id="207" dir="0" index="16" bw="24" slack="0"/>
<pin id="208" dir="0" index="17" bw="8" slack="3"/>
<pin id="209" dir="0" index="18" bw="8" slack="3"/>
<pin id="210" dir="0" index="19" bw="8" slack="3"/>
<pin id="211" dir="0" index="20" bw="8" slack="3"/>
<pin id="212" dir="0" index="21" bw="8" slack="3"/>
<pin id="213" dir="0" index="22" bw="8" slack="3"/>
<pin id="214" dir="0" index="23" bw="8" slack="3"/>
<pin id="215" dir="0" index="24" bw="8" slack="3"/>
<pin id="216" dir="0" index="25" bw="8" slack="3"/>
<pin id="217" dir="0" index="26" bw="8" slack="3"/>
<pin id="218" dir="0" index="27" bw="8" slack="3"/>
<pin id="219" dir="0" index="28" bw="8" slack="3"/>
<pin id="220" dir="0" index="29" bw="8" slack="3"/>
<pin id="221" dir="0" index="30" bw="8" slack="3"/>
<pin id="222" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln2047/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="15" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln2047_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="0" index="2" bw="2" slack="0"/>
<pin id="235" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2047/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln2047_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="0" index="2" bw="16" slack="0"/>
<pin id="242" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2047_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="loopWidth_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="not_bPassThru_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_bPassThru_i/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="cmp36580_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36580_i/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="y_2_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="15" slack="2"/>
<pin id="263" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2_load/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln2049_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="15" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2049/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln2049_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="16" slack="2"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2049/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln2049_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="15" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2049/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="pixbuf_y_1_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="2"/>
<pin id="281" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_1_load/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="pixbuf_y_2_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2"/>
<pin id="284" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_2_load/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="pixbuf_y_3_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="2"/>
<pin id="287" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_3_load/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln2049_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="0"/>
<pin id="290" dir="0" index="1" bw="15" slack="2"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2049/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_0_0_0_0_0450591_lcssa618_i_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="3"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0450591_lcssa618_i_load/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_0_1_0_0_0593_lcssa621_i_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="3"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0593_lcssa621_i_load/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_0_2_0_0_0595_lcssa624_i_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="3"/>
<pin id="303" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0595_lcssa624_i_load/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_0_1_0_0_0593602_lcssa644_i_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="3"/>
<pin id="307" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0593602_lcssa644_i_load/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="p_0_2_0_0_0595605_lcssa647_i_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="3"/>
<pin id="311" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0595605_lcssa647_i_load/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="pixbuf_y_4_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="3"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_4_load/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="pixbuf_y_9_loc_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="5"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_9_loc_load/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_0_2_0_0_0595604_i_loc_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="5"/>
<pin id="322" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_0595604_i_loc_load/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_0_1_0_0_0593601_i_loc_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="5"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_0593601_i_loc_load/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln2028_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="4"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2028/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln2028_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="4"/>
<pin id="334" dir="0" index="1" bw="8" slack="0"/>
<pin id="335" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2028_1/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln2028_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="4"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln2028_2/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln2028_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="5"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln0_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="5"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln0_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="8" slack="5"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln2028_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="5"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln2028_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="5"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln2028_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="8" slack="5"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2028/6 "/>
</bind>
</comp>

<comp id="374" class="1005" name="y_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="15" slack="0"/>
<pin id="376" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="inpix_0_0_0_0_0_load585_lcssa609_i_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="3"/>
<pin id="383" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inpix_0_0_0_0_0_load585_lcssa609_i "/>
</bind>
</comp>

<comp id="386" class="1005" name="inpix_0_1_0_0_0_load587_lcssa612_i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="3"/>
<pin id="388" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inpix_0_1_0_0_0_load587_lcssa612_i "/>
</bind>
</comp>

<comp id="391" class="1005" name="inpix_0_2_0_0_0_load589_lcssa615_i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="3"/>
<pin id="393" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="inpix_0_2_0_0_0_load589_lcssa615_i "/>
</bind>
</comp>

<comp id="396" class="1005" name="p_0_0_0_0_0450591_lcssa618_i_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="3"/>
<pin id="398" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0450591_lcssa618_i "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_0_1_0_0_0593_lcssa621_i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="3"/>
<pin id="404" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0593_lcssa621_i "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_0_2_0_0_0595_lcssa624_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="3"/>
<pin id="410" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0595_lcssa624_i "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_lcssa627_i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="3"/>
<pin id="416" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa627_i "/>
</bind>
</comp>

<comp id="419" class="1005" name="p_lcssa597632_i_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="3"/>
<pin id="421" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa597632_i "/>
</bind>
</comp>

<comp id="424" class="1005" name="p_lcssa599638_i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="3"/>
<pin id="426" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa599638_i "/>
</bind>
</comp>

<comp id="429" class="1005" name="p_lcssa600641_i_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="3"/>
<pin id="431" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_lcssa600641_i "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_0_1_0_0_0593602_lcssa644_i_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="3"/>
<pin id="436" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0593602_lcssa644_i "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_0_2_0_0_0595605_lcssa647_i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="3"/>
<pin id="442" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0595605_lcssa647_i "/>
</bind>
</comp>

<comp id="446" class="1005" name="pixbuf_y_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="3"/>
<pin id="448" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y "/>
</bind>
</comp>

<comp id="451" class="1005" name="pixbuf_y_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="2"/>
<pin id="453" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="pixbuf_y_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2"/>
<pin id="459" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="pixbuf_y_3_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="2"/>
<pin id="465" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="pixbuf_y_4_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="3"/>
<pin id="471" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_read13_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read13 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_0_1_0_0_0593601_i_loc_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="3"/>
<pin id="485" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0593601_i_loc "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_0_2_0_0_0595604_i_loc_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="3"/>
<pin id="491" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0595604_i_loc "/>
</bind>
</comp>

<comp id="495" class="1005" name="pixbuf_y_9_loc_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="3"/>
<pin id="497" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_9_loc "/>
</bind>
</comp>

<comp id="501" class="1005" name="width_val12_read_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="1"/>
<pin id="503" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_val12_read "/>
</bind>
</comp>

<comp id="507" class="1005" name="loopHeight_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="2"/>
<pin id="509" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="512" class="1005" name="select_ln2047_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="2"/>
<pin id="514" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln2047 "/>
</bind>
</comp>

<comp id="517" class="1005" name="loopWidth_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="2"/>
<pin id="519" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="522" class="1005" name="not_bPassThru_i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="2"/>
<pin id="524" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_bPassThru_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="cmp36580_i_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="4"/>
<pin id="529" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp36580_i "/>
</bind>
</comp>

<comp id="537" class="1005" name="pixbuf_y_1_load_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="2"/>
<pin id="539" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_1_load "/>
</bind>
</comp>

<comp id="542" class="1005" name="pixbuf_y_2_load_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="2"/>
<pin id="544" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_2_load "/>
</bind>
</comp>

<comp id="547" class="1005" name="pixbuf_y_3_load_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="2"/>
<pin id="549" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_3_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="162" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="176" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="190" pin=12"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="190" pin=16"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="52" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="245" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="261" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="292"><net_src comp="273" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="190" pin=9"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="190" pin=8"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="190" pin=7"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="190" pin=6"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="190" pin=5"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="323" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="317" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="317" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="320" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="323" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="326" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="332" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="338" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="72" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="384"><net_src comp="76" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="190" pin=30"/></net>

<net id="389"><net_src comp="80" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="190" pin=29"/></net>

<net id="394"><net_src comp="84" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="190" pin=28"/></net>

<net id="399"><net_src comp="88" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="405"><net_src comp="92" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="411"><net_src comp="96" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="417"><net_src comp="100" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="190" pin=27"/></net>

<net id="422"><net_src comp="104" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="190" pin=26"/></net>

<net id="427"><net_src comp="108" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="190" pin=25"/></net>

<net id="432"><net_src comp="112" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="190" pin=24"/></net>

<net id="437"><net_src comp="116" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="443"><net_src comp="120" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="449"><net_src comp="124" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="190" pin=21"/></net>

<net id="454"><net_src comp="128" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="190" pin=20"/></net>

<net id="460"><net_src comp="132" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="190" pin=19"/></net>

<net id="466"><net_src comp="136" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="190" pin=18"/></net>

<net id="472"><net_src comp="140" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="478"><net_src comp="156" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="190" pin=11"/></net>

<net id="486"><net_src comp="144" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="190" pin=23"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="492"><net_src comp="148" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="190" pin=22"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="498"><net_src comp="152" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="190" pin=17"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="504"><net_src comp="162" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="190" pin=15"/></net>

<net id="510"><net_src comp="176" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="515"><net_src comp="231" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="190" pin=14"/></net>

<net id="520"><net_src comp="245" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="190" pin=10"/></net>

<net id="525"><net_src comp="250" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="190" pin=13"/></net>

<net id="530"><net_src comp="255" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="540"><net_src comp="279" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="190" pin=4"/></net>

<net id="545"><net_src comp="282" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="550"><net_src comp="285" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="190" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_hresampled | {4 5 }
	Port: height_val7_c19 | {1 }
	Port: width_val12_c22 | {1 }
 - Input state : 
	Port: v_hcresampler_core : ovrlayYUV | {4 5 }
	Port: v_hcresampler_core : height_val7 | {1 }
	Port: v_hcresampler_core : width_val12 | {1 }
	Port: v_hcresampler_core : p_read | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		loopWidth : 1
		cmp36580_i : 2
	State 3
		zext_ln2049 : 1
		icmp_ln2049 : 2
		add_ln2049 : 1
		br_ln2049 : 3
		store_ln2049 : 2
	State 4
		call_ln2047 : 1
	State 5
	State 6
		select_ln2028 : 1
		select_ln2028_1 : 1
		select_ln2028_2 : 1
		store_ln2028 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln2028 : 2
		store_ln2028 : 2
		store_ln2028 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                     |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|
|   call   | grp_v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2_fu_190 |   225   |   276   |
|----------|----------------------------------------------------------|---------|---------|
|   icmp   |                     cmp36580_i_fu_255                    |    0    |    23   |
|          |                    icmp_ln2049_fu_268                    |    0    |    23   |
|----------|----------------------------------------------------------|---------|---------|
|    add   |                     loopWidth_fu_245                     |    0    |    23   |
|          |                     add_ln2049_fu_273                    |    0    |    20   |
|----------|----------------------------------------------------------|---------|---------|
|          |                   select_ln2047_fu_231                   |    0    |    2    |
|          |                  select_ln2047_1_fu_238                  |    0    |    16   |
|  select  |                   select_ln2028_fu_326                   |    0    |    8    |
|          |                  select_ln2028_1_fu_332                  |    0    |    8    |
|          |                  select_ln2028_2_fu_338                  |    0    |    8    |
|----------|----------------------------------------------------------|---------|---------|
|    xor   |                  not_bPassThru_i_fu_250                  |    0    |    2    |
|----------|----------------------------------------------------------|---------|---------|
|          |                   p_read13_read_fu_156                   |    0    |    0    |
|   read   |               width_val12_read_read_fu_162               |    0    |    0    |
|          |                  loopHeight_read_fu_176                  |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   write  |                  write_ln0_write_fu_168                  |    0    |    0    |
|          |                 write_ln2016_write_fu_182                |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   zext   |                    zext_ln2049_fu_264                    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   Total  |                                                          |   225   |   409   |
|----------|----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------+--------+
|                                          |   FF   |
+------------------------------------------+--------+
|            cmp36580_i_reg_527            |    1   |
|inpix_0_0_0_0_0_load585_lcssa609_i_reg_381|    8   |
|inpix_0_1_0_0_0_load587_lcssa612_i_reg_386|    8   |
|inpix_0_2_0_0_0_load589_lcssa615_i_reg_391|    8   |
|            loopHeight_reg_507            |   16   |
|             loopWidth_reg_517            |   16   |
|          not_bPassThru_i_reg_522         |    1   |
|   p_0_0_0_0_0450591_lcssa618_i_reg_396   |    8   |
|      p_0_1_0_0_0593601_i_loc_reg_483     |    8   |
|   p_0_1_0_0_0593602_lcssa644_i_reg_434   |    8   |
|     p_0_1_0_0_0593_lcssa621_i_reg_402    |    8   |
|      p_0_2_0_0_0595604_i_loc_reg_489     |    8   |
|   p_0_2_0_0_0595605_lcssa647_i_reg_440   |    8   |
|     p_0_2_0_0_0595_lcssa624_i_reg_408    |    8   |
|          p_lcssa597632_i_reg_419         |    8   |
|          p_lcssa599638_i_reg_424         |    8   |
|          p_lcssa600641_i_reg_429         |    8   |
|           p_lcssa627_i_reg_414           |    8   |
|             p_read13_reg_475             |    1   |
|          pixbuf_y_1_load_reg_537         |    8   |
|            pixbuf_y_1_reg_451            |    8   |
|          pixbuf_y_2_load_reg_542         |    8   |
|            pixbuf_y_2_reg_457            |    8   |
|          pixbuf_y_3_load_reg_547         |    8   |
|            pixbuf_y_3_reg_463            |    8   |
|            pixbuf_y_4_reg_469            |    8   |
|          pixbuf_y_9_loc_reg_495          |    8   |
|             pixbuf_y_reg_446             |    8   |
|           select_ln2047_reg_512          |    2   |
|         width_val12_read_reg_501         |   16   |
|                y_2_reg_374               |   15   |
+------------------------------------------+--------+
|                   Total                  |   252  |
+------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   225  |   409  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   252  |    -   |
+-----------+--------+--------+
|   Total   |   477  |   409  |
+-----------+--------+--------+
