Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,48,100,149)            | (X1,Y2): (49,92,100,149)           
| (X0,Y1): (0,48,50,99)              | (X1,Y1): (49,92,50,99)             
| (X0,Y0): (0,48,0,49)               | (X1,Y0): (49,92,0,49)              
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 700      | 300      | 10      | 20      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 700      | 300      | 10      | 20      
| (X0,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 600      | 10      | 20      
| (X1,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 1300     | 400      | 20      | 20      
| (X1,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1300     | 400      | 20      | 20      
| (X1,Y2)               | 0           | 0           | 0        | 0         | 12       | 0         | 1175     | 375      | 15      | 20      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                 | Source Pin     | Source-Buffer Net                               | Buffer Input Pin     | Buffer  Name                                             | Buffer Output Pin     | Buffer-Load Net                        | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0        | I_ips_ddr_top/u_ddrphy_top/gpll_clkout0         | CLK                  | I_ips_ddr_top/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | CLKOUT                | core_clk                               |  ---                            |  ---            |  ---                     | (92,92,7,7)                  | 3624            | 1                   
| free_clk_ibuf/opit_1                                         | DI_TO_CLK      | nt_free_clk                                     | CLK                  | free_clk_ibufg/gopclkbufg                                | CLKOUT                | free_clk_g                             |  ---                            |  ---            |  ---                     | (40,40,75,75)                | 588             | 0                   
| I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0        | I_ips_ddr_top/u_ddrphy_top/rst_gpll_clkout0     | CLK                  | I_ips_ddr_top/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | CLKOUT                | I_ips_ddr_top/u_ddrphy_top/rst_clk     |  ---                            |  ---            |  ---                     | (88,92,9,59)                 | 163             | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                  | Source Pin     | Source-Load Net                                 | Clock Region Of Source Site     | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0        | I_ips_ddr_top/u_ddrphy_top/gpll_clkout0         | (X1,Y0)                         | GPLL_295_157      | 1                      | 0                          
| free_clk_ibuf/opit_1                                         | DI_TO_CLK      | nt_free_clk                                     | (X1,Y0)                         | IOLHR_292_162     | 2                      | 2                          
| I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0        | I_ips_ddr_top/u_ddrphy_top/rst_gpll_clkout0     |  ---                            |  ---              | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                          | Source Pin     | Source-Buffer Net                         | Buffer Input Pin     | Buffer  Name                                                                    | Buffer Output Pin     | Buffer-Load Net                                                | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | I_ips_ddr_top/u_ddrphy_top/pll_refclk     | CLKIN                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  ---                            |  ---            |  ---                     | (92,92,3,3)                  | 1               | 0                   
| I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | I_ips_ddr_top/u_ddrphy_top/pll_refclk     | CLKIN                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  ---                            |  ---            |  ---                     | (92,92,53,53)                | 1               | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                           | Source Pin     | Source-Load Net                           | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | I_ips_ddr_top/u_ddrphy_top/pll_refclk     |  ---                            |  ---            | 2                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                 | Source  Pin     | Source-Buffer Net                               | Buffer Input Pin     | Buffer  Name                                             | Buffer Output Pin     | Buffer-Load Net                        | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0         | I_ips_ddr_top/u_ddrphy_top/rst_gpll_clkout0     | CLK                  | I_ips_ddr_top/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | CLKOUT                | I_ips_ddr_top/u_ddrphy_top/rst_clk     | USCM_167_276     |  ---                     | (21,92,9,63)                 | 161             | 0                   
| I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0         | I_ips_ddr_top/u_ddrphy_top/gpll_clkout0         | CLK                  | I_ips_ddr_top/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | CLKOUT                | core_clk                               | USCM_167_270     |  ---                     | (0,92,7,76)                  | 3614            | 1                   
| free_clk_ibuf/opit_1                                         | DI_TO_CLK       | nt_free_clk                                     | CLK                  | free_clk_ibufg/gopclkbufg                                | CLKOUT                | free_clk_g                             | USCM_167_273     |  ---                     | (20,73,46,75)                | 588             | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                  | Source  Pin     | Source-Load Net                                 | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst     | CLKOUT0         | I_ips_ddr_top/u_ddrphy_top/rst_gpll_clkout0     | GPLL_7_157        | 1                      | 0                          
| I_ips_ddr_top/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst      | CLKOUT0         | I_ips_ddr_top/u_ddrphy_top/gpll_clkout0         | GPLL_295_157      | 1                      | 0                          
| free_clk_ibuf/opit_1                                         | DI_TO_CLK       | nt_free_clk                                     | IOLHR_292_162     | 2                      | 2                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Buffer:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                          | Source  Pin     | Source-Buffer Net                         | Buffer Input Pin     | Buffer  Name                                                                    | Buffer Output Pin     | Buffer-Load Net                                                | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | I_ips_ddr_top/u_ddrphy_top/pll_refclk     | CLKIN                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | RCKB_291_150     |  ---                     | (92,92,3,3)                  | 1               | 0                   
| I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | I_ips_ddr_top/u_ddrphy_top/pll_refclk     | CLKIN                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | I_ips_ddr_top/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | RCKB_291_456     |  ---                     | (92,92,53,53)                | 1               | 0                   
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                           | Source  Pin     | Source-Load Net                           | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I_ips_ddr_top/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | I_ips_ddr_top/u_ddrphy_top/pll_refclk     | MRCKB_289_150     | 2                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

