Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Feb 28 22:59:35 2022
| Host         : DESKTOP-BGR9DV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  369         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (369)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2118)
5. checking no_input_delay (19)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (369)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: SPI/sck_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SPIClockGen/SCLK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 328 register/latch pins with no clock driven by root clock pin: clkDIv/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2118)
---------------------------------------------------
 There are 2118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.326        0.000                      0                  169        0.263        0.000                      0                  169        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.326        0.000                      0                  169        0.263        0.000                      0                  169        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.087ns (40.801%)  route 3.028ns (59.199%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.896    10.190    SSG_DISP/CathMod/clear
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    14.516    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.087ns (40.801%)  route 3.028ns (59.199%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.896    10.190    SSG_DISP/CathMod/clear
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    14.516    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.087ns (40.801%)  route 3.028ns (59.199%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.896    10.190    SSG_DISP/CathMod/clear
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    14.516    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 2.087ns (40.801%)  route 3.028ns (59.199%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.896    10.190    SSG_DISP/CathMod/clear
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.438    14.779    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.296    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X54Y22         FDRE (Setup_fdre_C_R)       -0.524    14.516    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.087ns (41.195%)  route 2.979ns (58.805%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.847    10.141    SSG_DISP/CathMod/clear
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    14.493    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.087ns (41.195%)  route 2.979ns (58.805%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.847    10.141    SSG_DISP/CathMod/clear
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    14.493    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.087ns (41.195%)  route 2.979ns (58.805%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.847    10.141    SSG_DISP/CathMod/clear
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    14.493    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 2.087ns (41.195%)  route 2.979ns (58.805%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.847    10.141    SSG_DISP/CathMod/clear
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.437    14.778    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_R)       -0.524    14.493    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.493    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.087ns (43.683%)  route 2.691ns (56.317%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.559     9.853    SSG_DISP/CathMod/clear
    SLICE_X54Y24         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.435    14.776    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.524    14.491    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.087ns (43.683%)  route 2.691ns (56.317%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.554     5.075    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.641     6.235    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.815 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.815    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.929    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.009     7.052    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.386 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.877     8.263    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.303     8.566 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     9.170    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y25         LUT5 (Prop_lut5_I2_O)        0.124     9.294 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.559     9.853    SSG_DISP/CathMod/clear
    SLICE_X54Y24         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.435    14.776    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y24         FDRE (Setup_fdre_C_R)       -0.524    14.491    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDIv/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkDIv/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/sclk_reg/Q
                         net (fo=2, routed)           0.168     1.755    clkDIv/sclk
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  clkDIv/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.800    clkDIv/sclk_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  clkDIv/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clkDIv/sclk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clkDIv/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.437    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.727    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X54Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X54Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.949    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y26         FDRE (Hold_fdre_C_D)         0.134     1.571    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.554     1.437    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.727    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.822     1.949    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.556     1.439    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.729    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X54Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.839    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.824     1.951    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.436    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.726    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X54Y24         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.948    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.553     1.436    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.726    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X54Y25         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.821     1.948    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X54Y25         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.134     1.570    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.562     1.445    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  SPIClockGen/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SPIClockGen/count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.719    SPIClockGen/count[27]
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  SPIClockGen/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.830    SPIClockGen/count0_carry__5_n_5
    SLICE_X28Y8          FDRE                                         r  SPIClockGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  SPIClockGen/count_reg[27]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y8          FDRE (Hold_fdre_C_D)         0.105     1.550    SPIClockGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SPIClockGen/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPIClockGen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  SPIClockGen/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SPIClockGen/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.720    SPIClockGen/count[11]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  SPIClockGen/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.831    SPIClockGen/count0_carry__1_n_5
    SLICE_X28Y4          FDRE                                         r  SPIClockGen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.833     1.960    SPIClockGen/CLK_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  SPIClockGen/count_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.105     1.551    SPIClockGen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[15]/Q
                         net (fo=2, routed)           0.133     1.720    clkDIv/div_cnt[15]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkDIv/div_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkDIv/data0[15]
    SLICE_X36Y45         FDRE                                         r  clkDIv/div_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clkDIv/div_cnt_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clkDIv/div_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDIv/div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDIv/div_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkDIv/div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clkDIv/div_cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.720    clkDIv/div_cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  clkDIv/div_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    clkDIv/data0[19]
    SLICE_X36Y46         FDRE                                         r  clkDIv/div_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    clkDIv/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clkDIv/div_cnt_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clkDIv/div_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    SPIClockGen/SCLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y3    SPIClockGen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y4    SPIClockGen/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y4    SPIClockGen/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y4    SPIClockGen/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y5    SPIClockGen/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y5    SPIClockGen/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y5    SPIClockGen/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y5    SPIClockGen/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/SCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/SCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/SCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/SCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y3    SPIClockGen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y4    SPIClockGen/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2148 Endpoints
Min Delay          2148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_21/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.610ns  (logic 5.127ns (16.750%)  route 25.483ns (83.250%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.170    25.804    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I1_O)        0.124    25.928 r  MCU/Mem/memory_reg_bram_8_i_23/O
                         net (fo=16, routed)          4.682    30.610    MCU/Mem/p_3_out[21]
    RAMB36_X2Y1          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_21/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_21/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.481ns  (logic 5.127ns (16.820%)  route 25.354ns (83.180%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.320    25.953    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.077 r  MCU/Mem/memory_reg_bram_8_i_27/O
                         net (fo=16, routed)          4.403    30.481    MCU/Mem/p_3_out[17]
    RAMB36_X2Y1          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_21/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_13/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.267ns  (logic 5.127ns (16.939%)  route 25.140ns (83.061%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.170    25.804    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I1_O)        0.124    25.928 r  MCU/Mem/memory_reg_bram_8_i_23/O
                         net (fo=16, routed)          4.339    30.267    MCU/Mem/p_3_out[21]
    RAMB36_X2Y2          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_13/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_18/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.181ns  (logic 5.127ns (16.987%)  route 25.054ns (83.013%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.170    25.804    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I1_O)        0.124    25.928 r  MCU/Mem/memory_reg_bram_8_i_23/O
                         net (fo=16, routed)          4.254    30.181    MCU/Mem/p_3_out[21]
    RAMB36_X2Y3          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_18/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_13/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.059ns  (logic 5.127ns (17.057%)  route 24.932ns (82.943%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.320    25.953    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.077 r  MCU/Mem/memory_reg_bram_8_i_27/O
                         net (fo=16, routed)          3.981    30.059    MCU/Mem/p_3_out[17]
    RAMB36_X2Y2          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_13/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_18/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.846ns  (logic 5.127ns (17.178%)  route 24.719ns (82.822%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.320    25.953    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.077 r  MCU/Mem/memory_reg_bram_8_i_27/O
                         net (fo=16, routed)          3.769    29.846    MCU/Mem/p_3_out[17]
    RAMB36_X2Y3          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_18/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_15/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.693ns  (logic 5.127ns (17.267%)  route 24.566ns (82.733%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.320    25.953    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y14         LUT6 (Prop_lut6_I1_O)        0.124    26.077 r  MCU/Mem/memory_reg_bram_8_i_27/O
                         net (fo=16, routed)          3.616    29.693    MCU/Mem/p_3_out[17]
    RAMB36_X2Y4          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_15/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_21/DIADI[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.689ns  (logic 5.003ns (16.851%)  route 24.686ns (83.149%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          1.084    25.165    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X43Y19         LUT6 (Prop_lut6_I1_O)        0.124    25.289 r  MCU/Mem/memory_reg_bram_8_i_33/O
                         net (fo=16, routed)          4.401    29.689    MCU/Mem/memory_reg_bram_8_i_33_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_21/DIADI[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_15/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.651ns  (logic 5.127ns (17.291%)  route 24.524ns (82.709%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          1.170    25.804    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I1_O)        0.124    25.928 r  MCU/Mem/memory_reg_bram_8_i_23/O
                         net (fo=16, routed)          3.724    29.651    MCU/Mem/p_3_out[21]
    RAMB36_X2Y4          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_15/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_bram_14/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            MCU/Mem/memory_reg_bram_21/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.570ns  (logic 5.127ns (17.338%)  route 24.443ns (82.661%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT6=7 MUXF7=1 MUXF8=1 RAMB36E1=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1                     0.000     0.000 r  MCU/Mem/memory_reg_bram_14/CLKBWRCLK
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     2.454 r  MCU/Mem/memory_reg_bram_14/DOBDO[21]
                         net (fo=1, routed)           2.220     4.674    MCU/Mem/memory_reg_bram_14_n_46
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_29/O
                         net (fo=1, routed)           0.000     4.798    MCU/Mem/ram_reg_r2_0_31_0_5_i_29_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.245     5.043 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_12/O
                         net (fo=1, routed)           0.000     5.043    MCU/Mem/ram_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I0_O)      0.104     5.147 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_4/O
                         net (fo=46, routed)          3.696     8.843    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB1
    SLICE_X38Y7          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.316     9.159 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=11, routed)          0.977    10.136    MCU/Mem/rs20[3]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.124    10.260 r  MCU/Mem/memory_reg_bram_8_i_41/O
                         net (fo=22, routed)          1.397    11.657    MCU/ALU_B/memory_reg_bram_8_i_274
    SLICE_X46Y8          LUT6 (Prop_lut6_I1_O)        0.124    11.781 r  MCU/ALU_B/memory_reg_bram_8_i_195/O
                         net (fo=106, routed)         4.366    16.148    MCU/Mem/B[3]
    SLICE_X45Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.272 r  MCU/Mem/memory_reg_bram_8_i_422/O
                         net (fo=1, routed)           0.000    16.272    MCU/Mem/memory_reg_bram_8_i_422_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.822 r  MCU/Mem/memory_reg_bram_8_i_398/CO[3]
                         net (fo=1, routed)           0.000    16.822    MCU/Mem/memory_reg_bram_8_i_398_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.936 r  MCU/Mem/memory_reg_bram_8_i_383/CO[3]
                         net (fo=1, routed)           0.000    16.936    MCU/Mem/memory_reg_bram_8_i_383_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.050 r  MCU/Mem/memory_reg_bram_8_i_356/CO[3]
                         net (fo=1, routed)           0.000    17.050    MCU/Mem/memory_reg_bram_8_i_356_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.164 r  MCU/Mem/memory_reg_bram_8_i_314/CO[3]
                         net (fo=1, routed)           1.261    18.425    MCU/Mem/RiscAlu/data8
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124    18.549 r  MCU/Mem/memory_reg_bram_8_i_213/O
                         net (fo=1, routed)           1.466    20.015    MCU/Mem/memory_reg_bram_8_i_213_n_0
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    20.139 r  MCU/Mem/memory_reg_bram_8_i_128/O
                         net (fo=101, routed)         3.818    23.957    MCU/Mem/IOBUS_addr[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.124    24.081 r  MCU/Mem/memory_reg_bram_8_i_124/O
                         net (fo=23, routed)          0.428    24.509    MCU/Mem/memory_reg_bram_8_i_124_n_0
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.124    24.633 r  MCU/Mem/memory_reg_bram_8_i_106/O
                         net (fo=10, routed)          0.987    25.620    MCU/Mem/memory_reg_bram_8_i_106_n_0
    SLICE_X41Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.744 r  MCU/Mem/memory_reg_bram_8_i_21/O
                         net (fo=16, routed)          3.826    29.570    MCU/Mem/p_3_out[23]
    RAMB36_X2Y1          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_21/DIADI[23]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI/rreg_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/rreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.690%)  route 0.130ns (50.310%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDPE                         0.000     0.000 r  SPI/rreg_reg[4]/C
    SLICE_X31Y8          FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  SPI/rreg_reg[4]/Q
                         net (fo=2, routed)           0.130     0.258    SPI/Q[3]
    SLICE_X30Y9          FDPE                                         r  SPI/rreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/rreg_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MCU/Mem/ioIn_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDPE                         0.000     0.000 r  SPI/rreg_reg[7]/C
    SLICE_X31Y8          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SPI/rreg_reg[7]/Q
                         net (fo=1, routed)           0.080     0.221    MCU/Mem/ioIn_buffer_reg[7]_2[6]
    SLICE_X30Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.266 r  MCU/Mem/ioIn_buffer[7]_i_2/O
                         net (fo=1, routed)           0.000     0.266    MCU/Mem/ioIn_buffer[7]_i_2_n_0
    SLICE_X30Y8          FDRE                                         r  MCU/Mem/ioIn_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/rreg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/rreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.253%)  route 0.129ns (47.747%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y7          FDPE                         0.000     0.000 r  SPI/rreg_reg[1]/C
    SLICE_X29Y7          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SPI/rreg_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    SPI/Q[0]
    SLICE_X31Y8          FDPE                                         r  SPI/rreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSG_DISP/CathMod/r_disp_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSG_DISP/CathMod/ANODES_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.751%)  route 0.137ns (49.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE                         0.000     0.000 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/C
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSG_DISP/CathMod/r_disp_digit_reg[1]/Q
                         net (fo=18, routed)          0.137     0.278    SSG_DISP/CathMod/r_disp_digit[1]
    SLICE_X45Y26         FDSE                                         r  SSG_DISP/CathMod/ANODES_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/FSM_onehot_cur_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SPI/FSM_onehot_cur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.146ns (51.155%)  route 0.139ns (48.845%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDCE                         0.000     0.000 r  SPI/FSM_onehot_cur_reg[2]/C
    SLICE_X29Y6          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  SPI/FSM_onehot_cur_reg[2]/Q
                         net (fo=5, routed)           0.139     0.285    SPI/FSM_onehot_cur_reg_n_0_[2]
    SLICE_X29Y6          FDPE                                         r  SPI/FSM_onehot_cur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/treg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/treg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.191ns (66.259%)  route 0.097ns (33.741%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDPE                         0.000     0.000 r  SPI/treg_reg[1]/C
    SLICE_X32Y7          FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  SPI/treg_reg[1]/Q
                         net (fo=1, routed)           0.097     0.243    SPI/p_1_in[0]
    SLICE_X31Y6          LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  SPI/treg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    SPI/treg[2]_i_1_n_0
    SLICE_X31Y6          FDPE                                         r  SPI/treg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_TDATA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI/treg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE                         0.000     0.000 r  SPI_TDATA_reg[3]/C
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI_TDATA_reg[3]/Q
                         net (fo=1, routed)           0.107     0.248    SPI/treg_reg[3]_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.293 r  SPI/treg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.293    SPI/treg[3]_i_1_n_0
    SLICE_X31Y6          FDPE                                         r  SPI/treg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PC/count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/OTTER_CSR/CSR_MEPC_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y7          FDRE                         0.000     0.000 r  MCU/PC/count_reg[10]/C
    SLICE_X39Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PC/count_reg[10]/Q
                         net (fo=23, routed)          0.120     0.261    MCU/Mem/Q[10]
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  MCU/Mem/CSR_MEPC[10]_i_1/O
                         net (fo=1, routed)           0.000     0.306    MCU/OTTER_CSR/D[10]
    SLICE_X38Y6          FDRE                                         r  MCU/OTTER_CSR/CSR_MEPC_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PC/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/OTTER_CSR/CSR_MEPC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.071%)  route 0.124ns (39.929%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE                         0.000     0.000 r  MCU/PC/count_reg[1]/C
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PC/count_reg[1]/Q
                         net (fo=7, routed)           0.124     0.265    MCU/Mem/Q[1]
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.045     0.310 r  MCU/Mem/CSR_MEPC[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    MCU/OTTER_CSR/D[1]
    SLICE_X38Y6          FDRE                                         r  MCU/OTTER_CSR/CSR_MEPC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PC/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/OTTER_CSR/CSR_MEPC_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.052%)  route 0.129ns (40.948%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y8          FDRE                         0.000     0.000 r  MCU/PC/count_reg[6]/C
    SLICE_X39Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PC/count_reg[6]/Q
                         net (fo=23, routed)          0.129     0.270    MCU/Mem/Q[6]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.315 r  MCU/Mem/CSR_MEPC[6]_i_1/O
                         net (fo=1, routed)           0.000     0.315    MCU/OTTER_CSR/D[6]
    SLICE_X38Y8          FDRE                                         r  MCU/OTTER_CSR/CSR_MEPC_reg[6]/D
  -------------------------------------------------------------------    -------------------





