{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689437363978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689437363978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 13:09:23 2023 " "Processing started: Sat Jul 15 13:09:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689437363978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437363978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437363978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689437364172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689437364172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm23_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file xm23_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 xm23_cpu " "Found entity 1: xm23_cpu" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "view_data.v(31) " "Verilog HDL information at view_data.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689437369142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "view_data.v 1 1 " "Found 1 design units, including 1 entities, in source file view_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 view_data " "Found entity 1: view_data" {  } { { "view_data.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instruction_decoder.v(41) " "Verilog HDL information at instruction_decoder.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689437369145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sign_extender.v(9) " "Verilog HDL information at sign_extender.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689437369146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byte_manip.v(14) " "Verilog HDL information at byte_manip.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689437369147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_manip.v 1 1 " "Found 1 design units, including 1 entities, in source file byte_manip.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_val_manip " "Found entity 1: byte_val_manip" {  } { { "byte_manip.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cex_code.v 1 1 " "Found 1 design units, including 1 entities, in source file cex_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 cex_code " "Found entity 1: cex_code" {  } { { "cex_code.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369148 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 control_unit.v(362) " "Verilog HDL Expression warning at control_unit.v(362): truncated literal to match 1 bits" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 362 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1689437369149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689437369150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437369150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bm_byte xm23_cpu.v(92) " "Verilog HDL Implicit Net warning at xm23_cpu.v(92): created implicit net for \"bm_byte\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689437369150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLTi xm23_cpu.v(109) " "Verilog HDL Implicit Net warning at xm23_cpu.v(109): created implicit net for \"FLTi\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689437369150 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "psw_bus_ctrl xm23_cpu.v(114) " "Verilog HDL Implicit Net warning at xm23_cpu.v(114): created implicit net for \"psw_bus_ctrl\"" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689437369150 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xm23_cpu " "Elaborating entity \"xm23_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689437369199 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bm_byte xm23_cpu.v(92) " "Verilog HDL or VHDL warning at xm23_cpu.v(92): object \"bm_byte\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689437369199 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr_reg xm23_cpu.v(19) " "Verilog HDL or VHDL warning at xm23_cpu.v(19): object \"instr_reg\" assigned a value but never read" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689437369371 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "reg_file xm23_cpu.v(26) " "Verilog HDL warning at xm23_cpu.v(26): initial value for variable reg_file should be constant" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 26 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1689437369444 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(85) " "Verilog HDL or VHDL warning at the xm23_cpu.v(85): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 85 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689437369927 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(90) " "Verilog HDL or VHDL warning at the xm23_cpu.v(90): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 90 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689437369927 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(91) " "Verilog HDL or VHDL warning at the xm23_cpu.v(91): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 91 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689437369927 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 xm23_cpu.v(92) " "Verilog HDL assignment warning at xm23_cpu.v(92): truncated value with size 8 to match size of target (1)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689437369927 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "xm23_cpu.v(93) " "Verilog HDL or VHDL warning at the xm23_cpu.v(93): index expression is not wide enough to address all of the elements in the array" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 93 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1689437369927 "|xm23_cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr xm23_cpu.v(142) " "Verilog HDL Always Construct warning at xm23_cpu.v(142): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689437369929 "|xm23_cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bkpnt xm23_cpu.v(139) " "Verilog HDL Always Construct warning at xm23_cpu.v(139): inferring latch(es) for variable \"bkpnt\", which holds its previous value in one or more paths through the always construct" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 139 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689437369929 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[0\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[0\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403388 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[1\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[1\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403388 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[2\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[2\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403388 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[3\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[3\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403388 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[4\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[4\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[5\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[5\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[6\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[6\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[7\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[7\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[8\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[8\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[9\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[9\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[10\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[10\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[11\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[11\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[12\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[12\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[13\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[13\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[14\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[14\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bkpnt\[15\] xm23_cpu.v(145) " "Inferred latch for \"bkpnt\[15\]\" at xm23_cpu.v(145)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437403389 "|xm23_cpu"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[15\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[15\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414340 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "xm23_cpu.v(158) " "Constant driver at xm23_cpu.v(158)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 158 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[14\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[14\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[13\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[13\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[12\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[12\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[11\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[11\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[10\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[10\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[9\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[9\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[8\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[8\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[7\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[7\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[6\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[6\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414341 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[5\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[5\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414342 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[4\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[4\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414342 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[3\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[3\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414342 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[2\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[2\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414342 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[1\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[1\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414342 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "mdr\[0\] xm23_cpu.v(181) " "Can't resolve multiple constant drivers for net \"mdr\[0\]\" at xm23_cpu.v(181)" {  } { { "xm23_cpu.v" "" { Text "C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v" 181 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437414342 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689437417402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg " "Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437417435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "10807 " "Peak virtual memory: 10807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689437417468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 15 13:10:17 2023 " "Processing ended: Sat Jul 15 13:10:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689437417468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689437417468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689437417468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689437417468 ""}
