{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "displayport_interface"}, {"score": 0.0486868426803837, "phrase": "state_machine_based_packet_processing"}, {"score": 0.004278807087784626, "phrase": "link_layer_design"}, {"score": 0.003802135020791801, "phrase": "displayport_link_layer"}, {"score": 0.003378385493203297, "phrase": "device_service"}, {"score": 0.0032319109979344184, "phrase": "merged_video"}, {"score": 0.0031377955308198634, "phrase": "audio_main_link"}, {"score": 0.0030017207229983385, "phrase": "aux_channel_controller"}, {"score": 0.0022665781920241245, "phrase": "fpga_board"}], "paper_keywords": ["DisplayPort", " Main Link", " Auxiliary channel (AUX channel)", " DisplayPort Configuration Data(DPCD)", " Extended Display Identification Data(EDID)", " Digital Visual Interface(DVI)"], "paper_abstract": "This paper presents a link layer design of DisplayPort interface with a state machine based packet processing. The DisplayPort link layer provides isochronous video/audio transport service, link service, and device service. The merged video, audio main link, and AUX channel controller are implemented with 7,648 ALUTs(Loop Up Tables), 6,020 register, and 451,425 of block memory bits synthesized using a FPGA board and it operates at 203.32 MHz.", "paper_title": "A Link Layer Design for DisplayPort Interface with State Machine Based Packet Processing", "paper_id": "WOS:000349013500007"}