<stg><name>entry_proc31</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64">
<![CDATA[
entry:1 %muxLogicCE_to_inverse_pScale_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_inverse_pScale_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
entry:2 %inverse_pScale_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %inverse_pScale

]]></Node>
<StgValue><ssdm name="inverse_pScale_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="64">
<![CDATA[
entry:3 %muxLogicData_to_write_ln0 = muxlogic i64 %inverse_pScale_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.doubleP0A, i64 %inverse_pScale_c1, i64 %inverse_pScale_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inverse_pScale_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64">
<![CDATA[
entry:6 %muxLogicData_to_write_ln0 = muxlogic i64 %inverse_pScale_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.doubleP0A, i64 %inverse_pScale_c, i64 %inverse_pScale_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0">
<![CDATA[
entry:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="inverse_pScale" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inverse_pScale"/></StgValue>
</port>
<port id="12" name="inverse_pScale_c" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="inverse_pScale_c"/></StgValue>
</port>
<port id="13" name="inverse_pScale_c1" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="inverse_pScale_c1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="15" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="14" toId="2">
</dataflow>
<dataflow id="16" from="inverse_pScale_c1" to="specinterface_ln0" fromId="13" toId="2">
</dataflow>
<dataflow id="18" from="ap_fifo_str" to="specinterface_ln0" fromId="17" toId="2">
</dataflow>
<dataflow id="20" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="2">
</dataflow>
<dataflow id="21" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="2">
</dataflow>
<dataflow id="23" from="p_str" to="specinterface_ln0" fromId="22" toId="2">
</dataflow>
<dataflow id="24" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="2">
</dataflow>
<dataflow id="25" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="2">
</dataflow>
<dataflow id="26" from="p_str" to="specinterface_ln0" fromId="22" toId="2">
</dataflow>
<dataflow id="27" from="p_str" to="specinterface_ln0" fromId="22" toId="2">
</dataflow>
<dataflow id="28" from="p_str" to="specinterface_ln0" fromId="22" toId="2">
</dataflow>
<dataflow id="30" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="2">
</dataflow>
<dataflow id="31" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="2">
</dataflow>
<dataflow id="33" from="StgValue_32" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="34" from="StgValue_32" to="specinterface_ln0" fromId="32" toId="2">
</dataflow>
<dataflow id="35" from="p_str" to="specinterface_ln0" fromId="22" toId="2">
</dataflow>
<dataflow id="37" from="ScalarProp_str" to="specinterface_ln0" fromId="36" toId="2">
</dataflow>
<dataflow id="39" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="2">
</dataflow>
<dataflow id="40" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="2">
</dataflow>
<dataflow id="41" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="2">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.double" to="inverse_pScale_read" fromId="42" toId="4">
</dataflow>
<dataflow id="44" from="inverse_pScale" to="inverse_pScale_read" fromId="11" toId="4">
</dataflow>
<dataflow id="45" from="inverse_pScale_read" to="muxLogicData_to_write_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="47" from="_ssdm_op_Write.ap_fifo.doubleP0A" to="write_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="inverse_pScale_c1" to="write_ln0" fromId="13" toId="6">
</dataflow>
<dataflow id="49" from="inverse_pScale_read" to="write_ln0" fromId="4" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="14" toId="7">
</dataflow>
<dataflow id="51" from="inverse_pScale_c" to="specinterface_ln0" fromId="12" toId="7">
</dataflow>
<dataflow id="52" from="ap_fifo_str" to="specinterface_ln0" fromId="17" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="7">
</dataflow>
<dataflow id="54" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="7">
</dataflow>
<dataflow id="55" from="p_str" to="specinterface_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="56" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="7">
</dataflow>
<dataflow id="57" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="7">
</dataflow>
<dataflow id="58" from="p_str" to="specinterface_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="59" from="p_str" to="specinterface_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="60" from="p_str" to="specinterface_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_29" to="specinterface_ln0" fromId="29" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_32" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="64" from="StgValue_32" to="specinterface_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="65" from="p_str" to="specinterface_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="66" from="ScalarProp_str" to="specinterface_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_19" to="specinterface_ln0" fromId="19" toId="7">
</dataflow>
<dataflow id="70" from="inverse_pScale_read" to="muxLogicData_to_write_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_Write.ap_fifo.doubleP0A" to="write_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="72" from="inverse_pScale_c" to="write_ln0" fromId="12" toId="9">
</dataflow>
<dataflow id="73" from="inverse_pScale_read" to="write_ln0" fromId="4" toId="9">
</dataflow>
</dataflows>


</stg>
