<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_u_dma_axi32_wrap_u_dma_axi32_dma_axi32_dual_core_dma_axi32_core0_top_dma_axi32_core0_dma_axi32_core0_channelsContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000072.htm">tb_top</a>/<a href="z000401.htm">u_dma_axi32_wrap</a>/<a href="z000667.htm">u_dma_axi32</a>/<a href="z000872.htm">dma_axi32_dual_core</a>/<a href="z001769.htm">dma_axi32_core0_top</a>/<a href="z001945.htm">dma_axi32_core0</a>/<a href="z004253.htm">dma_axi32_core0_channels</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[0]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[1]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[2]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[3]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[4]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[5]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[6]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd[7]" lnk="__HDL_srcfile_26.htm#239"" z="ch_fifo_rd[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[0]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[1]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[2]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[3]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[4]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[5]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[6]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_rd_valid[7]" lnk="__HDL_srcfile_26.htm#240"" z="ch_fifo_rd_valid[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[0]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[1]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[2]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[3]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[4]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[5]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[6]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr[7]" lnk="__HDL_srcfile_26.htm#238"" z="ch_fifo_wr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[0]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[1]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[2]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[3]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[4]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[5]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[6]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_fifo_wr_ready[7]" lnk="__HDL_srcfile_26.htm#242"" z="ch_fifo_wr_ready[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[0]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[1]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[2]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[3]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[4]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[5]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[6]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_end[7]" lnk="__HDL_srcfile_26.htm#176"" z="ch_joint_end[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[0]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[1]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[2]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[3]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[4]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[5]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[6]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_in_prog[7]" lnk="__HDL_srcfile_26.htm#177"" z="ch_joint_in_prog[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[0]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[1]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[2]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[3]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[4]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[5]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[6]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_mux_in_prog[7]" lnk="__HDL_srcfile_26.htm#179"" z="ch_joint_mux_in_prog[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[0]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[1]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[2]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[3]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[4]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[5]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[6]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_joint_not_in_prog[7]" lnk="__HDL_srcfile_26.htm#178"" z="ch_joint_not_in_prog[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[0]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[1]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[2]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[3]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[4]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[5]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[6]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_req_in_prog[7]" lnk="__HDL_srcfile_26.htm#201"" z="ch_load_req_in_prog[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[0]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[1]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[2]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[3]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[4]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[5]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[6]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_load_wr[7]" lnk="__HDL_srcfile_26.htm#185"" z="ch_load_wr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[0]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[1]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[2]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[3]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[4]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[5]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[6]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_psel[7]" lnk="__HDL_srcfile_26.htm#172"" z="ch_psel[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[0]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[1]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[2]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[3]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[4]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[5]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[6]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_pslverr[7]" lnk="__HDL_srcfile_26.htm#173"" z="ch_pslverr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[0]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[1]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[2]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[3]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[4]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[5]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[6]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[7]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[8]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[9]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[10]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[11]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[12]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[13]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[14]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[15]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[16]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[17]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[18]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[19]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[20]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[21]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[22]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[23]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[24]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[25]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[26]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[27]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[28]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[29]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[30]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[31]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[32]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[32]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[33]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[33]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[34]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[34]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[35]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[35]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[36]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[36]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[37]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[37]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[38]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[38]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[39]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[39]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[40]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[40]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[41]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[41]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[42]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[42]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[43]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[43]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[44]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[44]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[45]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[45]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[46]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[46]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[47]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[47]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[48]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[48]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[49]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[49]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[50]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[50]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[51]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[51]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[52]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[52]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[53]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[53]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[54]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[54]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_size[55]" lnk="__HDL_srcfile_26.htm#218"" z="ch_rd_burst_size[55]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[0]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[1]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[2]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[3]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[4]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[5]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[6]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_burst_start[7]" lnk="__HDL_srcfile_26.htm#216"" z="ch_rd_burst_start[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[0]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[1]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[2]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[3]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[4]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[5]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[6]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr[7]" lnk="__HDL_srcfile_26.htm#189"" z="ch_rd_clr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[0]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[1]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[2]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[3]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[4]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[5]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[6]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_line[7]" lnk="__HDL_srcfile_26.htm#186"" z="ch_rd_clr_line[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[0]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[1]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[2]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[3]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[4]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[5]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[6]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_load[7]" lnk="__HDL_srcfile_26.htm#190"" z="ch_rd_clr_load[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[0]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[1]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[2]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[3]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[4]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[5]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[6]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_stall[7]" lnk="__HDL_srcfile_26.htm#192"" z="ch_rd_clr_stall[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[0]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[1]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[2]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[3]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[4]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[5]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[6]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_clr_valid[7]" lnk="__HDL_srcfile_26.htm#222"" z="ch_rd_clr_valid[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[0]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[1]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[2]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[3]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[4]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[5]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[6]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_line[7]" lnk="__HDL_srcfile_26.htm#194"" z="ch_rd_cmd_line[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[0]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[1]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[2]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[3]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[4]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[5]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[6]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_cmd_split[7]" lnk="__HDL_srcfile_26.htm#193"" z="ch_rd_cmd_split[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[0]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[1]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[2]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[3]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[4]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[5]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[6]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_decerr[7]" lnk="__HDL_srcfile_26.htm#188"" z="ch_rd_decerr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[0]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[1]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[2]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[3]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[4]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[5]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[6]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_go_next_line[7]" lnk="__HDL_srcfile_26.htm#205"" z="ch_rd_go_next_line[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[0]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[1]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[2]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[3]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[4]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[5]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[6]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_line_cmd[7]" lnk="__HDL_srcfile_26.htm#203"" z="ch_rd_line_cmd[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[0]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[1]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[2]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[3]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[4]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[5]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[6]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_page_cross[7]" lnk="__HDL_srcfile_26.htm#181"" z="ch_rd_page_cross[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[0]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[1]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[2]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[3]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[4]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[5]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[6]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[7]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[8]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[9]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[10]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[11]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[12]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[13]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[14]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[15]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[16]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[17]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[18]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[19]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[20]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[21]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[22]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_periph_delay[23]" lnk="__HDL_srcfile_26.htm#221"" z="ch_rd_periph_delay[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[0]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[1]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[2]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[3]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[4]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[5]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[6]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_port_num[7]" lnk="__HDL_srcfile_26.htm#220"" z="ch_rd_port_num[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[0]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[1]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[2]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[3]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[4]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[5]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[6]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_slverr[7]" lnk="__HDL_srcfile_26.htm#187"" z="ch_rd_slverr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[0]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[1]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[2]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[3]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[4]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[5]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[6]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[7]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[8]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[9]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[10]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[11]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[12]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[13]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[14]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[15]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[16]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[17]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[18]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[19]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[20]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[21]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[22]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[23]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[24]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[25]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[26]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[27]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[28]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[29]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[30]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[31]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[32]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[32]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[33]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[33]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[34]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[34]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[35]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[35]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[36]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[36]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[37]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[37]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[38]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[38]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[39]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[39]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[40]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[40]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[41]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[41]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[42]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[42]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[43]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[43]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[44]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[44]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[45]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[45]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[46]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[46]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_tokens[47]" lnk="__HDL_srcfile_26.htm#219"" z="ch_rd_tokens[47]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[0]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[1]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[2]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[3]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[4]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[5]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[6]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_rd_transfer[7]" lnk="__HDL_srcfile_26.htm#191"" z="ch_rd_transfer[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[0]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[1]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[2]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[3]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[4]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[5]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[6]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_ar[7]" lnk="__HDL_srcfile_26.htm#212"" z="ch_timeout_ar[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[0]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[1]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[2]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[3]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[4]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[5]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[6]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_aw[7]" lnk="__HDL_srcfile_26.htm#210"" z="ch_timeout_aw[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[0]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[1]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[2]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[3]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[4]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[5]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[6]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_timeout_w[7]" lnk="__HDL_srcfile_26.htm#211"" z="ch_timeout_w[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[0]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[1]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[2]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[3]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[4]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[5]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[6]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wdt_timeout[7]" lnk="__HDL_srcfile_26.htm#213"" z="ch_wdt_timeout[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[0]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[1]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[2]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[3]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[3]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[4]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[5]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[6]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[7]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[8]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[9]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[10]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[11]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[12]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[13]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[14]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[15]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[16]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[17]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[18]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[19]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[20]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[21]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[22]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[23]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[24]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[25]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[26]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[27]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[28]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[29]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[30]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[31]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[32]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[32]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[33]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[33]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[34]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[34]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[35]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[35]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[36]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[36]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[37]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[37]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[38]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[38]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[39]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[39]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[40]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[40]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[41]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[41]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[42]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[42]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[43]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[43]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[44]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[44]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[45]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[45]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[46]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[46]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[47]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[47]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[48]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[48]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[49]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[49]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[50]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[50]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[51]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[51]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[52]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[52]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[53]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[53]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[54]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[54]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_size[55]" lnk="__HDL_srcfile_26.htm#227"" z="ch_wr_burst_size[55]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[0]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[1]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[2]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[3]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[4]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[5]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[6]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_burst_start[7]" lnk="__HDL_srcfile_26.htm#225"" z="ch_wr_burst_start[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[0]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[1]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[2]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[3]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[4]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[5]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[6]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr[7]" lnk="__HDL_srcfile_26.htm#200"" z="ch_wr_clr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[0]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[1]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[2]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[3]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[4]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[5]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[6]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_last[7]" lnk="__HDL_srcfile_26.htm#199"" z="ch_wr_clr_last[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[0]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[1]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[2]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[3]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[4]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[5]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[6]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_line[7]" lnk="__HDL_srcfile_26.htm#196"" z="ch_wr_clr_line[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[0]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[1]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[2]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[3]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[4]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[5]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[6]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_stall[7]" lnk="__HDL_srcfile_26.htm#208"" z="ch_wr_clr_stall[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[0]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[1]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[2]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[3]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[4]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[5]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[6]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_clr_valid[7]" lnk="__HDL_srcfile_26.htm#231"" z="ch_wr_clr_valid[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[0]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[1]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[2]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[3]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[4]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[5]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[6]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_pending[7]" lnk="__HDL_srcfile_26.htm#244"" z="ch_wr_cmd_pending[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[0]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[1]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[2]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[3]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[4]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[5]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[6]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_cmd_split[7]" lnk="__HDL_srcfile_26.htm#209"" z="ch_wr_cmd_split[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[0]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[1]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[2]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[3]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[4]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[5]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[6]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_decerr[7]" lnk="__HDL_srcfile_26.htm#198"" z="ch_wr_decerr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[0]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[1]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[2]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[3]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[4]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[5]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[6]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_go_next_line[7]" lnk="__HDL_srcfile_26.htm#206"" z="ch_wr_go_next_line[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[0]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[1]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[2]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[3]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[4]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[5]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[6]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_last_cmd[7]" lnk="__HDL_srcfile_26.htm#202"" z="ch_wr_last_cmd[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[0]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[1]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[2]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[3]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[4]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[5]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[6]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_line_cmd[7]" lnk="__HDL_srcfile_26.htm#204"" z="ch_wr_line_cmd[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[0]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[1]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[2]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[3]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[4]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[5]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[6]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_page_cross[7]" lnk="__HDL_srcfile_26.htm#182"" z="ch_wr_page_cross[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[0]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[1]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[2]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[3]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[4]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[5]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[6]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[7]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[8]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[9]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[10]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[11]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[12]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[13]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[14]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[15]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[16]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[17]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[18]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[19]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[20]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[21]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[22]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_periph_delay[23]" lnk="__HDL_srcfile_26.htm#230"" z="ch_wr_periph_delay[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[0]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[1]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[2]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[3]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[4]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[5]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[6]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_port_num[7]" lnk="__HDL_srcfile_26.htm#229"" z="ch_wr_port_num[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[0]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[1]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[2]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[3]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[4]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[5]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[6]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_slverr[7]" lnk="__HDL_srcfile_26.htm#197"" z="ch_wr_slverr[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[0]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[1]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[2]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[3]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[4]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[5]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[6]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[7]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[8]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[9]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[10]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[11]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[12]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[13]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[14]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[15]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[16]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[17]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[18]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[19]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[20]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[21]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[22]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[23]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[24]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[25]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[26]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[27]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[28]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[29]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[30]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[31]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[32]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[32]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[33]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[33]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[34]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[34]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[35]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[35]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[36]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[36]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[37]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[37]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[38]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[38]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[39]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[39]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[40]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[40]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[41]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[41]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[42]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[42]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[43]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[43]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[44]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[44]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[45]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[45]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[46]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[46]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_tokens[47]" lnk="__HDL_srcfile_26.htm#228"" z="ch_wr_tokens[47]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[0]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[1]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[2]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[3]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[4]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[5]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[6]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_channels/ch_wr_transfer[7]" lnk="__HDL_srcfile_26.htm#207"" z="ch_wr_transfer[7]" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
