library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

package pongPack is

    type int_array is array(0 to 3) of integer;
     
	COMPONENT conv_7seg	
		PORT (input: IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
		  output: OUT STD_LOGIC_VECTOR(6 DOWNTO 0) ) ;
	END COMPONENT ;
     
     
end package pongPack;
