{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508260320075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508260320077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 14:11:50 2017 " "Processing started: Tue Oct 17 14:11:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508260320077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1508260320077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1508260320077 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip/ALTGXPCIeGen1x1.qip " "Tcl Script File ../ip/ALTGXPCIeGen1x1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip/ALTGXPCIeGen1x1.qip " "set_global_assignment -name QIP_FILE ../ip/ALTGXPCIeGen1x1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1508260320513 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1508260320513 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip/PCIeGen1x1If64.qip " "Tcl Script File ../ip/PCIeGen1x1If64.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip/PCIeGen1x1If64.qip " "set_global_assignment -name QIP_FILE ../ip/PCIeGen1x1If64.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1508260320513 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1508260320513 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip/ALTPLL50I50O125O250O.qip " "Tcl Script File ../ip/ALTPLL50I50O125O250O.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip/ALTPLL50I50O125O250O.qip " "set_global_assignment -name QIP_FILE ../ip/ALTPLL50I50O125O250O.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1508260320513 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1508260320513 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1508260321605 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_85c_slow.vo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_85c_slow.vo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260325118 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_0c_slow.vo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_0c_slow.vo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260327175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_min_1200mv_0c_fast.vo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_min_1200mv_0c_fast.vo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260329242 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64.vo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64.vo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260331408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_85c_v_slow.sdo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_85c_v_slow.sdo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260333750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_7_1200mv_0c_v_slow.sdo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_7_1200mv_0c_v_slow.sdo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260336088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_min_1200mv_0c_v_fast.sdo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_min_1200mv_0c_v_fast.sdo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260338416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE2Gen1x1If64_v.sdo D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/ simulation " "Generated file DE2Gen1x1If64_v.sdo in folder \"D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1508260340672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508260340915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 14:12:20 2017 " "Processing ended: Tue Oct 17 14:12:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508260340915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508260340915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508260340915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1508260340915 ""}
