
CV05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003604  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  080036c4  080036c4  000136c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038d4  080038d4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080038d4  080038d4  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038d4  080038d4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038d4  080038d4  000138d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038d8  080038d8  000138d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080038dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  200001dc  08003ab8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  08003ab8  00020460  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7ba  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c7c  00000000  00000000  0002a9be  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009f0  00000000  00000000  0002c640  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000928  00000000  00000000  0002d030  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d641  00000000  00000000  0002d958  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008d51  00000000  00000000  0003af99  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00046eea  00000000  00000000  00043cea  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008abd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029fc  00000000  00000000  0008ac50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080036ac 	.word	0x080036ac

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	080036ac 	.word	0x080036ac

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char const *buf, int n)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
 /* stdout redirection to UART2 */
 HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	b29a      	uxth	r2, r3
 8000230:	2301      	movs	r3, #1
 8000232:	425b      	negs	r3, r3
 8000234:	68b9      	ldr	r1, [r7, #8]
 8000236:	4804      	ldr	r0, [pc, #16]	; (8000248 <_write+0x28>)
 8000238:	f001 ffa8 	bl	800218c <HAL_UART_Transmit>
 return n;
 800023c:	687b      	ldr	r3, [r7, #4]
}
 800023e:	0018      	movs	r0, r3
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	200003d8 	.word	0x200003d8

0800024c <uart_process_command>:

void uart_process_command(uint8_t* cmd)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	char *token;
	token = strtok(cmd, " ");
 8000254:	4a52      	ldr	r2, [pc, #328]	; (80003a0 <uart_process_command+0x154>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	0011      	movs	r1, r2
 800025a:	0018      	movs	r0, r3
 800025c:	f002 fd5c 	bl	8002d18 <strtok>
 8000260:	0003      	movs	r3, r0
 8000262:	60fb      	str	r3, [r7, #12]
	if (strcasecmp(token, "HELLO") == 0) {
 8000264:	4a4f      	ldr	r2, [pc, #316]	; (80003a4 <uart_process_command+0x158>)
 8000266:	68fb      	ldr	r3, [r7, #12]
 8000268:	0011      	movs	r1, r2
 800026a:	0018      	movs	r0, r3
 800026c:	f002 fd36 	bl	8002cdc <strcasecmp>
 8000270:	1e03      	subs	r3, r0, #0
 8000272:	d104      	bne.n	800027e <uart_process_command+0x32>
	 printf("Komunikace OK\n");
 8000274:	4b4c      	ldr	r3, [pc, #304]	; (80003a8 <uart_process_command+0x15c>)
 8000276:	0018      	movs	r0, r3
 8000278:	f002 fd26 	bl	8002cc8 <puts>
		  else
		  {
		 	 printf("LED2 OFF\n");
		  }
		}
}
 800027c:	e08c      	b.n	8000398 <uart_process_command+0x14c>
	else if (strcasecmp(token, "LED1") == 0)
 800027e:	4a4b      	ldr	r2, [pc, #300]	; (80003ac <uart_process_command+0x160>)
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	0011      	movs	r1, r2
 8000284:	0018      	movs	r0, r3
 8000286:	f002 fd29 	bl	8002cdc <strcasecmp>
 800028a:	1e03      	subs	r3, r0, #0
 800028c:	d128      	bne.n	80002e0 <uart_process_command+0x94>
		token = strtok(NULL, " ");
 800028e:	4b44      	ldr	r3, [pc, #272]	; (80003a0 <uart_process_command+0x154>)
 8000290:	0019      	movs	r1, r3
 8000292:	2000      	movs	r0, #0
 8000294:	f002 fd40 	bl	8002d18 <strtok>
 8000298:	0003      	movs	r3, r0
 800029a:	60fb      	str	r3, [r7, #12]
		if (strcasecmp(token, "ON") == 0)//LED1 ON
 800029c:	4a44      	ldr	r2, [pc, #272]	; (80003b0 <uart_process_command+0x164>)
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	0011      	movs	r1, r2
 80002a2:	0018      	movs	r0, r3
 80002a4:	f002 fd1a 	bl	8002cdc <strcasecmp>
 80002a8:	1e03      	subs	r3, r0, #0
 80002aa:	d106      	bne.n	80002ba <uart_process_command+0x6e>
			HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin,GPIO_PIN_SET);
 80002ac:	4b41      	ldr	r3, [pc, #260]	; (80003b4 <uart_process_command+0x168>)
 80002ae:	2201      	movs	r2, #1
 80002b0:	2101      	movs	r1, #1
 80002b2:	0018      	movs	r0, r3
 80002b4:	f001 f88f 	bl	80013d6 <HAL_GPIO_WritePin>
 80002b8:	e00d      	b.n	80002d6 <uart_process_command+0x8a>
		else if (strcasecmp(token, "OFF")==0)//LED1 OFF
 80002ba:	4a3f      	ldr	r2, [pc, #252]	; (80003b8 <uart_process_command+0x16c>)
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	0011      	movs	r1, r2
 80002c0:	0018      	movs	r0, r3
 80002c2:	f002 fd0b 	bl	8002cdc <strcasecmp>
 80002c6:	1e03      	subs	r3, r0, #0
 80002c8:	d105      	bne.n	80002d6 <uart_process_command+0x8a>
			HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin,GPIO_PIN_RESET);
 80002ca:	4b3a      	ldr	r3, [pc, #232]	; (80003b4 <uart_process_command+0x168>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	2101      	movs	r1, #1
 80002d0:	0018      	movs	r0, r3
 80002d2:	f001 f880 	bl	80013d6 <HAL_GPIO_WritePin>
		printf("OK\n");
 80002d6:	4b39      	ldr	r3, [pc, #228]	; (80003bc <uart_process_command+0x170>)
 80002d8:	0018      	movs	r0, r3
 80002da:	f002 fcf5 	bl	8002cc8 <puts>
}
 80002de:	e05b      	b.n	8000398 <uart_process_command+0x14c>
	else if (strcasecmp(token, "LED2") == 0)
 80002e0:	4a37      	ldr	r2, [pc, #220]	; (80003c0 <uart_process_command+0x174>)
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	0011      	movs	r1, r2
 80002e6:	0018      	movs	r0, r3
 80002e8:	f002 fcf8 	bl	8002cdc <strcasecmp>
 80002ec:	1e03      	subs	r3, r0, #0
 80002ee:	d12a      	bne.n	8000346 <uart_process_command+0xfa>
		 token = strtok(NULL, " ");
 80002f0:	4b2b      	ldr	r3, [pc, #172]	; (80003a0 <uart_process_command+0x154>)
 80002f2:	0019      	movs	r1, r3
 80002f4:	2000      	movs	r0, #0
 80002f6:	f002 fd0f 	bl	8002d18 <strtok>
 80002fa:	0003      	movs	r3, r0
 80002fc:	60fb      	str	r3, [r7, #12]
		 if (strcasecmp(token, "ON") == 0)//LED1 ON
 80002fe:	4a2c      	ldr	r2, [pc, #176]	; (80003b0 <uart_process_command+0x164>)
 8000300:	68fb      	ldr	r3, [r7, #12]
 8000302:	0011      	movs	r1, r2
 8000304:	0018      	movs	r0, r3
 8000306:	f002 fce9 	bl	8002cdc <strcasecmp>
 800030a:	1e03      	subs	r3, r0, #0
 800030c:	d107      	bne.n	800031e <uart_process_command+0xd2>
			 HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_SET);
 800030e:	2390      	movs	r3, #144	; 0x90
 8000310:	05db      	lsls	r3, r3, #23
 8000312:	2201      	movs	r2, #1
 8000314:	2110      	movs	r1, #16
 8000316:	0018      	movs	r0, r3
 8000318:	f001 f85d 	bl	80013d6 <HAL_GPIO_WritePin>
 800031c:	e00e      	b.n	800033c <uart_process_command+0xf0>
		 else if (strcasecmp(token, "OFF")==0)//LED1 OFF
 800031e:	4a26      	ldr	r2, [pc, #152]	; (80003b8 <uart_process_command+0x16c>)
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	0011      	movs	r1, r2
 8000324:	0018      	movs	r0, r3
 8000326:	f002 fcd9 	bl	8002cdc <strcasecmp>
 800032a:	1e03      	subs	r3, r0, #0
 800032c:	d106      	bne.n	800033c <uart_process_command+0xf0>
			 HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,GPIO_PIN_RESET);
 800032e:	2390      	movs	r3, #144	; 0x90
 8000330:	05db      	lsls	r3, r3, #23
 8000332:	2200      	movs	r2, #0
 8000334:	2110      	movs	r1, #16
 8000336:	0018      	movs	r0, r3
 8000338:	f001 f84d 	bl	80013d6 <HAL_GPIO_WritePin>
		 printf("OK\n");
 800033c:	4b1f      	ldr	r3, [pc, #124]	; (80003bc <uart_process_command+0x170>)
 800033e:	0018      	movs	r0, r3
 8000340:	f002 fcc2 	bl	8002cc8 <puts>
}
 8000344:	e028      	b.n	8000398 <uart_process_command+0x14c>
	else if (strcasecmp(token, "STATUS") == 0)
 8000346:	4a1f      	ldr	r2, [pc, #124]	; (80003c4 <uart_process_command+0x178>)
 8000348:	68fb      	ldr	r3, [r7, #12]
 800034a:	0011      	movs	r1, r2
 800034c:	0018      	movs	r0, r3
 800034e:	f002 fcc5 	bl	8002cdc <strcasecmp>
 8000352:	1e03      	subs	r3, r0, #0
 8000354:	d120      	bne.n	8000398 <uart_process_command+0x14c>
		 if (HAL_GPIO_ReadPin(LED0_GPIO_Port,LED0_Pin))//LED1 ON
 8000356:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <uart_process_command+0x168>)
 8000358:	2101      	movs	r1, #1
 800035a:	0018      	movs	r0, r3
 800035c:	f001 f81e 	bl	800139c <HAL_GPIO_ReadPin>
 8000360:	1e03      	subs	r3, r0, #0
 8000362:	d004      	beq.n	800036e <uart_process_command+0x122>
			 printf("LED1 ON\n");
 8000364:	4b18      	ldr	r3, [pc, #96]	; (80003c8 <uart_process_command+0x17c>)
 8000366:	0018      	movs	r0, r3
 8000368:	f002 fcae 	bl	8002cc8 <puts>
 800036c:	e003      	b.n	8000376 <uart_process_command+0x12a>
			 printf("LED1 OFF\n");
 800036e:	4b17      	ldr	r3, [pc, #92]	; (80003cc <uart_process_command+0x180>)
 8000370:	0018      	movs	r0, r3
 8000372:	f002 fca9 	bl	8002cc8 <puts>
		 if (HAL_GPIO_ReadPin(LED1_GPIO_Port,LED1_Pin))//LED1 ON
 8000376:	2390      	movs	r3, #144	; 0x90
 8000378:	05db      	lsls	r3, r3, #23
 800037a:	2110      	movs	r1, #16
 800037c:	0018      	movs	r0, r3
 800037e:	f001 f80d 	bl	800139c <HAL_GPIO_ReadPin>
 8000382:	1e03      	subs	r3, r0, #0
 8000384:	d004      	beq.n	8000390 <uart_process_command+0x144>
		 	 printf("LED2 ON\n");
 8000386:	4b12      	ldr	r3, [pc, #72]	; (80003d0 <uart_process_command+0x184>)
 8000388:	0018      	movs	r0, r3
 800038a:	f002 fc9d 	bl	8002cc8 <puts>
}
 800038e:	e003      	b.n	8000398 <uart_process_command+0x14c>
		 	 printf("LED2 OFF\n");
 8000390:	4b10      	ldr	r3, [pc, #64]	; (80003d4 <uart_process_command+0x188>)
 8000392:	0018      	movs	r0, r3
 8000394:	f002 fc98 	bl	8002cc8 <puts>
}
 8000398:	46c0      	nop			; (mov r8, r8)
 800039a:	46bd      	mov	sp, r7
 800039c:	b004      	add	sp, #16
 800039e:	bd80      	pop	{r7, pc}
 80003a0:	080036c4 	.word	0x080036c4
 80003a4:	080036c8 	.word	0x080036c8
 80003a8:	080036d0 	.word	0x080036d0
 80003ac:	080036e0 	.word	0x080036e0
 80003b0:	080036e8 	.word	0x080036e8
 80003b4:	48000400 	.word	0x48000400
 80003b8:	080036ec 	.word	0x080036ec
 80003bc:	080036f0 	.word	0x080036f0
 80003c0:	080036f4 	.word	0x080036f4
 80003c4:	080036fc 	.word	0x080036fc
 80003c8:	08003704 	.word	0x08003704
 80003cc:	0800370c 	.word	0x0800370c
 80003d0:	08003718 	.word	0x08003718
 80003d4:	08003720 	.word	0x08003720

080003d8 <uart_byte_available>:

#define CMD_BUFFER_LEN 255
static void uart_byte_available(uint8_t c)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b082      	sub	sp, #8
 80003dc:	af00      	add	r7, sp, #0
 80003de:	0002      	movs	r2, r0
 80003e0:	1dfb      	adds	r3, r7, #7
 80003e2:	701a      	strb	r2, [r3, #0]
 static uint16_t cnt;
 static char data[CMD_BUFFER_LEN];
 if (cnt < CMD_BUFFER_LEN && c >= 32 && c <= 126) data[cnt++] = c;
 80003e4:	4b19      	ldr	r3, [pc, #100]	; (800044c <uart_byte_available+0x74>)
 80003e6:	881b      	ldrh	r3, [r3, #0]
 80003e8:	2bfe      	cmp	r3, #254	; 0xfe
 80003ea:	d812      	bhi.n	8000412 <uart_byte_available+0x3a>
 80003ec:	1dfb      	adds	r3, r7, #7
 80003ee:	781b      	ldrb	r3, [r3, #0]
 80003f0:	2b1f      	cmp	r3, #31
 80003f2:	d90e      	bls.n	8000412 <uart_byte_available+0x3a>
 80003f4:	1dfb      	adds	r3, r7, #7
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	2b7e      	cmp	r3, #126	; 0x7e
 80003fa:	d80a      	bhi.n	8000412 <uart_byte_available+0x3a>
 80003fc:	4b13      	ldr	r3, [pc, #76]	; (800044c <uart_byte_available+0x74>)
 80003fe:	881b      	ldrh	r3, [r3, #0]
 8000400:	1c5a      	adds	r2, r3, #1
 8000402:	b291      	uxth	r1, r2
 8000404:	4a11      	ldr	r2, [pc, #68]	; (800044c <uart_byte_available+0x74>)
 8000406:	8011      	strh	r1, [r2, #0]
 8000408:	0019      	movs	r1, r3
 800040a:	4b11      	ldr	r3, [pc, #68]	; (8000450 <uart_byte_available+0x78>)
 800040c:	1dfa      	adds	r2, r7, #7
 800040e:	7812      	ldrb	r2, [r2, #0]
 8000410:	545a      	strb	r2, [r3, r1]
 if ((c == '\n' || c == '\r') && cnt > 0)
 8000412:	1dfb      	adds	r3, r7, #7
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	2b0a      	cmp	r3, #10
 8000418:	d003      	beq.n	8000422 <uart_byte_available+0x4a>
 800041a:	1dfb      	adds	r3, r7, #7
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	2b0d      	cmp	r3, #13
 8000420:	d110      	bne.n	8000444 <uart_byte_available+0x6c>
 8000422:	4b0a      	ldr	r3, [pc, #40]	; (800044c <uart_byte_available+0x74>)
 8000424:	881b      	ldrh	r3, [r3, #0]
 8000426:	2b00      	cmp	r3, #0
 8000428:	d00c      	beq.n	8000444 <uart_byte_available+0x6c>
 {
	 data[cnt] = '\0';
 800042a:	4b08      	ldr	r3, [pc, #32]	; (800044c <uart_byte_available+0x74>)
 800042c:	881b      	ldrh	r3, [r3, #0]
 800042e:	001a      	movs	r2, r3
 8000430:	4b07      	ldr	r3, [pc, #28]	; (8000450 <uart_byte_available+0x78>)
 8000432:	2100      	movs	r1, #0
 8000434:	5499      	strb	r1, [r3, r2]
	 uart_process_command(data);
 8000436:	4b06      	ldr	r3, [pc, #24]	; (8000450 <uart_byte_available+0x78>)
 8000438:	0018      	movs	r0, r3
 800043a:	f7ff ff07 	bl	800024c <uart_process_command>
	 cnt = 0;
 800043e:	4b03      	ldr	r3, [pc, #12]	; (800044c <uart_byte_available+0x74>)
 8000440:	2200      	movs	r2, #0
 8000442:	801a      	strh	r2, [r3, #0]
 }
}
 8000444:	46c0      	nop			; (mov r8, r8)
 8000446:	46bd      	mov	sp, r7
 8000448:	b002      	add	sp, #8
 800044a:	bd80      	pop	{r7, pc}
 800044c:	2000023a 	.word	0x2000023a
 8000450:	2000023c 	.word	0x2000023c

08000454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800045a:	f000 fb55 	bl	8000b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800045e:	f000 f83d 	bl	80004dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000462:	f000 f92b 	bl	80006bc <MX_GPIO_Init>
  MX_DMA_Init();
 8000466:	f000 f90b 	bl	8000680 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800046a:	f000 f8d9 	bl	8000620 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800046e:	f000 f897 	bl	80005a0 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 8000472:	4916      	ldr	r1, [pc, #88]	; (80004cc <main+0x78>)
 8000474:	4b16      	ldr	r3, [pc, #88]	; (80004d0 <main+0x7c>)
 8000476:	2240      	movs	r2, #64	; 0x40
 8000478:	0018      	movs	r0, r3
 800047a:	f001 ff2f 	bl	80022dc <HAL_UART_Receive_DMA>





	  while (uart_rx_read_ptr != uart_rx_write_ptr) //process incoming data
 800047e:	e019      	b.n	80004b4 <main+0x60>
	  {
	   uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 8000480:	4b14      	ldr	r3, [pc, #80]	; (80004d4 <main+0x80>)
 8000482:	881b      	ldrh	r3, [r3, #0]
 8000484:	b29b      	uxth	r3, r3
 8000486:	0019      	movs	r1, r3
 8000488:	1dfb      	adds	r3, r7, #7
 800048a:	4a10      	ldr	r2, [pc, #64]	; (80004cc <main+0x78>)
 800048c:	5c52      	ldrb	r2, [r2, r1]
 800048e:	701a      	strb	r2, [r3, #0]
	   if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 8000490:	4b10      	ldr	r3, [pc, #64]	; (80004d4 <main+0x80>)
 8000492:	881b      	ldrh	r3, [r3, #0]
 8000494:	b29b      	uxth	r3, r3
 8000496:	3301      	adds	r3, #1
 8000498:	b29b      	uxth	r3, r3
 800049a:	4a0e      	ldr	r2, [pc, #56]	; (80004d4 <main+0x80>)
 800049c:	1c19      	adds	r1, r3, #0
 800049e:	8011      	strh	r1, [r2, #0]
 80004a0:	2b3f      	cmp	r3, #63	; 0x3f
 80004a2:	d902      	bls.n	80004aa <main+0x56>
 80004a4:	4b0b      	ldr	r3, [pc, #44]	; (80004d4 <main+0x80>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	801a      	strh	r2, [r3, #0]
	   uart_byte_available(b); // process every received byte with the RX state machine
 80004aa:	1dfb      	adds	r3, r7, #7
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	0018      	movs	r0, r3
 80004b0:	f7ff ff92 	bl	80003d8 <uart_byte_available>
	  while (uart_rx_read_ptr != uart_rx_write_ptr) //process incoming data
 80004b4:	4b07      	ldr	r3, [pc, #28]	; (80004d4 <main+0x80>)
 80004b6:	881b      	ldrh	r3, [r3, #0]
 80004b8:	b29b      	uxth	r3, r3
 80004ba:	0019      	movs	r1, r3
 80004bc:	4b06      	ldr	r3, [pc, #24]	; (80004d8 <main+0x84>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	2240      	movs	r2, #64	; 0x40
 80004c4:	1ad3      	subs	r3, r2, r3
 80004c6:	4299      	cmp	r1, r3
 80004c8:	d1da      	bne.n	8000480 <main+0x2c>
 80004ca:	e7f3      	b.n	80004b4 <main+0x60>
 80004cc:	200001f8 	.word	0x200001f8
 80004d0:	200003d8 	.word	0x200003d8
 80004d4:	20000238 	.word	0x20000238
 80004d8:	20000348 	.word	0x20000348

080004dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004dc:	b590      	push	{r4, r7, lr}
 80004de:	b095      	sub	sp, #84	; 0x54
 80004e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e2:	2420      	movs	r4, #32
 80004e4:	193b      	adds	r3, r7, r4
 80004e6:	0018      	movs	r0, r3
 80004e8:	2330      	movs	r3, #48	; 0x30
 80004ea:	001a      	movs	r2, r3
 80004ec:	2100      	movs	r1, #0
 80004ee:	f002 fb83 	bl	8002bf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f2:	2310      	movs	r3, #16
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	0018      	movs	r0, r3
 80004f8:	2310      	movs	r3, #16
 80004fa:	001a      	movs	r2, r3
 80004fc:	2100      	movs	r1, #0
 80004fe:	f002 fb7b 	bl	8002bf8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000502:	003b      	movs	r3, r7
 8000504:	0018      	movs	r0, r3
 8000506:	2310      	movs	r3, #16
 8000508:	001a      	movs	r2, r3
 800050a:	2100      	movs	r1, #0
 800050c:	f002 fb74 	bl	8002bf8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000510:	0021      	movs	r1, r4
 8000512:	187b      	adds	r3, r7, r1
 8000514:	2202      	movs	r2, #2
 8000516:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000518:	187b      	adds	r3, r7, r1
 800051a:	2201      	movs	r2, #1
 800051c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800051e:	187b      	adds	r3, r7, r1
 8000520:	2210      	movs	r2, #16
 8000522:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2202      	movs	r2, #2
 8000528:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	22a0      	movs	r2, #160	; 0xa0
 8000534:	0392      	lsls	r2, r2, #14
 8000536:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000538:	187b      	adds	r3, r7, r1
 800053a:	2200      	movs	r2, #0
 800053c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	187b      	adds	r3, r7, r1
 8000540:	0018      	movs	r0, r3
 8000542:	f001 f893 	bl	800166c <HAL_RCC_OscConfig>
 8000546:	1e03      	subs	r3, r0, #0
 8000548:	d001      	beq.n	800054e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800054a:	f000 f919 	bl	8000780 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054e:	2110      	movs	r1, #16
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2207      	movs	r2, #7
 8000554:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000556:	187b      	adds	r3, r7, r1
 8000558:	2202      	movs	r2, #2
 800055a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055c:	187b      	adds	r3, r7, r1
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000562:	187b      	adds	r3, r7, r1
 8000564:	2200      	movs	r2, #0
 8000566:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000568:	187b      	adds	r3, r7, r1
 800056a:	2101      	movs	r1, #1
 800056c:	0018      	movs	r0, r3
 800056e:	f001 fb99 	bl	8001ca4 <HAL_RCC_ClockConfig>
 8000572:	1e03      	subs	r3, r0, #0
 8000574:	d001      	beq.n	800057a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000576:	f000 f903 	bl	8000780 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800057a:	003b      	movs	r3, r7
 800057c:	2220      	movs	r2, #32
 800057e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000580:	003b      	movs	r3, r7
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000586:	003b      	movs	r3, r7
 8000588:	0018      	movs	r0, r3
 800058a:	f001 fcdd 	bl	8001f48 <HAL_RCCEx_PeriphCLKConfig>
 800058e:	1e03      	subs	r3, r0, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000592:	f000 f8f5 	bl	8000780 <Error_Handler>
  }
}
 8000596:	46c0      	nop			; (mov r8, r8)
 8000598:	46bd      	mov	sp, r7
 800059a:	b015      	add	sp, #84	; 0x54
 800059c:	bd90      	pop	{r4, r7, pc}
	...

080005a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005a4:	4b1b      	ldr	r3, [pc, #108]	; (8000614 <MX_I2C1_Init+0x74>)
 80005a6:	4a1c      	ldr	r2, [pc, #112]	; (8000618 <MX_I2C1_Init+0x78>)
 80005a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 80005aa:	4b1a      	ldr	r3, [pc, #104]	; (8000614 <MX_I2C1_Init+0x74>)
 80005ac:	4a1b      	ldr	r2, [pc, #108]	; (800061c <MX_I2C1_Init+0x7c>)
 80005ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005b0:	4b18      	ldr	r3, [pc, #96]	; (8000614 <MX_I2C1_Init+0x74>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005b6:	4b17      	ldr	r3, [pc, #92]	; (8000614 <MX_I2C1_Init+0x74>)
 80005b8:	2201      	movs	r2, #1
 80005ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005bc:	4b15      	ldr	r3, [pc, #84]	; (8000614 <MX_I2C1_Init+0x74>)
 80005be:	2200      	movs	r2, #0
 80005c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005c2:	4b14      	ldr	r3, [pc, #80]	; (8000614 <MX_I2C1_Init+0x74>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005c8:	4b12      	ldr	r3, [pc, #72]	; (8000614 <MX_I2C1_Init+0x74>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005ce:	4b11      	ldr	r3, [pc, #68]	; (8000614 <MX_I2C1_Init+0x74>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005d4:	4b0f      	ldr	r3, [pc, #60]	; (8000614 <MX_I2C1_Init+0x74>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005da:	4b0e      	ldr	r3, [pc, #56]	; (8000614 <MX_I2C1_Init+0x74>)
 80005dc:	0018      	movs	r0, r3
 80005de:	f000 ff17 	bl	8001410 <HAL_I2C_Init>
 80005e2:	1e03      	subs	r3, r0, #0
 80005e4:	d001      	beq.n	80005ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005e6:	f000 f8cb 	bl	8000780 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005ea:	4b0a      	ldr	r3, [pc, #40]	; (8000614 <MX_I2C1_Init+0x74>)
 80005ec:	2100      	movs	r1, #0
 80005ee:	0018      	movs	r0, r3
 80005f0:	f000 ffa4 	bl	800153c <HAL_I2CEx_ConfigAnalogFilter>
 80005f4:	1e03      	subs	r3, r0, #0
 80005f6:	d001      	beq.n	80005fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80005f8:	f000 f8c2 	bl	8000780 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005fc:	4b05      	ldr	r3, [pc, #20]	; (8000614 <MX_I2C1_Init+0x74>)
 80005fe:	2100      	movs	r1, #0
 8000600:	0018      	movs	r0, r3
 8000602:	f000 ffe7 	bl	80015d4 <HAL_I2CEx_ConfigDigitalFilter>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d001      	beq.n	800060e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800060a:	f000 f8b9 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	2000038c 	.word	0x2000038c
 8000618:	40005400 	.word	0x40005400
 800061c:	0000020b 	.word	0x0000020b

08000620 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000624:	4b14      	ldr	r3, [pc, #80]	; (8000678 <MX_USART2_UART_Init+0x58>)
 8000626:	4a15      	ldr	r2, [pc, #84]	; (800067c <MX_USART2_UART_Init+0x5c>)
 8000628:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800062a:	4b13      	ldr	r3, [pc, #76]	; (8000678 <MX_USART2_UART_Init+0x58>)
 800062c:	2296      	movs	r2, #150	; 0x96
 800062e:	0212      	lsls	r2, r2, #8
 8000630:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000632:	4b11      	ldr	r3, [pc, #68]	; (8000678 <MX_USART2_UART_Init+0x58>)
 8000634:	2200      	movs	r2, #0
 8000636:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000638:	4b0f      	ldr	r3, [pc, #60]	; (8000678 <MX_USART2_UART_Init+0x58>)
 800063a:	2200      	movs	r2, #0
 800063c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800063e:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <MX_USART2_UART_Init+0x58>)
 8000640:	2200      	movs	r2, #0
 8000642:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <MX_USART2_UART_Init+0x58>)
 8000646:	220c      	movs	r2, #12
 8000648:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800064a:	4b0b      	ldr	r3, [pc, #44]	; (8000678 <MX_USART2_UART_Init+0x58>)
 800064c:	2200      	movs	r2, #0
 800064e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000650:	4b09      	ldr	r3, [pc, #36]	; (8000678 <MX_USART2_UART_Init+0x58>)
 8000652:	2200      	movs	r2, #0
 8000654:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000656:	4b08      	ldr	r3, [pc, #32]	; (8000678 <MX_USART2_UART_Init+0x58>)
 8000658:	2200      	movs	r2, #0
 800065a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800065c:	4b06      	ldr	r3, [pc, #24]	; (8000678 <MX_USART2_UART_Init+0x58>)
 800065e:	2200      	movs	r2, #0
 8000660:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000662:	4b05      	ldr	r3, [pc, #20]	; (8000678 <MX_USART2_UART_Init+0x58>)
 8000664:	0018      	movs	r0, r3
 8000666:	f001 fd3d 	bl	80020e4 <HAL_UART_Init>
 800066a:	1e03      	subs	r3, r0, #0
 800066c:	d001      	beq.n	8000672 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800066e:	f000 f887 	bl	8000780 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000672:	46c0      	nop			; (mov r8, r8)
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200003d8 	.word	0x200003d8
 800067c:	40004400 	.word	0x40004400

08000680 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000686:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <MX_DMA_Init+0x38>)
 8000688:	695a      	ldr	r2, [r3, #20]
 800068a:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <MX_DMA_Init+0x38>)
 800068c:	2101      	movs	r1, #1
 800068e:	430a      	orrs	r2, r1
 8000690:	615a      	str	r2, [r3, #20]
 8000692:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <MX_DMA_Init+0x38>)
 8000694:	695b      	ldr	r3, [r3, #20]
 8000696:	2201      	movs	r2, #1
 8000698:	4013      	ands	r3, r2
 800069a:	607b      	str	r3, [r7, #4]
 800069c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 800069e:	2200      	movs	r2, #0
 80006a0:	2100      	movs	r1, #0
 80006a2:	200b      	movs	r0, #11
 80006a4:	f000 fb40 	bl	8000d28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80006a8:	200b      	movs	r0, #11
 80006aa:	f000 fb52 	bl	8000d52 <HAL_NVIC_EnableIRQ>

}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	b002      	add	sp, #8
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	40021000 	.word	0x40021000

080006bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	240c      	movs	r4, #12
 80006c4:	193b      	adds	r3, r7, r4
 80006c6:	0018      	movs	r0, r3
 80006c8:	2314      	movs	r3, #20
 80006ca:	001a      	movs	r2, r3
 80006cc:	2100      	movs	r1, #0
 80006ce:	f002 fa93 	bl	8002bf8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d2:	4b29      	ldr	r3, [pc, #164]	; (8000778 <MX_GPIO_Init+0xbc>)
 80006d4:	695a      	ldr	r2, [r3, #20]
 80006d6:	4b28      	ldr	r3, [pc, #160]	; (8000778 <MX_GPIO_Init+0xbc>)
 80006d8:	2180      	movs	r1, #128	; 0x80
 80006da:	0289      	lsls	r1, r1, #10
 80006dc:	430a      	orrs	r2, r1
 80006de:	615a      	str	r2, [r3, #20]
 80006e0:	4b25      	ldr	r3, [pc, #148]	; (8000778 <MX_GPIO_Init+0xbc>)
 80006e2:	695a      	ldr	r2, [r3, #20]
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	029b      	lsls	r3, r3, #10
 80006e8:	4013      	ands	r3, r2
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ee:	4b22      	ldr	r3, [pc, #136]	; (8000778 <MX_GPIO_Init+0xbc>)
 80006f0:	695a      	ldr	r2, [r3, #20]
 80006f2:	4b21      	ldr	r3, [pc, #132]	; (8000778 <MX_GPIO_Init+0xbc>)
 80006f4:	2180      	movs	r1, #128	; 0x80
 80006f6:	02c9      	lsls	r1, r1, #11
 80006f8:	430a      	orrs	r2, r1
 80006fa:	615a      	str	r2, [r3, #20]
 80006fc:	4b1e      	ldr	r3, [pc, #120]	; (8000778 <MX_GPIO_Init+0xbc>)
 80006fe:	695a      	ldr	r2, [r3, #20]
 8000700:	2380      	movs	r3, #128	; 0x80
 8000702:	02db      	lsls	r3, r3, #11
 8000704:	4013      	ands	r3, r2
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800070a:	2390      	movs	r3, #144	; 0x90
 800070c:	05db      	lsls	r3, r3, #23
 800070e:	2200      	movs	r2, #0
 8000710:	2110      	movs	r1, #16
 8000712:	0018      	movs	r0, r3
 8000714:	f000 fe5f 	bl	80013d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000718:	4b18      	ldr	r3, [pc, #96]	; (800077c <MX_GPIO_Init+0xc0>)
 800071a:	2200      	movs	r2, #0
 800071c:	2101      	movs	r1, #1
 800071e:	0018      	movs	r0, r3
 8000720:	f000 fe59 	bl	80013d6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000724:	193b      	adds	r3, r7, r4
 8000726:	2210      	movs	r2, #16
 8000728:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072a:	193b      	adds	r3, r7, r4
 800072c:	2201      	movs	r2, #1
 800072e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	193b      	adds	r3, r7, r4
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000736:	193b      	adds	r3, r7, r4
 8000738:	2200      	movs	r2, #0
 800073a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800073c:	193a      	adds	r2, r7, r4
 800073e:	2390      	movs	r3, #144	; 0x90
 8000740:	05db      	lsls	r3, r3, #23
 8000742:	0011      	movs	r1, r2
 8000744:	0018      	movs	r0, r3
 8000746:	f000 fcb9 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 800074a:	0021      	movs	r1, r4
 800074c:	187b      	adds	r3, r7, r1
 800074e:	2201      	movs	r2, #1
 8000750:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2201      	movs	r2, #1
 8000756:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2200      	movs	r2, #0
 8000762:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000764:	187b      	adds	r3, r7, r1
 8000766:	4a05      	ldr	r2, [pc, #20]	; (800077c <MX_GPIO_Init+0xc0>)
 8000768:	0019      	movs	r1, r3
 800076a:	0010      	movs	r0, r2
 800076c:	f000 fca6 	bl	80010bc <HAL_GPIO_Init>

}
 8000770:	46c0      	nop			; (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	b009      	add	sp, #36	; 0x24
 8000776:	bd90      	pop	{r4, r7, pc}
 8000778:	40021000 	.word	0x40021000
 800077c:	48000400 	.word	0x48000400

08000780 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
	...

0800078c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000792:	4b0f      	ldr	r3, [pc, #60]	; (80007d0 <HAL_MspInit+0x44>)
 8000794:	699a      	ldr	r2, [r3, #24]
 8000796:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <HAL_MspInit+0x44>)
 8000798:	2101      	movs	r1, #1
 800079a:	430a      	orrs	r2, r1
 800079c:	619a      	str	r2, [r3, #24]
 800079e:	4b0c      	ldr	r3, [pc, #48]	; (80007d0 <HAL_MspInit+0x44>)
 80007a0:	699b      	ldr	r3, [r3, #24]
 80007a2:	2201      	movs	r2, #1
 80007a4:	4013      	ands	r3, r2
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007aa:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <HAL_MspInit+0x44>)
 80007ac:	69da      	ldr	r2, [r3, #28]
 80007ae:	4b08      	ldr	r3, [pc, #32]	; (80007d0 <HAL_MspInit+0x44>)
 80007b0:	2180      	movs	r1, #128	; 0x80
 80007b2:	0549      	lsls	r1, r1, #21
 80007b4:	430a      	orrs	r2, r1
 80007b6:	61da      	str	r2, [r3, #28]
 80007b8:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <HAL_MspInit+0x44>)
 80007ba:	69da      	ldr	r2, [r3, #28]
 80007bc:	2380      	movs	r3, #128	; 0x80
 80007be:	055b      	lsls	r3, r3, #21
 80007c0:	4013      	ands	r3, r2
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	46bd      	mov	sp, r7
 80007ca:	b002      	add	sp, #8
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	40021000 	.word	0x40021000

080007d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08a      	sub	sp, #40	; 0x28
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007dc:	2314      	movs	r3, #20
 80007de:	18fb      	adds	r3, r7, r3
 80007e0:	0018      	movs	r0, r3
 80007e2:	2314      	movs	r3, #20
 80007e4:	001a      	movs	r2, r3
 80007e6:	2100      	movs	r1, #0
 80007e8:	f002 fa06 	bl	8002bf8 <memset>
  if(hi2c->Instance==I2C1)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	4a1c      	ldr	r2, [pc, #112]	; (8000864 <HAL_I2C_MspInit+0x90>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d131      	bne.n	800085a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	4b1c      	ldr	r3, [pc, #112]	; (8000868 <HAL_I2C_MspInit+0x94>)
 80007f8:	695a      	ldr	r2, [r3, #20]
 80007fa:	4b1b      	ldr	r3, [pc, #108]	; (8000868 <HAL_I2C_MspInit+0x94>)
 80007fc:	2180      	movs	r1, #128	; 0x80
 80007fe:	02c9      	lsls	r1, r1, #11
 8000800:	430a      	orrs	r2, r1
 8000802:	615a      	str	r2, [r3, #20]
 8000804:	4b18      	ldr	r3, [pc, #96]	; (8000868 <HAL_I2C_MspInit+0x94>)
 8000806:	695a      	ldr	r2, [r3, #20]
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	02db      	lsls	r3, r3, #11
 800080c:	4013      	ands	r3, r2
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000812:	2114      	movs	r1, #20
 8000814:	187b      	adds	r3, r7, r1
 8000816:	22c0      	movs	r2, #192	; 0xc0
 8000818:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2212      	movs	r2, #18
 800081e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000820:	187b      	adds	r3, r7, r1
 8000822:	2201      	movs	r2, #1
 8000824:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000826:	187b      	adds	r3, r7, r1
 8000828:	2203      	movs	r2, #3
 800082a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800082c:	187b      	adds	r3, r7, r1
 800082e:	2201      	movs	r2, #1
 8000830:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000832:	187b      	adds	r3, r7, r1
 8000834:	4a0d      	ldr	r2, [pc, #52]	; (800086c <HAL_I2C_MspInit+0x98>)
 8000836:	0019      	movs	r1, r3
 8000838:	0010      	movs	r0, r2
 800083a:	f000 fc3f 	bl	80010bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800083e:	4b0a      	ldr	r3, [pc, #40]	; (8000868 <HAL_I2C_MspInit+0x94>)
 8000840:	69da      	ldr	r2, [r3, #28]
 8000842:	4b09      	ldr	r3, [pc, #36]	; (8000868 <HAL_I2C_MspInit+0x94>)
 8000844:	2180      	movs	r1, #128	; 0x80
 8000846:	0389      	lsls	r1, r1, #14
 8000848:	430a      	orrs	r2, r1
 800084a:	61da      	str	r2, [r3, #28]
 800084c:	4b06      	ldr	r3, [pc, #24]	; (8000868 <HAL_I2C_MspInit+0x94>)
 800084e:	69da      	ldr	r2, [r3, #28]
 8000850:	2380      	movs	r3, #128	; 0x80
 8000852:	039b      	lsls	r3, r3, #14
 8000854:	4013      	ands	r3, r2
 8000856:	60fb      	str	r3, [r7, #12]
 8000858:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	46bd      	mov	sp, r7
 800085e:	b00a      	add	sp, #40	; 0x28
 8000860:	bd80      	pop	{r7, pc}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	40005400 	.word	0x40005400
 8000868:	40021000 	.word	0x40021000
 800086c:	48000400 	.word	0x48000400

08000870 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b08a      	sub	sp, #40	; 0x28
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000878:	2314      	movs	r3, #20
 800087a:	18fb      	adds	r3, r7, r3
 800087c:	0018      	movs	r0, r3
 800087e:	2314      	movs	r3, #20
 8000880:	001a      	movs	r2, r3
 8000882:	2100      	movs	r1, #0
 8000884:	f002 f9b8 	bl	8002bf8 <memset>
  if(huart->Instance==USART2)
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	4a2f      	ldr	r2, [pc, #188]	; (800094c <HAL_UART_MspInit+0xdc>)
 800088e:	4293      	cmp	r3, r2
 8000890:	d158      	bne.n	8000944 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000892:	4b2f      	ldr	r3, [pc, #188]	; (8000950 <HAL_UART_MspInit+0xe0>)
 8000894:	69da      	ldr	r2, [r3, #28]
 8000896:	4b2e      	ldr	r3, [pc, #184]	; (8000950 <HAL_UART_MspInit+0xe0>)
 8000898:	2180      	movs	r1, #128	; 0x80
 800089a:	0289      	lsls	r1, r1, #10
 800089c:	430a      	orrs	r2, r1
 800089e:	61da      	str	r2, [r3, #28]
 80008a0:	4b2b      	ldr	r3, [pc, #172]	; (8000950 <HAL_UART_MspInit+0xe0>)
 80008a2:	69da      	ldr	r2, [r3, #28]
 80008a4:	2380      	movs	r3, #128	; 0x80
 80008a6:	029b      	lsls	r3, r3, #10
 80008a8:	4013      	ands	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
 80008ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	4b28      	ldr	r3, [pc, #160]	; (8000950 <HAL_UART_MspInit+0xe0>)
 80008b0:	695a      	ldr	r2, [r3, #20]
 80008b2:	4b27      	ldr	r3, [pc, #156]	; (8000950 <HAL_UART_MspInit+0xe0>)
 80008b4:	2180      	movs	r1, #128	; 0x80
 80008b6:	0289      	lsls	r1, r1, #10
 80008b8:	430a      	orrs	r2, r1
 80008ba:	615a      	str	r2, [r3, #20]
 80008bc:	4b24      	ldr	r3, [pc, #144]	; (8000950 <HAL_UART_MspInit+0xe0>)
 80008be:	695a      	ldr	r2, [r3, #20]
 80008c0:	2380      	movs	r3, #128	; 0x80
 80008c2:	029b      	lsls	r3, r3, #10
 80008c4:	4013      	ands	r3, r2
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008ca:	2114      	movs	r1, #20
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	220c      	movs	r2, #12
 80008d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2202      	movs	r2, #2
 80008d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2200      	movs	r2, #0
 80008e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2201      	movs	r2, #1
 80008e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ea:	187a      	adds	r2, r7, r1
 80008ec:	2390      	movs	r3, #144	; 0x90
 80008ee:	05db      	lsls	r3, r3, #23
 80008f0:	0011      	movs	r1, r2
 80008f2:	0018      	movs	r0, r3
 80008f4:	f000 fbe2 	bl	80010bc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80008f8:	4b16      	ldr	r3, [pc, #88]	; (8000954 <HAL_UART_MspInit+0xe4>)
 80008fa:	4a17      	ldr	r2, [pc, #92]	; (8000958 <HAL_UART_MspInit+0xe8>)
 80008fc:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80008fe:	4b15      	ldr	r3, [pc, #84]	; (8000954 <HAL_UART_MspInit+0xe4>)
 8000900:	2200      	movs	r2, #0
 8000902:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000904:	4b13      	ldr	r3, [pc, #76]	; (8000954 <HAL_UART_MspInit+0xe4>)
 8000906:	2200      	movs	r2, #0
 8000908:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800090a:	4b12      	ldr	r3, [pc, #72]	; (8000954 <HAL_UART_MspInit+0xe4>)
 800090c:	2280      	movs	r2, #128	; 0x80
 800090e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000910:	4b10      	ldr	r3, [pc, #64]	; (8000954 <HAL_UART_MspInit+0xe4>)
 8000912:	2200      	movs	r2, #0
 8000914:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000916:	4b0f      	ldr	r3, [pc, #60]	; (8000954 <HAL_UART_MspInit+0xe4>)
 8000918:	2200      	movs	r2, #0
 800091a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800091c:	4b0d      	ldr	r3, [pc, #52]	; (8000954 <HAL_UART_MspInit+0xe4>)
 800091e:	2220      	movs	r2, #32
 8000920:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000922:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <HAL_UART_MspInit+0xe4>)
 8000924:	2200      	movs	r2, #0
 8000926:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000928:	4b0a      	ldr	r3, [pc, #40]	; (8000954 <HAL_UART_MspInit+0xe4>)
 800092a:	0018      	movs	r0, r3
 800092c:	f000 fa2e 	bl	8000d8c <HAL_DMA_Init>
 8000930:	1e03      	subs	r3, r0, #0
 8000932:	d001      	beq.n	8000938 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000934:	f7ff ff24 	bl	8000780 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a06      	ldr	r2, [pc, #24]	; (8000954 <HAL_UART_MspInit+0xe4>)
 800093c:	66da      	str	r2, [r3, #108]	; 0x6c
 800093e:	4b05      	ldr	r3, [pc, #20]	; (8000954 <HAL_UART_MspInit+0xe4>)
 8000940:	687a      	ldr	r2, [r7, #4]
 8000942:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b00a      	add	sp, #40	; 0x28
 800094a:	bd80      	pop	{r7, pc}
 800094c:	40004400 	.word	0x40004400
 8000950:	40021000 	.word	0x40021000
 8000954:	20000348 	.word	0x20000348
 8000958:	40020058 	.word	0x40020058

0800095c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000960:	46c0      	nop			; (mov r8, r8)
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}

08000966 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096a:	e7fe      	b.n	800096a <HardFault_Handler+0x4>

0800096c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000970:	46c0      	nop			; (mov r8, r8)
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800097a:	46c0      	nop			; (mov r8, r8)
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}

08000980 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000984:	f000 f908 	bl	8000b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000988:	46c0      	nop			; (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
	...

08000990 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000994:	4b03      	ldr	r3, [pc, #12]	; (80009a4 <DMA1_Channel4_5_IRQHandler+0x14>)
 8000996:	0018      	movs	r0, r3
 8000998:	f000 faa6 	bl	8000ee8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 800099c:	46c0      	nop			; (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	20000348 	.word	0x20000348

080009a8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b086      	sub	sp, #24
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	e00a      	b.n	80009d0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80009ba:	e000      	b.n	80009be <_read+0x16>
 80009bc:	bf00      	nop
 80009be:	0001      	movs	r1, r0
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	1c5a      	adds	r2, r3, #1
 80009c4:	60ba      	str	r2, [r7, #8]
 80009c6:	b2ca      	uxtb	r2, r1
 80009c8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	3301      	adds	r3, #1
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	697a      	ldr	r2, [r7, #20]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	dbf0      	blt.n	80009ba <_read+0x12>
	}

return len;
 80009d8:	687b      	ldr	r3, [r7, #4]
}
 80009da:	0018      	movs	r0, r3
 80009dc:	46bd      	mov	sp, r7
 80009de:	b006      	add	sp, #24
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
	return -1;
 80009ea:	2301      	movs	r3, #1
 80009ec:	425b      	negs	r3, r3
}
 80009ee:	0018      	movs	r0, r3
 80009f0:	46bd      	mov	sp, r7
 80009f2:	b002      	add	sp, #8
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
 80009fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	2280      	movs	r2, #128	; 0x80
 8000a04:	0192      	lsls	r2, r2, #6
 8000a06:	605a      	str	r2, [r3, #4]
	return 0;
 8000a08:	2300      	movs	r3, #0
}
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	b002      	add	sp, #8
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <_isatty>:

int _isatty(int file)
{
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b082      	sub	sp, #8
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
	return 1;
 8000a1a:	2301      	movs	r3, #1
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
	return 0;
 8000a30:	2300      	movs	r3, #0
}
 8000a32:	0018      	movs	r0, r3
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b004      	add	sp, #16
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a44:	4a14      	ldr	r2, [pc, #80]	; (8000a98 <_sbrk+0x5c>)
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <_sbrk+0x60>)
 8000a48:	1ad3      	subs	r3, r2, r3
 8000a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a50:	4b13      	ldr	r3, [pc, #76]	; (8000aa0 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d102      	bne.n	8000a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a58:	4b11      	ldr	r3, [pc, #68]	; (8000aa0 <_sbrk+0x64>)
 8000a5a:	4a12      	ldr	r2, [pc, #72]	; (8000aa4 <_sbrk+0x68>)
 8000a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a5e:	4b10      	ldr	r3, [pc, #64]	; (8000aa0 <_sbrk+0x64>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	18d3      	adds	r3, r2, r3
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d207      	bcs.n	8000a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a6c:	f002 f89a 	bl	8002ba4 <__errno>
 8000a70:	0003      	movs	r3, r0
 8000a72:	220c      	movs	r2, #12
 8000a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a76:	2301      	movs	r3, #1
 8000a78:	425b      	negs	r3, r3
 8000a7a:	e009      	b.n	8000a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a7c:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <_sbrk+0x64>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a82:	4b07      	ldr	r3, [pc, #28]	; (8000aa0 <_sbrk+0x64>)
 8000a84:	681a      	ldr	r2, [r3, #0]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	18d2      	adds	r2, r2, r3
 8000a8a:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <_sbrk+0x64>)
 8000a8c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a8e:	68fb      	ldr	r3, [r7, #12]
}
 8000a90:	0018      	movs	r0, r3
 8000a92:	46bd      	mov	sp, r7
 8000a94:	b006      	add	sp, #24
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20002000 	.word	0x20002000
 8000a9c:	00000400 	.word	0x00000400
 8000aa0:	2000033c 	.word	0x2000033c
 8000aa4:	20000460 	.word	0x20000460

08000aa8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
	...

08000ab4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ab4:	480d      	ldr	r0, [pc, #52]	; (8000aec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ab6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab8:	480d      	ldr	r0, [pc, #52]	; (8000af0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aba:	490e      	ldr	r1, [pc, #56]	; (8000af4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000abc:	4a0e      	ldr	r2, [pc, #56]	; (8000af8 <LoopForever+0xe>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac0:	e002      	b.n	8000ac8 <LoopCopyDataInit>

08000ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac6:	3304      	adds	r3, #4

08000ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000acc:	d3f9      	bcc.n	8000ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ace:	4a0b      	ldr	r2, [pc, #44]	; (8000afc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ad0:	4c0b      	ldr	r4, [pc, #44]	; (8000b00 <LoopForever+0x16>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad4:	e001      	b.n	8000ada <LoopFillZerobss>

08000ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad8:	3204      	adds	r2, #4

08000ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000adc:	d3fb      	bcc.n	8000ad6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ade:	f7ff ffe3 	bl	8000aa8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000ae2:	f002 f865 	bl	8002bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ae6:	f7ff fcb5 	bl	8000454 <main>

08000aea <LoopForever>:

LoopForever:
    b LoopForever
 8000aea:	e7fe      	b.n	8000aea <LoopForever>
  ldr   r0, =_estack
 8000aec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8000af8:	080038dc 	.word	0x080038dc
  ldr r2, =_sbss
 8000afc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8000b00:	20000460 	.word	0x20000460

08000b04 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b04:	e7fe      	b.n	8000b04 <ADC1_IRQHandler>
	...

08000b08 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b0c:	4b07      	ldr	r3, [pc, #28]	; (8000b2c <HAL_Init+0x24>)
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <HAL_Init+0x24>)
 8000b12:	2110      	movs	r1, #16
 8000b14:	430a      	orrs	r2, r1
 8000b16:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000b18:	2000      	movs	r0, #0
 8000b1a:	f000 f809 	bl	8000b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b1e:	f7ff fe35 	bl	800078c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	0018      	movs	r0, r3
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	40022000 	.word	0x40022000

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b590      	push	{r4, r7, lr}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b38:	4b14      	ldr	r3, [pc, #80]	; (8000b8c <HAL_InitTick+0x5c>)
 8000b3a:	681c      	ldr	r4, [r3, #0]
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <HAL_InitTick+0x60>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	0019      	movs	r1, r3
 8000b42:	23fa      	movs	r3, #250	; 0xfa
 8000b44:	0098      	lsls	r0, r3, #2
 8000b46:	f7ff fadf 	bl	8000108 <__udivsi3>
 8000b4a:	0003      	movs	r3, r0
 8000b4c:	0019      	movs	r1, r3
 8000b4e:	0020      	movs	r0, r4
 8000b50:	f7ff fada 	bl	8000108 <__udivsi3>
 8000b54:	0003      	movs	r3, r0
 8000b56:	0018      	movs	r0, r3
 8000b58:	f000 f90b 	bl	8000d72 <HAL_SYSTICK_Config>
 8000b5c:	1e03      	subs	r3, r0, #0
 8000b5e:	d001      	beq.n	8000b64 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b60:	2301      	movs	r3, #1
 8000b62:	e00f      	b.n	8000b84 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2b03      	cmp	r3, #3
 8000b68:	d80b      	bhi.n	8000b82 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6a:	6879      	ldr	r1, [r7, #4]
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	425b      	negs	r3, r3
 8000b70:	2200      	movs	r2, #0
 8000b72:	0018      	movs	r0, r3
 8000b74:	f000 f8d8 	bl	8000d28 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_InitTick+0x64>)
 8000b7a:	687a      	ldr	r2, [r7, #4]
 8000b7c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000b7e:	2300      	movs	r3, #0
 8000b80:	e000      	b.n	8000b84 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
}
 8000b84:	0018      	movs	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b003      	add	sp, #12
 8000b8a:	bd90      	pop	{r4, r7, pc}
 8000b8c:	20000000 	.word	0x20000000
 8000b90:	20000008 	.word	0x20000008
 8000b94:	20000004 	.word	0x20000004

08000b98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b9c:	4b05      	ldr	r3, [pc, #20]	; (8000bb4 <HAL_IncTick+0x1c>)
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	001a      	movs	r2, r3
 8000ba2:	4b05      	ldr	r3, [pc, #20]	; (8000bb8 <HAL_IncTick+0x20>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	18d2      	adds	r2, r2, r3
 8000ba8:	4b03      	ldr	r3, [pc, #12]	; (8000bb8 <HAL_IncTick+0x20>)
 8000baa:	601a      	str	r2, [r3, #0]
}
 8000bac:	46c0      	nop			; (mov r8, r8)
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	46c0      	nop			; (mov r8, r8)
 8000bb4:	20000008 	.word	0x20000008
 8000bb8:	20000458 	.word	0x20000458

08000bbc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc0:	4b02      	ldr	r3, [pc, #8]	; (8000bcc <HAL_GetTick+0x10>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
}
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	20000458 	.word	0x20000458

08000bd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	0002      	movs	r2, r0
 8000bd8:	1dfb      	adds	r3, r7, #7
 8000bda:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bdc:	1dfb      	adds	r3, r7, #7
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	2b7f      	cmp	r3, #127	; 0x7f
 8000be2:	d809      	bhi.n	8000bf8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000be4:	1dfb      	adds	r3, r7, #7
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	001a      	movs	r2, r3
 8000bea:	231f      	movs	r3, #31
 8000bec:	401a      	ands	r2, r3
 8000bee:	4b04      	ldr	r3, [pc, #16]	; (8000c00 <__NVIC_EnableIRQ+0x30>)
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	4091      	lsls	r1, r2
 8000bf4:	000a      	movs	r2, r1
 8000bf6:	601a      	str	r2, [r3, #0]
  }
}
 8000bf8:	46c0      	nop			; (mov r8, r8)
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	b002      	add	sp, #8
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	e000e100 	.word	0xe000e100

08000c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c04:	b590      	push	{r4, r7, lr}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	0002      	movs	r2, r0
 8000c0c:	6039      	str	r1, [r7, #0]
 8000c0e:	1dfb      	adds	r3, r7, #7
 8000c10:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c12:	1dfb      	adds	r3, r7, #7
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	2b7f      	cmp	r3, #127	; 0x7f
 8000c18:	d828      	bhi.n	8000c6c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c1a:	4a2f      	ldr	r2, [pc, #188]	; (8000cd8 <__NVIC_SetPriority+0xd4>)
 8000c1c:	1dfb      	adds	r3, r7, #7
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	b25b      	sxtb	r3, r3
 8000c22:	089b      	lsrs	r3, r3, #2
 8000c24:	33c0      	adds	r3, #192	; 0xc0
 8000c26:	009b      	lsls	r3, r3, #2
 8000c28:	589b      	ldr	r3, [r3, r2]
 8000c2a:	1dfa      	adds	r2, r7, #7
 8000c2c:	7812      	ldrb	r2, [r2, #0]
 8000c2e:	0011      	movs	r1, r2
 8000c30:	2203      	movs	r2, #3
 8000c32:	400a      	ands	r2, r1
 8000c34:	00d2      	lsls	r2, r2, #3
 8000c36:	21ff      	movs	r1, #255	; 0xff
 8000c38:	4091      	lsls	r1, r2
 8000c3a:	000a      	movs	r2, r1
 8000c3c:	43d2      	mvns	r2, r2
 8000c3e:	401a      	ands	r2, r3
 8000c40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	019b      	lsls	r3, r3, #6
 8000c46:	22ff      	movs	r2, #255	; 0xff
 8000c48:	401a      	ands	r2, r3
 8000c4a:	1dfb      	adds	r3, r7, #7
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	0018      	movs	r0, r3
 8000c50:	2303      	movs	r3, #3
 8000c52:	4003      	ands	r3, r0
 8000c54:	00db      	lsls	r3, r3, #3
 8000c56:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c58:	481f      	ldr	r0, [pc, #124]	; (8000cd8 <__NVIC_SetPriority+0xd4>)
 8000c5a:	1dfb      	adds	r3, r7, #7
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	b25b      	sxtb	r3, r3
 8000c60:	089b      	lsrs	r3, r3, #2
 8000c62:	430a      	orrs	r2, r1
 8000c64:	33c0      	adds	r3, #192	; 0xc0
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c6a:	e031      	b.n	8000cd0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c6c:	4a1b      	ldr	r2, [pc, #108]	; (8000cdc <__NVIC_SetPriority+0xd8>)
 8000c6e:	1dfb      	adds	r3, r7, #7
 8000c70:	781b      	ldrb	r3, [r3, #0]
 8000c72:	0019      	movs	r1, r3
 8000c74:	230f      	movs	r3, #15
 8000c76:	400b      	ands	r3, r1
 8000c78:	3b08      	subs	r3, #8
 8000c7a:	089b      	lsrs	r3, r3, #2
 8000c7c:	3306      	adds	r3, #6
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	18d3      	adds	r3, r2, r3
 8000c82:	3304      	adds	r3, #4
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	1dfa      	adds	r2, r7, #7
 8000c88:	7812      	ldrb	r2, [r2, #0]
 8000c8a:	0011      	movs	r1, r2
 8000c8c:	2203      	movs	r2, #3
 8000c8e:	400a      	ands	r2, r1
 8000c90:	00d2      	lsls	r2, r2, #3
 8000c92:	21ff      	movs	r1, #255	; 0xff
 8000c94:	4091      	lsls	r1, r2
 8000c96:	000a      	movs	r2, r1
 8000c98:	43d2      	mvns	r2, r2
 8000c9a:	401a      	ands	r2, r3
 8000c9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	019b      	lsls	r3, r3, #6
 8000ca2:	22ff      	movs	r2, #255	; 0xff
 8000ca4:	401a      	ands	r2, r3
 8000ca6:	1dfb      	adds	r3, r7, #7
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	0018      	movs	r0, r3
 8000cac:	2303      	movs	r3, #3
 8000cae:	4003      	ands	r3, r0
 8000cb0:	00db      	lsls	r3, r3, #3
 8000cb2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cb4:	4809      	ldr	r0, [pc, #36]	; (8000cdc <__NVIC_SetPriority+0xd8>)
 8000cb6:	1dfb      	adds	r3, r7, #7
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	001c      	movs	r4, r3
 8000cbc:	230f      	movs	r3, #15
 8000cbe:	4023      	ands	r3, r4
 8000cc0:	3b08      	subs	r3, #8
 8000cc2:	089b      	lsrs	r3, r3, #2
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	3306      	adds	r3, #6
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	18c3      	adds	r3, r0, r3
 8000ccc:	3304      	adds	r3, #4
 8000cce:	601a      	str	r2, [r3, #0]
}
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b003      	add	sp, #12
 8000cd6:	bd90      	pop	{r4, r7, pc}
 8000cd8:	e000e100 	.word	0xe000e100
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3b01      	subs	r3, #1
 8000cec:	4a0c      	ldr	r2, [pc, #48]	; (8000d20 <SysTick_Config+0x40>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d901      	bls.n	8000cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e010      	b.n	8000d18 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cf6:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <SysTick_Config+0x44>)
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	3a01      	subs	r2, #1
 8000cfc:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cfe:	2301      	movs	r3, #1
 8000d00:	425b      	negs	r3, r3
 8000d02:	2103      	movs	r1, #3
 8000d04:	0018      	movs	r0, r3
 8000d06:	f7ff ff7d 	bl	8000c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <SysTick_Config+0x44>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d10:	4b04      	ldr	r3, [pc, #16]	; (8000d24 <SysTick_Config+0x44>)
 8000d12:	2207      	movs	r2, #7
 8000d14:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d16:	2300      	movs	r3, #0
}
 8000d18:	0018      	movs	r0, r3
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b002      	add	sp, #8
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	00ffffff 	.word	0x00ffffff
 8000d24:	e000e010 	.word	0xe000e010

08000d28 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60b9      	str	r1, [r7, #8]
 8000d30:	607a      	str	r2, [r7, #4]
 8000d32:	210f      	movs	r1, #15
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	1c02      	adds	r2, r0, #0
 8000d38:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	187b      	adds	r3, r7, r1
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	b25b      	sxtb	r3, r3
 8000d42:	0011      	movs	r1, r2
 8000d44:	0018      	movs	r0, r3
 8000d46:	f7ff ff5d 	bl	8000c04 <__NVIC_SetPriority>
}
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b004      	add	sp, #16
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	0002      	movs	r2, r0
 8000d5a:	1dfb      	adds	r3, r7, #7
 8000d5c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	b25b      	sxtb	r3, r3
 8000d64:	0018      	movs	r0, r3
 8000d66:	f7ff ff33 	bl	8000bd0 <__NVIC_EnableIRQ>
}
 8000d6a:	46c0      	nop			; (mov r8, r8)
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	b002      	add	sp, #8
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b082      	sub	sp, #8
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f7ff ffaf 	bl	8000ce0 <SysTick_Config>
 8000d82:	0003      	movs	r3, r0
}
 8000d84:	0018      	movs	r0, r3
 8000d86:	46bd      	mov	sp, r7
 8000d88:	b002      	add	sp, #8
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000d94:	2300      	movs	r3, #0
 8000d96:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d101      	bne.n	8000da2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	e036      	b.n	8000e10 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2221      	movs	r2, #33	; 0x21
 8000da6:	2102      	movs	r1, #2
 8000da8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	4a18      	ldr	r2, [pc, #96]	; (8000e18 <HAL_DMA_Init+0x8c>)
 8000db6:	4013      	ands	r3, r2
 8000db8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000dc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	68db      	ldr	r3, [r3, #12]
 8000dc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000dce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	695b      	ldr	r3, [r3, #20]
 8000dd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dda:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	69db      	ldr	r3, [r3, #28]
 8000de0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000de2:	68fa      	ldr	r2, [r7, #12]
 8000de4:	4313      	orrs	r3, r2
 8000de6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	68fa      	ldr	r2, [r7, #12]
 8000dee:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	0018      	movs	r0, r3
 8000df4:	f000 f946 	bl	8001084 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2221      	movs	r2, #33	; 0x21
 8000e02:	2101      	movs	r1, #1
 8000e04:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2220      	movs	r2, #32
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000e0e:	2300      	movs	r3, #0
}  
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b004      	add	sp, #16
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	ffffc00f 	.word	0xffffc00f

08000e1c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
 8000e28:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000e2a:	2317      	movs	r3, #23
 8000e2c:	18fb      	adds	r3, r7, r3
 8000e2e:	2200      	movs	r2, #0
 8000e30:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	2220      	movs	r2, #32
 8000e36:	5c9b      	ldrb	r3, [r3, r2]
 8000e38:	2b01      	cmp	r3, #1
 8000e3a:	d101      	bne.n	8000e40 <HAL_DMA_Start_IT+0x24>
 8000e3c:	2302      	movs	r3, #2
 8000e3e:	e04f      	b.n	8000ee0 <HAL_DMA_Start_IT+0xc4>
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	2220      	movs	r2, #32
 8000e44:	2101      	movs	r1, #1
 8000e46:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	2221      	movs	r2, #33	; 0x21
 8000e4c:	5c9b      	ldrb	r3, [r3, r2]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d13a      	bne.n	8000eca <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	2221      	movs	r2, #33	; 0x21
 8000e58:	2102      	movs	r1, #2
 8000e5a:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	438a      	bics	r2, r1
 8000e70:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	68b9      	ldr	r1, [r7, #8]
 8000e78:	68f8      	ldr	r0, [r7, #12]
 8000e7a:	f000 f8d7 	bl	800102c <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d008      	beq.n	8000e98 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	210e      	movs	r1, #14
 8000e92:	430a      	orrs	r2, r1
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	e00f      	b.n	8000eb8 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	210a      	movs	r1, #10
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2104      	movs	r1, #4
 8000eb4:	438a      	bics	r2, r1
 8000eb6:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	e007      	b.n	8000eda <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	2220      	movs	r2, #32
 8000ece:	2100      	movs	r1, #0
 8000ed0:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000ed2:	2317      	movs	r3, #23
 8000ed4:	18fb      	adds	r3, r7, r3
 8000ed6:	2202      	movs	r2, #2
 8000ed8:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000eda:	2317      	movs	r3, #23
 8000edc:	18fb      	adds	r3, r7, r3
 8000ede:	781b      	ldrb	r3, [r3, #0]
} 
 8000ee0:	0018      	movs	r0, r3
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	b006      	add	sp, #24
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f04:	2204      	movs	r2, #4
 8000f06:	409a      	lsls	r2, r3
 8000f08:	0013      	movs	r3, r2
 8000f0a:	68fa      	ldr	r2, [r7, #12]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d024      	beq.n	8000f5a <HAL_DMA_IRQHandler+0x72>
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	2204      	movs	r2, #4
 8000f14:	4013      	ands	r3, r2
 8000f16:	d020      	beq.n	8000f5a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2220      	movs	r2, #32
 8000f20:	4013      	ands	r3, r2
 8000f22:	d107      	bne.n	8000f34 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	2104      	movs	r1, #4
 8000f30:	438a      	bics	r2, r1
 8000f32:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f3c:	2104      	movs	r1, #4
 8000f3e:	4091      	lsls	r1, r2
 8000f40:	000a      	movs	r2, r1
 8000f42:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d100      	bne.n	8000f4e <HAL_DMA_IRQHandler+0x66>
 8000f4c:	e06a      	b.n	8001024 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	0010      	movs	r0, r2
 8000f56:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8000f58:	e064      	b.n	8001024 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5e:	2202      	movs	r2, #2
 8000f60:	409a      	lsls	r2, r3
 8000f62:	0013      	movs	r3, r2
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	4013      	ands	r3, r2
 8000f68:	d02b      	beq.n	8000fc2 <HAL_DMA_IRQHandler+0xda>
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4013      	ands	r3, r2
 8000f70:	d027      	beq.n	8000fc2 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2220      	movs	r2, #32
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	d10b      	bne.n	8000f96 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	210a      	movs	r1, #10
 8000f8a:	438a      	bics	r2, r1
 8000f8c:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	2221      	movs	r2, #33	; 0x21
 8000f92:	2101      	movs	r1, #1
 8000f94:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f9e:	2102      	movs	r1, #2
 8000fa0:	4091      	lsls	r1, r2
 8000fa2:	000a      	movs	r2, r1
 8000fa4:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2220      	movs	r2, #32
 8000faa:	2100      	movs	r1, #0
 8000fac:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d036      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	0010      	movs	r0, r2
 8000fbe:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8000fc0:	e030      	b.n	8001024 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc6:	2208      	movs	r2, #8
 8000fc8:	409a      	lsls	r2, r3
 8000fca:	0013      	movs	r3, r2
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	4013      	ands	r3, r2
 8000fd0:	d028      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13c>
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	2208      	movs	r2, #8
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d024      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	210e      	movs	r1, #14
 8000fe6:	438a      	bics	r2, r1
 8000fe8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	4091      	lsls	r1, r2
 8000ff6:	000a      	movs	r2, r1
 8000ff8:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2221      	movs	r2, #33	; 0x21
 8001004:	2101      	movs	r1, #1
 8001006:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2220      	movs	r2, #32
 800100c:	2100      	movs	r1, #0
 800100e:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001014:	2b00      	cmp	r3, #0
 8001016:	d005      	beq.n	8001024 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	0010      	movs	r0, r2
 8001020:	4798      	blx	r3
    }
   }
}  
 8001022:	e7ff      	b.n	8001024 <HAL_DMA_IRQHandler+0x13c>
 8001024:	46c0      	nop			; (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	b004      	add	sp, #16
 800102a:	bd80      	pop	{r7, pc}

0800102c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
 8001038:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001042:	2101      	movs	r1, #1
 8001044:	4091      	lsls	r1, r2
 8001046:	000a      	movs	r2, r1
 8001048:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	683a      	ldr	r2, [r7, #0]
 8001050:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2b10      	cmp	r3, #16
 8001058:	d108      	bne.n	800106c <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	68ba      	ldr	r2, [r7, #8]
 8001068:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800106a:	e007      	b.n	800107c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	60da      	str	r2, [r3, #12]
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b004      	add	sp, #16
 8001082:	bd80      	pop	{r7, pc}

08001084 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a08      	ldr	r2, [pc, #32]	; (80010b4 <DMA_CalcBaseAndBitshift+0x30>)
 8001092:	4694      	mov	ip, r2
 8001094:	4463      	add	r3, ip
 8001096:	2114      	movs	r1, #20
 8001098:	0018      	movs	r0, r3
 800109a:	f7ff f835 	bl	8000108 <__udivsi3>
 800109e:	0003      	movs	r3, r0
 80010a0:	009a      	lsls	r2, r3, #2
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4a03      	ldr	r2, [pc, #12]	; (80010b8 <DMA_CalcBaseAndBitshift+0x34>)
 80010aa:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80010ac:	46c0      	nop			; (mov r8, r8)
 80010ae:	46bd      	mov	sp, r7
 80010b0:	b002      	add	sp, #8
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	bffdfff8 	.word	0xbffdfff8
 80010b8:	40020000 	.word	0x40020000

080010bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ca:	e14f      	b.n	800136c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2101      	movs	r1, #1
 80010d2:	697a      	ldr	r2, [r7, #20]
 80010d4:	4091      	lsls	r1, r2
 80010d6:	000a      	movs	r2, r1
 80010d8:	4013      	ands	r3, r2
 80010da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d100      	bne.n	80010e4 <HAL_GPIO_Init+0x28>
 80010e2:	e140      	b.n	8001366 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d00b      	beq.n	8001104 <HAL_GPIO_Init+0x48>
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d007      	beq.n	8001104 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010f8:	2b11      	cmp	r3, #17
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b12      	cmp	r3, #18
 8001102:	d130      	bne.n	8001166 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	2203      	movs	r2, #3
 8001110:	409a      	lsls	r2, r3
 8001112:	0013      	movs	r3, r2
 8001114:	43da      	mvns	r2, r3
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4013      	ands	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	68da      	ldr	r2, [r3, #12]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	409a      	lsls	r2, r3
 8001126:	0013      	movs	r3, r2
 8001128:	693a      	ldr	r2, [r7, #16]
 800112a:	4313      	orrs	r3, r2
 800112c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	693a      	ldr	r2, [r7, #16]
 8001132:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800113a:	2201      	movs	r2, #1
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	409a      	lsls	r2, r3
 8001140:	0013      	movs	r3, r2
 8001142:	43da      	mvns	r2, r3
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	4013      	ands	r3, r2
 8001148:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	091b      	lsrs	r3, r3, #4
 8001150:	2201      	movs	r2, #1
 8001152:	401a      	ands	r2, r3
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	409a      	lsls	r2, r3
 8001158:	0013      	movs	r3, r2
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	4313      	orrs	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	693a      	ldr	r2, [r7, #16]
 8001164:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	2203      	movs	r2, #3
 8001172:	409a      	lsls	r2, r3
 8001174:	0013      	movs	r3, r2
 8001176:	43da      	mvns	r2, r3
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	4013      	ands	r3, r2
 800117c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	689a      	ldr	r2, [r3, #8]
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	409a      	lsls	r2, r3
 8001188:	0013      	movs	r3, r2
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	4313      	orrs	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2b02      	cmp	r3, #2
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0xea>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b12      	cmp	r3, #18
 80011a4:	d123      	bne.n	80011ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	08da      	lsrs	r2, r3, #3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	3208      	adds	r2, #8
 80011ae:	0092      	lsls	r2, r2, #2
 80011b0:	58d3      	ldr	r3, [r2, r3]
 80011b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	2207      	movs	r2, #7
 80011b8:	4013      	ands	r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	220f      	movs	r2, #15
 80011be:	409a      	lsls	r2, r3
 80011c0:	0013      	movs	r3, r2
 80011c2:	43da      	mvns	r2, r3
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	691a      	ldr	r2, [r3, #16]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	2107      	movs	r1, #7
 80011d2:	400b      	ands	r3, r1
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	409a      	lsls	r2, r3
 80011d8:	0013      	movs	r3, r2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	08da      	lsrs	r2, r3, #3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3208      	adds	r2, #8
 80011e8:	0092      	lsls	r2, r2, #2
 80011ea:	6939      	ldr	r1, [r7, #16]
 80011ec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	005b      	lsls	r3, r3, #1
 80011f8:	2203      	movs	r2, #3
 80011fa:	409a      	lsls	r2, r3
 80011fc:	0013      	movs	r3, r2
 80011fe:	43da      	mvns	r2, r3
 8001200:	693b      	ldr	r3, [r7, #16]
 8001202:	4013      	ands	r3, r2
 8001204:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	2203      	movs	r2, #3
 800120c:	401a      	ands	r2, r3
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	409a      	lsls	r2, r3
 8001214:	0013      	movs	r3, r2
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	4313      	orrs	r3, r2
 800121a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	685a      	ldr	r2, [r3, #4]
 8001226:	2380      	movs	r3, #128	; 0x80
 8001228:	055b      	lsls	r3, r3, #21
 800122a:	4013      	ands	r3, r2
 800122c:	d100      	bne.n	8001230 <HAL_GPIO_Init+0x174>
 800122e:	e09a      	b.n	8001366 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001230:	4b54      	ldr	r3, [pc, #336]	; (8001384 <HAL_GPIO_Init+0x2c8>)
 8001232:	699a      	ldr	r2, [r3, #24]
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <HAL_GPIO_Init+0x2c8>)
 8001236:	2101      	movs	r1, #1
 8001238:	430a      	orrs	r2, r1
 800123a:	619a      	str	r2, [r3, #24]
 800123c:	4b51      	ldr	r3, [pc, #324]	; (8001384 <HAL_GPIO_Init+0x2c8>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	2201      	movs	r2, #1
 8001242:	4013      	ands	r3, r2
 8001244:	60bb      	str	r3, [r7, #8]
 8001246:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001248:	4a4f      	ldr	r2, [pc, #316]	; (8001388 <HAL_GPIO_Init+0x2cc>)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	089b      	lsrs	r3, r3, #2
 800124e:	3302      	adds	r3, #2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	589b      	ldr	r3, [r3, r2]
 8001254:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	2203      	movs	r2, #3
 800125a:	4013      	ands	r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	220f      	movs	r2, #15
 8001260:	409a      	lsls	r2, r3
 8001262:	0013      	movs	r3, r2
 8001264:	43da      	mvns	r2, r3
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	4013      	ands	r3, r2
 800126a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800126c:	687a      	ldr	r2, [r7, #4]
 800126e:	2390      	movs	r3, #144	; 0x90
 8001270:	05db      	lsls	r3, r3, #23
 8001272:	429a      	cmp	r2, r3
 8001274:	d013      	beq.n	800129e <HAL_GPIO_Init+0x1e2>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a44      	ldr	r2, [pc, #272]	; (800138c <HAL_GPIO_Init+0x2d0>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d00d      	beq.n	800129a <HAL_GPIO_Init+0x1de>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a43      	ldr	r2, [pc, #268]	; (8001390 <HAL_GPIO_Init+0x2d4>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d007      	beq.n	8001296 <HAL_GPIO_Init+0x1da>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a42      	ldr	r2, [pc, #264]	; (8001394 <HAL_GPIO_Init+0x2d8>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d101      	bne.n	8001292 <HAL_GPIO_Init+0x1d6>
 800128e:	2303      	movs	r3, #3
 8001290:	e006      	b.n	80012a0 <HAL_GPIO_Init+0x1e4>
 8001292:	2305      	movs	r3, #5
 8001294:	e004      	b.n	80012a0 <HAL_GPIO_Init+0x1e4>
 8001296:	2302      	movs	r3, #2
 8001298:	e002      	b.n	80012a0 <HAL_GPIO_Init+0x1e4>
 800129a:	2301      	movs	r3, #1
 800129c:	e000      	b.n	80012a0 <HAL_GPIO_Init+0x1e4>
 800129e:	2300      	movs	r3, #0
 80012a0:	697a      	ldr	r2, [r7, #20]
 80012a2:	2103      	movs	r1, #3
 80012a4:	400a      	ands	r2, r1
 80012a6:	0092      	lsls	r2, r2, #2
 80012a8:	4093      	lsls	r3, r2
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80012b0:	4935      	ldr	r1, [pc, #212]	; (8001388 <HAL_GPIO_Init+0x2cc>)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	089b      	lsrs	r3, r3, #2
 80012b6:	3302      	adds	r3, #2
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	693a      	ldr	r2, [r7, #16]
 80012bc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012be:	4b36      	ldr	r3, [pc, #216]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	43da      	mvns	r2, r3
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	4013      	ands	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	2380      	movs	r3, #128	; 0x80
 80012d4:	025b      	lsls	r3, r3, #9
 80012d6:	4013      	ands	r3, r2
 80012d8:	d003      	beq.n	80012e2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	4313      	orrs	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80012e2:	4b2d      	ldr	r3, [pc, #180]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 80012e4:	693a      	ldr	r2, [r7, #16]
 80012e6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80012e8:	4b2b      	ldr	r3, [pc, #172]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	43da      	mvns	r2, r3
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	4013      	ands	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685a      	ldr	r2, [r3, #4]
 80012fc:	2380      	movs	r3, #128	; 0x80
 80012fe:	029b      	lsls	r3, r3, #10
 8001300:	4013      	ands	r3, r2
 8001302:	d003      	beq.n	800130c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001304:	693a      	ldr	r2, [r7, #16]
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	4313      	orrs	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800130c:	4b22      	ldr	r3, [pc, #136]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001312:	4b21      	ldr	r3, [pc, #132]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 8001314:	689b      	ldr	r3, [r3, #8]
 8001316:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	43da      	mvns	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	2380      	movs	r3, #128	; 0x80
 8001328:	035b      	lsls	r3, r3, #13
 800132a:	4013      	ands	r3, r2
 800132c:	d003      	beq.n	8001336 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001336:	4b18      	ldr	r3, [pc, #96]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800133c:	4b16      	ldr	r3, [pc, #88]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	43da      	mvns	r2, r3
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	4013      	ands	r3, r2
 800134a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685a      	ldr	r2, [r3, #4]
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	039b      	lsls	r3, r3, #14
 8001354:	4013      	ands	r3, r2
 8001356:	d003      	beq.n	8001360 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001358:	693a      	ldr	r2, [r7, #16]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	4313      	orrs	r3, r2
 800135e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001360:	4b0d      	ldr	r3, [pc, #52]	; (8001398 <HAL_GPIO_Init+0x2dc>)
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	3301      	adds	r3, #1
 800136a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681a      	ldr	r2, [r3, #0]
 8001370:	697b      	ldr	r3, [r7, #20]
 8001372:	40da      	lsrs	r2, r3
 8001374:	1e13      	subs	r3, r2, #0
 8001376:	d000      	beq.n	800137a <HAL_GPIO_Init+0x2be>
 8001378:	e6a8      	b.n	80010cc <HAL_GPIO_Init+0x10>
  } 
}
 800137a:	46c0      	nop			; (mov r8, r8)
 800137c:	46bd      	mov	sp, r7
 800137e:	b006      	add	sp, #24
 8001380:	bd80      	pop	{r7, pc}
 8001382:	46c0      	nop			; (mov r8, r8)
 8001384:	40021000 	.word	0x40021000
 8001388:	40010000 	.word	0x40010000
 800138c:	48000400 	.word	0x48000400
 8001390:	48000800 	.word	0x48000800
 8001394:	48000c00 	.word	0x48000c00
 8001398:	40010400 	.word	0x40010400

0800139c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	000a      	movs	r2, r1
 80013a6:	1cbb      	adds	r3, r7, #2
 80013a8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	691b      	ldr	r3, [r3, #16]
 80013ae:	1cba      	adds	r2, r7, #2
 80013b0:	8812      	ldrh	r2, [r2, #0]
 80013b2:	4013      	ands	r3, r2
 80013b4:	d004      	beq.n	80013c0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80013b6:	230f      	movs	r3, #15
 80013b8:	18fb      	adds	r3, r7, r3
 80013ba:	2201      	movs	r2, #1
 80013bc:	701a      	strb	r2, [r3, #0]
 80013be:	e003      	b.n	80013c8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80013c0:	230f      	movs	r3, #15
 80013c2:	18fb      	adds	r3, r7, r3
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80013c8:	230f      	movs	r3, #15
 80013ca:	18fb      	adds	r3, r7, r3
 80013cc:	781b      	ldrb	r3, [r3, #0]
  }
 80013ce:	0018      	movs	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b004      	add	sp, #16
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013d6:	b580      	push	{r7, lr}
 80013d8:	b082      	sub	sp, #8
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
 80013de:	0008      	movs	r0, r1
 80013e0:	0011      	movs	r1, r2
 80013e2:	1cbb      	adds	r3, r7, #2
 80013e4:	1c02      	adds	r2, r0, #0
 80013e6:	801a      	strh	r2, [r3, #0]
 80013e8:	1c7b      	adds	r3, r7, #1
 80013ea:	1c0a      	adds	r2, r1, #0
 80013ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013ee:	1c7b      	adds	r3, r7, #1
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d004      	beq.n	8001400 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013f6:	1cbb      	adds	r3, r7, #2
 80013f8:	881a      	ldrh	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013fe:	e003      	b.n	8001408 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001400:	1cbb      	adds	r3, r7, #2
 8001402:	881a      	ldrh	r2, [r3, #0]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001408:	46c0      	nop			; (mov r8, r8)
 800140a:	46bd      	mov	sp, r7
 800140c:	b002      	add	sp, #8
 800140e:	bd80      	pop	{r7, pc}

08001410 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e082      	b.n	8001528 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2241      	movs	r2, #65	; 0x41
 8001426:	5c9b      	ldrb	r3, [r3, r2]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d107      	bne.n	800143e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2240      	movs	r2, #64	; 0x40
 8001432:	2100      	movs	r1, #0
 8001434:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	0018      	movs	r0, r3
 800143a:	f7ff f9cb 	bl	80007d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2241      	movs	r2, #65	; 0x41
 8001442:	2124      	movs	r1, #36	; 0x24
 8001444:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2101      	movs	r1, #1
 8001452:	438a      	bics	r2, r1
 8001454:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4934      	ldr	r1, [pc, #208]	; (8001530 <HAL_I2C_Init+0x120>)
 8001460:	400a      	ands	r2, r1
 8001462:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	689a      	ldr	r2, [r3, #8]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4931      	ldr	r1, [pc, #196]	; (8001534 <HAL_I2C_Init+0x124>)
 8001470:	400a      	ands	r2, r1
 8001472:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d108      	bne.n	800148e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	689a      	ldr	r2, [r3, #8]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2180      	movs	r1, #128	; 0x80
 8001486:	0209      	lsls	r1, r1, #8
 8001488:	430a      	orrs	r2, r1
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	e007      	b.n	800149e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689a      	ldr	r2, [r3, #8]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2184      	movs	r1, #132	; 0x84
 8001498:	0209      	lsls	r1, r1, #8
 800149a:	430a      	orrs	r2, r1
 800149c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d104      	bne.n	80014b0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2280      	movs	r2, #128	; 0x80
 80014ac:	0112      	lsls	r2, r2, #4
 80014ae:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	491f      	ldr	r1, [pc, #124]	; (8001538 <HAL_I2C_Init+0x128>)
 80014bc:	430a      	orrs	r2, r1
 80014be:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	68da      	ldr	r2, [r3, #12]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	491a      	ldr	r1, [pc, #104]	; (8001534 <HAL_I2C_Init+0x124>)
 80014cc:	400a      	ands	r2, r1
 80014ce:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	691a      	ldr	r2, [r3, #16]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	431a      	orrs	r2, r3
 80014da:	0011      	movs	r1, r2
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	021a      	lsls	r2, r3, #8
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	69d9      	ldr	r1, [r3, #28]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a1a      	ldr	r2, [r3, #32]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	430a      	orrs	r2, r1
 80014f8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2101      	movs	r1, #1
 8001506:	430a      	orrs	r2, r1
 8001508:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2241      	movs	r2, #65	; 0x41
 8001514:	2120      	movs	r1, #32
 8001516:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2242      	movs	r2, #66	; 0x42
 8001522:	2100      	movs	r1, #0
 8001524:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001526:	2300      	movs	r3, #0
}
 8001528:	0018      	movs	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	b002      	add	sp, #8
 800152e:	bd80      	pop	{r7, pc}
 8001530:	f0ffffff 	.word	0xf0ffffff
 8001534:	ffff7fff 	.word	0xffff7fff
 8001538:	02008000 	.word	0x02008000

0800153c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2241      	movs	r2, #65	; 0x41
 800154a:	5c9b      	ldrb	r3, [r3, r2]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b20      	cmp	r3, #32
 8001550:	d138      	bne.n	80015c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2240      	movs	r2, #64	; 0x40
 8001556:	5c9b      	ldrb	r3, [r3, r2]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d101      	bne.n	8001560 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800155c:	2302      	movs	r3, #2
 800155e:	e032      	b.n	80015c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2240      	movs	r2, #64	; 0x40
 8001564:	2101      	movs	r1, #1
 8001566:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2241      	movs	r2, #65	; 0x41
 800156c:	2124      	movs	r1, #36	; 0x24
 800156e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2101      	movs	r1, #1
 800157c:	438a      	bics	r2, r1
 800157e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4911      	ldr	r1, [pc, #68]	; (80015d0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800158c:	400a      	ands	r2, r1
 800158e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6819      	ldr	r1, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	430a      	orrs	r2, r1
 800159e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2101      	movs	r1, #1
 80015ac:	430a      	orrs	r2, r1
 80015ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2241      	movs	r2, #65	; 0x41
 80015b4:	2120      	movs	r1, #32
 80015b6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2240      	movs	r2, #64	; 0x40
 80015bc:	2100      	movs	r1, #0
 80015be:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80015c0:	2300      	movs	r3, #0
 80015c2:	e000      	b.n	80015c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80015c4:	2302      	movs	r3, #2
  }
}
 80015c6:	0018      	movs	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b002      	add	sp, #8
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	46c0      	nop			; (mov r8, r8)
 80015d0:	ffffefff 	.word	0xffffefff

080015d4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2241      	movs	r2, #65	; 0x41
 80015e2:	5c9b      	ldrb	r3, [r3, r2]
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b20      	cmp	r3, #32
 80015e8:	d139      	bne.n	800165e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2240      	movs	r2, #64	; 0x40
 80015ee:	5c9b      	ldrb	r3, [r3, r2]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d101      	bne.n	80015f8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80015f4:	2302      	movs	r3, #2
 80015f6:	e033      	b.n	8001660 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2240      	movs	r2, #64	; 0x40
 80015fc:	2101      	movs	r1, #1
 80015fe:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2241      	movs	r2, #65	; 0x41
 8001604:	2124      	movs	r1, #36	; 0x24
 8001606:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2101      	movs	r1, #1
 8001614:	438a      	bics	r2, r1
 8001616:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4a11      	ldr	r2, [pc, #68]	; (8001668 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001624:	4013      	ands	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	021b      	lsls	r3, r3, #8
 800162c:	68fa      	ldr	r2, [r7, #12]
 800162e:	4313      	orrs	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	68fa      	ldr	r2, [r7, #12]
 8001638:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2101      	movs	r1, #1
 8001646:	430a      	orrs	r2, r1
 8001648:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2241      	movs	r2, #65	; 0x41
 800164e:	2120      	movs	r1, #32
 8001650:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2240      	movs	r2, #64	; 0x40
 8001656:	2100      	movs	r1, #0
 8001658:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800165a:	2300      	movs	r3, #0
 800165c:	e000      	b.n	8001660 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800165e:	2302      	movs	r3, #2
  }
}
 8001660:	0018      	movs	r0, r3
 8001662:	46bd      	mov	sp, r7
 8001664:	b004      	add	sp, #16
 8001666:	bd80      	pop	{r7, pc}
 8001668:	fffff0ff 	.word	0xfffff0ff

0800166c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d101      	bne.n	800167e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e303      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2201      	movs	r2, #1
 8001684:	4013      	ands	r3, r2
 8001686:	d100      	bne.n	800168a <HAL_RCC_OscConfig+0x1e>
 8001688:	e08d      	b.n	80017a6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800168a:	4bc4      	ldr	r3, [pc, #784]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	220c      	movs	r2, #12
 8001690:	4013      	ands	r3, r2
 8001692:	2b04      	cmp	r3, #4
 8001694:	d00e      	beq.n	80016b4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001696:	4bc1      	ldr	r3, [pc, #772]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	220c      	movs	r2, #12
 800169c:	4013      	ands	r3, r2
 800169e:	2b08      	cmp	r3, #8
 80016a0:	d116      	bne.n	80016d0 <HAL_RCC_OscConfig+0x64>
 80016a2:	4bbe      	ldr	r3, [pc, #760]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80016a4:	685a      	ldr	r2, [r3, #4]
 80016a6:	2380      	movs	r3, #128	; 0x80
 80016a8:	025b      	lsls	r3, r3, #9
 80016aa:	401a      	ands	r2, r3
 80016ac:	2380      	movs	r3, #128	; 0x80
 80016ae:	025b      	lsls	r3, r3, #9
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d10d      	bne.n	80016d0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016b4:	4bb9      	ldr	r3, [pc, #740]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	2380      	movs	r3, #128	; 0x80
 80016ba:	029b      	lsls	r3, r3, #10
 80016bc:	4013      	ands	r3, r2
 80016be:	d100      	bne.n	80016c2 <HAL_RCC_OscConfig+0x56>
 80016c0:	e070      	b.n	80017a4 <HAL_RCC_OscConfig+0x138>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d000      	beq.n	80016cc <HAL_RCC_OscConfig+0x60>
 80016ca:	e06b      	b.n	80017a4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e2da      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d107      	bne.n	80016e8 <HAL_RCC_OscConfig+0x7c>
 80016d8:	4bb0      	ldr	r3, [pc, #704]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4baf      	ldr	r3, [pc, #700]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80016de:	2180      	movs	r1, #128	; 0x80
 80016e0:	0249      	lsls	r1, r1, #9
 80016e2:	430a      	orrs	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	e02f      	b.n	8001748 <HAL_RCC_OscConfig+0xdc>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d10c      	bne.n	800170a <HAL_RCC_OscConfig+0x9e>
 80016f0:	4baa      	ldr	r3, [pc, #680]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	4ba9      	ldr	r3, [pc, #676]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80016f6:	49aa      	ldr	r1, [pc, #680]	; (80019a0 <HAL_RCC_OscConfig+0x334>)
 80016f8:	400a      	ands	r2, r1
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	4ba7      	ldr	r3, [pc, #668]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4ba6      	ldr	r3, [pc, #664]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001702:	49a8      	ldr	r1, [pc, #672]	; (80019a4 <HAL_RCC_OscConfig+0x338>)
 8001704:	400a      	ands	r2, r1
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	e01e      	b.n	8001748 <HAL_RCC_OscConfig+0xdc>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2b05      	cmp	r3, #5
 8001710:	d10e      	bne.n	8001730 <HAL_RCC_OscConfig+0xc4>
 8001712:	4ba2      	ldr	r3, [pc, #648]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	4ba1      	ldr	r3, [pc, #644]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001718:	2180      	movs	r1, #128	; 0x80
 800171a:	02c9      	lsls	r1, r1, #11
 800171c:	430a      	orrs	r2, r1
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	4b9e      	ldr	r3, [pc, #632]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b9d      	ldr	r3, [pc, #628]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	0249      	lsls	r1, r1, #9
 800172a:	430a      	orrs	r2, r1
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	e00b      	b.n	8001748 <HAL_RCC_OscConfig+0xdc>
 8001730:	4b9a      	ldr	r3, [pc, #616]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	4b99      	ldr	r3, [pc, #612]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001736:	499a      	ldr	r1, [pc, #616]	; (80019a0 <HAL_RCC_OscConfig+0x334>)
 8001738:	400a      	ands	r2, r1
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	4b97      	ldr	r3, [pc, #604]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b96      	ldr	r3, [pc, #600]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001742:	4998      	ldr	r1, [pc, #608]	; (80019a4 <HAL_RCC_OscConfig+0x338>)
 8001744:	400a      	ands	r2, r1
 8001746:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d014      	beq.n	800177a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001750:	f7ff fa34 	bl	8000bbc <HAL_GetTick>
 8001754:	0003      	movs	r3, r0
 8001756:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800175a:	f7ff fa2f 	bl	8000bbc <HAL_GetTick>
 800175e:	0002      	movs	r2, r0
 8001760:	69bb      	ldr	r3, [r7, #24]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b64      	cmp	r3, #100	; 0x64
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e28c      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800176c:	4b8b      	ldr	r3, [pc, #556]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	2380      	movs	r3, #128	; 0x80
 8001772:	029b      	lsls	r3, r3, #10
 8001774:	4013      	ands	r3, r2
 8001776:	d0f0      	beq.n	800175a <HAL_RCC_OscConfig+0xee>
 8001778:	e015      	b.n	80017a6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177a:	f7ff fa1f 	bl	8000bbc <HAL_GetTick>
 800177e:	0003      	movs	r3, r0
 8001780:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001784:	f7ff fa1a 	bl	8000bbc <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b64      	cmp	r3, #100	; 0x64
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e277      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001796:	4b81      	ldr	r3, [pc, #516]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	029b      	lsls	r3, r3, #10
 800179e:	4013      	ands	r3, r2
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_OscConfig+0x118>
 80017a2:	e000      	b.n	80017a6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2202      	movs	r2, #2
 80017ac:	4013      	ands	r3, r2
 80017ae:	d100      	bne.n	80017b2 <HAL_RCC_OscConfig+0x146>
 80017b0:	e069      	b.n	8001886 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80017b2:	4b7a      	ldr	r3, [pc, #488]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	220c      	movs	r2, #12
 80017b8:	4013      	ands	r3, r2
 80017ba:	d00b      	beq.n	80017d4 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80017bc:	4b77      	ldr	r3, [pc, #476]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	220c      	movs	r2, #12
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b08      	cmp	r3, #8
 80017c6:	d11c      	bne.n	8001802 <HAL_RCC_OscConfig+0x196>
 80017c8:	4b74      	ldr	r3, [pc, #464]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80017ca:	685a      	ldr	r2, [r3, #4]
 80017cc:	2380      	movs	r3, #128	; 0x80
 80017ce:	025b      	lsls	r3, r3, #9
 80017d0:	4013      	ands	r3, r2
 80017d2:	d116      	bne.n	8001802 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d4:	4b71      	ldr	r3, [pc, #452]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2202      	movs	r2, #2
 80017da:	4013      	ands	r3, r2
 80017dc:	d005      	beq.n	80017ea <HAL_RCC_OscConfig+0x17e>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d001      	beq.n	80017ea <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80017e6:	2301      	movs	r3, #1
 80017e8:	e24d      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ea:	4b6c      	ldr	r3, [pc, #432]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	22f8      	movs	r2, #248	; 0xf8
 80017f0:	4393      	bics	r3, r2
 80017f2:	0019      	movs	r1, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691b      	ldr	r3, [r3, #16]
 80017f8:	00da      	lsls	r2, r3, #3
 80017fa:	4b68      	ldr	r3, [pc, #416]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80017fc:	430a      	orrs	r2, r1
 80017fe:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001800:	e041      	b.n	8001886 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d024      	beq.n	8001854 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800180a:	4b64      	ldr	r3, [pc, #400]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	4b63      	ldr	r3, [pc, #396]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001810:	2101      	movs	r1, #1
 8001812:	430a      	orrs	r2, r1
 8001814:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001816:	f7ff f9d1 	bl	8000bbc <HAL_GetTick>
 800181a:	0003      	movs	r3, r0
 800181c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001820:	f7ff f9cc 	bl	8000bbc <HAL_GetTick>
 8001824:	0002      	movs	r2, r0
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b02      	cmp	r3, #2
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e229      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001832:	4b5a      	ldr	r3, [pc, #360]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2202      	movs	r2, #2
 8001838:	4013      	ands	r3, r2
 800183a:	d0f1      	beq.n	8001820 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183c:	4b57      	ldr	r3, [pc, #348]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	22f8      	movs	r2, #248	; 0xf8
 8001842:	4393      	bics	r3, r2
 8001844:	0019      	movs	r1, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	691b      	ldr	r3, [r3, #16]
 800184a:	00da      	lsls	r2, r3, #3
 800184c:	4b53      	ldr	r3, [pc, #332]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800184e:	430a      	orrs	r2, r1
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	e018      	b.n	8001886 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001854:	4b51      	ldr	r3, [pc, #324]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b50      	ldr	r3, [pc, #320]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800185a:	2101      	movs	r1, #1
 800185c:	438a      	bics	r2, r1
 800185e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001860:	f7ff f9ac 	bl	8000bbc <HAL_GetTick>
 8001864:	0003      	movs	r3, r0
 8001866:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001868:	e008      	b.n	800187c <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800186a:	f7ff f9a7 	bl	8000bbc <HAL_GetTick>
 800186e:	0002      	movs	r2, r0
 8001870:	69bb      	ldr	r3, [r7, #24]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e204      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800187c:	4b47      	ldr	r3, [pc, #284]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2202      	movs	r2, #2
 8001882:	4013      	ands	r3, r2
 8001884:	d1f1      	bne.n	800186a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2208      	movs	r2, #8
 800188c:	4013      	ands	r3, r2
 800188e:	d036      	beq.n	80018fe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	69db      	ldr	r3, [r3, #28]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d019      	beq.n	80018cc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001898:	4b40      	ldr	r3, [pc, #256]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800189a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800189c:	4b3f      	ldr	r3, [pc, #252]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800189e:	2101      	movs	r1, #1
 80018a0:	430a      	orrs	r2, r1
 80018a2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a4:	f7ff f98a 	bl	8000bbc <HAL_GetTick>
 80018a8:	0003      	movs	r3, r0
 80018aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ac:	e008      	b.n	80018c0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018ae:	f7ff f985 	bl	8000bbc <HAL_GetTick>
 80018b2:	0002      	movs	r2, r0
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e1e2      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018c0:	4b36      	ldr	r3, [pc, #216]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80018c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c4:	2202      	movs	r2, #2
 80018c6:	4013      	ands	r3, r2
 80018c8:	d0f1      	beq.n	80018ae <HAL_RCC_OscConfig+0x242>
 80018ca:	e018      	b.n	80018fe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018cc:	4b33      	ldr	r3, [pc, #204]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80018ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018d0:	4b32      	ldr	r3, [pc, #200]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80018d2:	2101      	movs	r1, #1
 80018d4:	438a      	bics	r2, r1
 80018d6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018d8:	f7ff f970 	bl	8000bbc <HAL_GetTick>
 80018dc:	0003      	movs	r3, r0
 80018de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018e0:	e008      	b.n	80018f4 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018e2:	f7ff f96b 	bl	8000bbc <HAL_GetTick>
 80018e6:	0002      	movs	r2, r0
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e1c8      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f4:	4b29      	ldr	r3, [pc, #164]	; (800199c <HAL_RCC_OscConfig+0x330>)
 80018f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f8:	2202      	movs	r2, #2
 80018fa:	4013      	ands	r3, r2
 80018fc:	d1f1      	bne.n	80018e2 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	2204      	movs	r2, #4
 8001904:	4013      	ands	r3, r2
 8001906:	d100      	bne.n	800190a <HAL_RCC_OscConfig+0x29e>
 8001908:	e0b6      	b.n	8001a78 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800190a:	231f      	movs	r3, #31
 800190c:	18fb      	adds	r3, r7, r3
 800190e:	2200      	movs	r2, #0
 8001910:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001912:	4b22      	ldr	r3, [pc, #136]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001914:	69da      	ldr	r2, [r3, #28]
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	055b      	lsls	r3, r3, #21
 800191a:	4013      	ands	r3, r2
 800191c:	d111      	bne.n	8001942 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800191e:	4b1f      	ldr	r3, [pc, #124]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001920:	69da      	ldr	r2, [r3, #28]
 8001922:	4b1e      	ldr	r3, [pc, #120]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001924:	2180      	movs	r1, #128	; 0x80
 8001926:	0549      	lsls	r1, r1, #21
 8001928:	430a      	orrs	r2, r1
 800192a:	61da      	str	r2, [r3, #28]
 800192c:	4b1b      	ldr	r3, [pc, #108]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800192e:	69da      	ldr	r2, [r3, #28]
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	055b      	lsls	r3, r3, #21
 8001934:	4013      	ands	r3, r2
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800193a:	231f      	movs	r3, #31
 800193c:	18fb      	adds	r3, r7, r3
 800193e:	2201      	movs	r2, #1
 8001940:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001942:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <HAL_RCC_OscConfig+0x33c>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	2380      	movs	r3, #128	; 0x80
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	4013      	ands	r3, r2
 800194c:	d11a      	bne.n	8001984 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800194e:	4b16      	ldr	r3, [pc, #88]	; (80019a8 <HAL_RCC_OscConfig+0x33c>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <HAL_RCC_OscConfig+0x33c>)
 8001954:	2180      	movs	r1, #128	; 0x80
 8001956:	0049      	lsls	r1, r1, #1
 8001958:	430a      	orrs	r2, r1
 800195a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800195c:	f7ff f92e 	bl	8000bbc <HAL_GetTick>
 8001960:	0003      	movs	r3, r0
 8001962:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001964:	e008      	b.n	8001978 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001966:	f7ff f929 	bl	8000bbc <HAL_GetTick>
 800196a:	0002      	movs	r2, r0
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	2b64      	cmp	r3, #100	; 0x64
 8001972:	d901      	bls.n	8001978 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001974:	2303      	movs	r3, #3
 8001976:	e186      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <HAL_RCC_OscConfig+0x33c>)
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4013      	ands	r3, r2
 8001982:	d0f0      	beq.n	8001966 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d10f      	bne.n	80019ac <HAL_RCC_OscConfig+0x340>
 800198c:	4b03      	ldr	r3, [pc, #12]	; (800199c <HAL_RCC_OscConfig+0x330>)
 800198e:	6a1a      	ldr	r2, [r3, #32]
 8001990:	4b02      	ldr	r3, [pc, #8]	; (800199c <HAL_RCC_OscConfig+0x330>)
 8001992:	2101      	movs	r1, #1
 8001994:	430a      	orrs	r2, r1
 8001996:	621a      	str	r2, [r3, #32]
 8001998:	e036      	b.n	8001a08 <HAL_RCC_OscConfig+0x39c>
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	40021000 	.word	0x40021000
 80019a0:	fffeffff 	.word	0xfffeffff
 80019a4:	fffbffff 	.word	0xfffbffff
 80019a8:	40007000 	.word	0x40007000
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d10c      	bne.n	80019ce <HAL_RCC_OscConfig+0x362>
 80019b4:	4bb6      	ldr	r3, [pc, #728]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019b6:	6a1a      	ldr	r2, [r3, #32]
 80019b8:	4bb5      	ldr	r3, [pc, #724]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019ba:	2101      	movs	r1, #1
 80019bc:	438a      	bics	r2, r1
 80019be:	621a      	str	r2, [r3, #32]
 80019c0:	4bb3      	ldr	r3, [pc, #716]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019c2:	6a1a      	ldr	r2, [r3, #32]
 80019c4:	4bb2      	ldr	r3, [pc, #712]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019c6:	2104      	movs	r1, #4
 80019c8:	438a      	bics	r2, r1
 80019ca:	621a      	str	r2, [r3, #32]
 80019cc:	e01c      	b.n	8001a08 <HAL_RCC_OscConfig+0x39c>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	2b05      	cmp	r3, #5
 80019d4:	d10c      	bne.n	80019f0 <HAL_RCC_OscConfig+0x384>
 80019d6:	4bae      	ldr	r3, [pc, #696]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019d8:	6a1a      	ldr	r2, [r3, #32]
 80019da:	4bad      	ldr	r3, [pc, #692]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019dc:	2104      	movs	r1, #4
 80019de:	430a      	orrs	r2, r1
 80019e0:	621a      	str	r2, [r3, #32]
 80019e2:	4bab      	ldr	r3, [pc, #684]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019e4:	6a1a      	ldr	r2, [r3, #32]
 80019e6:	4baa      	ldr	r3, [pc, #680]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019e8:	2101      	movs	r1, #1
 80019ea:	430a      	orrs	r2, r1
 80019ec:	621a      	str	r2, [r3, #32]
 80019ee:	e00b      	b.n	8001a08 <HAL_RCC_OscConfig+0x39c>
 80019f0:	4ba7      	ldr	r3, [pc, #668]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019f2:	6a1a      	ldr	r2, [r3, #32]
 80019f4:	4ba6      	ldr	r3, [pc, #664]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019f6:	2101      	movs	r1, #1
 80019f8:	438a      	bics	r2, r1
 80019fa:	621a      	str	r2, [r3, #32]
 80019fc:	4ba4      	ldr	r3, [pc, #656]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 80019fe:	6a1a      	ldr	r2, [r3, #32]
 8001a00:	4ba3      	ldr	r3, [pc, #652]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a02:	2104      	movs	r1, #4
 8001a04:	438a      	bics	r2, r1
 8001a06:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d014      	beq.n	8001a3a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a10:	f7ff f8d4 	bl	8000bbc <HAL_GetTick>
 8001a14:	0003      	movs	r3, r0
 8001a16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a18:	e009      	b.n	8001a2e <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a1a:	f7ff f8cf 	bl	8000bbc <HAL_GetTick>
 8001a1e:	0002      	movs	r2, r0
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	4a9b      	ldr	r2, [pc, #620]	; (8001c94 <HAL_RCC_OscConfig+0x628>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e12b      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a2e:	4b98      	ldr	r3, [pc, #608]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	2202      	movs	r2, #2
 8001a34:	4013      	ands	r3, r2
 8001a36:	d0f0      	beq.n	8001a1a <HAL_RCC_OscConfig+0x3ae>
 8001a38:	e013      	b.n	8001a62 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a3a:	f7ff f8bf 	bl	8000bbc <HAL_GetTick>
 8001a3e:	0003      	movs	r3, r0
 8001a40:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a42:	e009      	b.n	8001a58 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a44:	f7ff f8ba 	bl	8000bbc <HAL_GetTick>
 8001a48:	0002      	movs	r2, r0
 8001a4a:	69bb      	ldr	r3, [r7, #24]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	4a91      	ldr	r2, [pc, #580]	; (8001c94 <HAL_RCC_OscConfig+0x628>)
 8001a50:	4293      	cmp	r3, r2
 8001a52:	d901      	bls.n	8001a58 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e116      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a58:	4b8d      	ldr	r3, [pc, #564]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	4013      	ands	r3, r2
 8001a60:	d1f0      	bne.n	8001a44 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a62:	231f      	movs	r3, #31
 8001a64:	18fb      	adds	r3, r7, r3
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d105      	bne.n	8001a78 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a6c:	4b88      	ldr	r3, [pc, #544]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a6e:	69da      	ldr	r2, [r3, #28]
 8001a70:	4b87      	ldr	r3, [pc, #540]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a72:	4989      	ldr	r1, [pc, #548]	; (8001c98 <HAL_RCC_OscConfig+0x62c>)
 8001a74:	400a      	ands	r2, r1
 8001a76:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	4013      	ands	r3, r2
 8001a80:	d063      	beq.n	8001b4a <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d12a      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a8a:	4b81      	ldr	r3, [pc, #516]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a8e:	4b80      	ldr	r3, [pc, #512]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a90:	2104      	movs	r1, #4
 8001a92:	430a      	orrs	r2, r1
 8001a94:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a96:	4b7e      	ldr	r3, [pc, #504]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a9a:	4b7d      	ldr	r3, [pc, #500]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001a9c:	2101      	movs	r1, #1
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa2:	f7ff f88b 	bl	8000bbc <HAL_GetTick>
 8001aa6:	0003      	movs	r3, r0
 8001aa8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001aac:	f7ff f886 	bl	8000bbc <HAL_GetTick>
 8001ab0:	0002      	movs	r2, r0
 8001ab2:	69bb      	ldr	r3, [r7, #24]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b02      	cmp	r3, #2
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e0e3      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001abe:	4b74      	ldr	r3, [pc, #464]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d0f1      	beq.n	8001aac <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ac8:	4b71      	ldr	r3, [pc, #452]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001aca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001acc:	22f8      	movs	r2, #248	; 0xf8
 8001ace:	4393      	bics	r3, r2
 8001ad0:	0019      	movs	r1, r3
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	00da      	lsls	r2, r3, #3
 8001ad8:	4b6d      	ldr	r3, [pc, #436]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001ada:	430a      	orrs	r2, r1
 8001adc:	635a      	str	r2, [r3, #52]	; 0x34
 8001ade:	e034      	b.n	8001b4a <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	695b      	ldr	r3, [r3, #20]
 8001ae4:	3305      	adds	r3, #5
 8001ae6:	d111      	bne.n	8001b0c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001ae8:	4b69      	ldr	r3, [pc, #420]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001aea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aec:	4b68      	ldr	r3, [pc, #416]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001aee:	2104      	movs	r1, #4
 8001af0:	438a      	bics	r2, r1
 8001af2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001af4:	4b66      	ldr	r3, [pc, #408]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001af8:	22f8      	movs	r2, #248	; 0xf8
 8001afa:	4393      	bics	r3, r2
 8001afc:	0019      	movs	r1, r3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	00da      	lsls	r2, r3, #3
 8001b04:	4b62      	ldr	r3, [pc, #392]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b06:	430a      	orrs	r2, r1
 8001b08:	635a      	str	r2, [r3, #52]	; 0x34
 8001b0a:	e01e      	b.n	8001b4a <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b0c:	4b60      	ldr	r3, [pc, #384]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b10:	4b5f      	ldr	r3, [pc, #380]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b12:	2104      	movs	r1, #4
 8001b14:	430a      	orrs	r2, r1
 8001b16:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001b18:	4b5d      	ldr	r3, [pc, #372]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b1a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b1c:	4b5c      	ldr	r3, [pc, #368]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b1e:	2101      	movs	r1, #1
 8001b20:	438a      	bics	r2, r1
 8001b22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b24:	f7ff f84a 	bl	8000bbc <HAL_GetTick>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001b2e:	f7ff f845 	bl	8000bbc <HAL_GetTick>
 8001b32:	0002      	movs	r2, r0
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e0a2      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001b40:	4b53      	ldr	r3, [pc, #332]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b44:	2202      	movs	r2, #2
 8001b46:	4013      	ands	r3, r2
 8001b48:	d1f1      	bne.n	8001b2e <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d100      	bne.n	8001b54 <HAL_RCC_OscConfig+0x4e8>
 8001b52:	e097      	b.n	8001c84 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b54:	4b4e      	ldr	r3, [pc, #312]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	220c      	movs	r2, #12
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b08      	cmp	r3, #8
 8001b5e:	d100      	bne.n	8001b62 <HAL_RCC_OscConfig+0x4f6>
 8001b60:	e06b      	b.n	8001c3a <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6a1b      	ldr	r3, [r3, #32]
 8001b66:	2b02      	cmp	r3, #2
 8001b68:	d14c      	bne.n	8001c04 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b6a:	4b49      	ldr	r3, [pc, #292]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	4b48      	ldr	r3, [pc, #288]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b70:	494a      	ldr	r1, [pc, #296]	; (8001c9c <HAL_RCC_OscConfig+0x630>)
 8001b72:	400a      	ands	r2, r1
 8001b74:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b76:	f7ff f821 	bl	8000bbc <HAL_GetTick>
 8001b7a:	0003      	movs	r3, r0
 8001b7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b80:	f7ff f81c 	bl	8000bbc <HAL_GetTick>
 8001b84:	0002      	movs	r2, r0
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e079      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b92:	4b3f      	ldr	r3, [pc, #252]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	2380      	movs	r3, #128	; 0x80
 8001b98:	049b      	lsls	r3, r3, #18
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	d1f0      	bne.n	8001b80 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b9e:	4b3c      	ldr	r3, [pc, #240]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba2:	220f      	movs	r2, #15
 8001ba4:	4393      	bics	r3, r2
 8001ba6:	0019      	movs	r1, r3
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bac:	4b38      	ldr	r3, [pc, #224]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001bb2:	4b37      	ldr	r3, [pc, #220]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	4a3a      	ldr	r2, [pc, #232]	; (8001ca0 <HAL_RCC_OscConfig+0x634>)
 8001bb8:	4013      	ands	r3, r2
 8001bba:	0019      	movs	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	4b32      	ldr	r3, [pc, #200]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001bc8:	430a      	orrs	r2, r1
 8001bca:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bcc:	4b30      	ldr	r3, [pc, #192]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4b2f      	ldr	r3, [pc, #188]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001bd2:	2180      	movs	r1, #128	; 0x80
 8001bd4:	0449      	lsls	r1, r1, #17
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bda:	f7fe ffef 	bl	8000bbc <HAL_GetTick>
 8001bde:	0003      	movs	r3, r0
 8001be0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001be4:	f7fe ffea 	bl	8000bbc <HAL_GetTick>
 8001be8:	0002      	movs	r2, r0
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e047      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bf6:	4b26      	ldr	r3, [pc, #152]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	2380      	movs	r3, #128	; 0x80
 8001bfc:	049b      	lsls	r3, r3, #18
 8001bfe:	4013      	ands	r3, r2
 8001c00:	d0f0      	beq.n	8001be4 <HAL_RCC_OscConfig+0x578>
 8001c02:	e03f      	b.n	8001c84 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c04:	4b22      	ldr	r3, [pc, #136]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	4b21      	ldr	r3, [pc, #132]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001c0a:	4924      	ldr	r1, [pc, #144]	; (8001c9c <HAL_RCC_OscConfig+0x630>)
 8001c0c:	400a      	ands	r2, r1
 8001c0e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c10:	f7fe ffd4 	bl	8000bbc <HAL_GetTick>
 8001c14:	0003      	movs	r3, r0
 8001c16:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c1a:	f7fe ffcf 	bl	8000bbc <HAL_GetTick>
 8001c1e:	0002      	movs	r2, r0
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e02c      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c2c:	4b18      	ldr	r3, [pc, #96]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	2380      	movs	r3, #128	; 0x80
 8001c32:	049b      	lsls	r3, r3, #18
 8001c34:	4013      	ands	r3, r2
 8001c36:	d1f0      	bne.n	8001c1a <HAL_RCC_OscConfig+0x5ae>
 8001c38:	e024      	b.n	8001c84 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d101      	bne.n	8001c46 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e01f      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001c46:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001c4c:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <HAL_RCC_OscConfig+0x624>)
 8001c4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c50:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	2380      	movs	r3, #128	; 0x80
 8001c56:	025b      	lsls	r3, r3, #9
 8001c58:	401a      	ands	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d10e      	bne.n	8001c80 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	220f      	movs	r2, #15
 8001c66:	401a      	ands	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d107      	bne.n	8001c80 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	23f0      	movs	r3, #240	; 0xf0
 8001c74:	039b      	lsls	r3, r3, #14
 8001c76:	401a      	ands	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d001      	beq.n	8001c84 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e000      	b.n	8001c86 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	0018      	movs	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	b008      	add	sp, #32
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	40021000 	.word	0x40021000
 8001c94:	00001388 	.word	0x00001388
 8001c98:	efffffff 	.word	0xefffffff
 8001c9c:	feffffff 	.word	0xfeffffff
 8001ca0:	ffc2ffff 	.word	0xffc2ffff

08001ca4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d101      	bne.n	8001cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e0b3      	b.n	8001e20 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001cb8:	4b5b      	ldr	r3, [pc, #364]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	683a      	ldr	r2, [r7, #0]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d911      	bls.n	8001cea <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc6:	4b58      	ldr	r3, [pc, #352]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	4393      	bics	r3, r2
 8001cce:	0019      	movs	r1, r3
 8001cd0:	4b55      	ldr	r3, [pc, #340]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001cd2:	683a      	ldr	r2, [r7, #0]
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd8:	4b53      	ldr	r3, [pc, #332]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	4013      	ands	r3, r2
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d001      	beq.n	8001cea <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e09a      	b.n	8001e20 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2202      	movs	r2, #2
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d015      	beq.n	8001d20 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2204      	movs	r2, #4
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	d006      	beq.n	8001d0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001cfe:	4b4b      	ldr	r3, [pc, #300]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	4b4a      	ldr	r3, [pc, #296]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d04:	21e0      	movs	r1, #224	; 0xe0
 8001d06:	00c9      	lsls	r1, r1, #3
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d0c:	4b47      	ldr	r3, [pc, #284]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	22f0      	movs	r2, #240	; 0xf0
 8001d12:	4393      	bics	r3, r2
 8001d14:	0019      	movs	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	689a      	ldr	r2, [r3, #8]
 8001d1a:	4b44      	ldr	r3, [pc, #272]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2201      	movs	r2, #1
 8001d26:	4013      	ands	r3, r2
 8001d28:	d040      	beq.n	8001dac <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d107      	bne.n	8001d42 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d32:	4b3e      	ldr	r3, [pc, #248]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d34:	681a      	ldr	r2, [r3, #0]
 8001d36:	2380      	movs	r3, #128	; 0x80
 8001d38:	029b      	lsls	r3, r3, #10
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	d114      	bne.n	8001d68 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e06e      	b.n	8001e20 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d107      	bne.n	8001d5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d4a:	4b38      	ldr	r3, [pc, #224]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	2380      	movs	r3, #128	; 0x80
 8001d50:	049b      	lsls	r3, r3, #18
 8001d52:	4013      	ands	r3, r2
 8001d54:	d108      	bne.n	8001d68 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
 8001d58:	e062      	b.n	8001e20 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d5a:	4b34      	ldr	r3, [pc, #208]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	4013      	ands	r3, r2
 8001d62:	d101      	bne.n	8001d68 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e05b      	b.n	8001e20 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d68:	4b30      	ldr	r3, [pc, #192]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	4393      	bics	r3, r2
 8001d70:	0019      	movs	r1, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	4b2d      	ldr	r3, [pc, #180]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d7c:	f7fe ff1e 	bl	8000bbc <HAL_GetTick>
 8001d80:	0003      	movs	r3, r0
 8001d82:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d84:	e009      	b.n	8001d9a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d86:	f7fe ff19 	bl	8000bbc <HAL_GetTick>
 8001d8a:	0002      	movs	r2, r0
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	4a27      	ldr	r2, [pc, #156]	; (8001e30 <HAL_RCC_ClockConfig+0x18c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e042      	b.n	8001e20 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d9a:	4b24      	ldr	r3, [pc, #144]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	220c      	movs	r2, #12
 8001da0:	401a      	ands	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d1ec      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dac:	4b1e      	ldr	r3, [pc, #120]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2201      	movs	r2, #1
 8001db2:	4013      	ands	r3, r2
 8001db4:	683a      	ldr	r2, [r7, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d211      	bcs.n	8001dde <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dba:	4b1b      	ldr	r3, [pc, #108]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	4393      	bics	r3, r2
 8001dc2:	0019      	movs	r1, r3
 8001dc4:	4b18      	ldr	r3, [pc, #96]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001dc6:	683a      	ldr	r2, [r7, #0]
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dcc:	4b16      	ldr	r3, [pc, #88]	; (8001e28 <HAL_RCC_ClockConfig+0x184>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d001      	beq.n	8001dde <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e020      	b.n	8001e20 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2204      	movs	r2, #4
 8001de4:	4013      	ands	r3, r2
 8001de6:	d009      	beq.n	8001dfc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001de8:	4b10      	ldr	r3, [pc, #64]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	4a11      	ldr	r2, [pc, #68]	; (8001e34 <HAL_RCC_ClockConfig+0x190>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	0019      	movs	r1, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68da      	ldr	r2, [r3, #12]
 8001df6:	4b0d      	ldr	r3, [pc, #52]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001dfc:	f000 f820 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 8001e00:	0001      	movs	r1, r0
 8001e02:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <HAL_RCC_ClockConfig+0x188>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	091b      	lsrs	r3, r3, #4
 8001e08:	220f      	movs	r2, #15
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	4a0a      	ldr	r2, [pc, #40]	; (8001e38 <HAL_RCC_ClockConfig+0x194>)
 8001e0e:	5cd3      	ldrb	r3, [r2, r3]
 8001e10:	000a      	movs	r2, r1
 8001e12:	40da      	lsrs	r2, r3
 8001e14:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <HAL_RCC_ClockConfig+0x198>)
 8001e16:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001e18:	2000      	movs	r0, #0
 8001e1a:	f7fe fe89 	bl	8000b30 <HAL_InitTick>
  
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	0018      	movs	r0, r3
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b004      	add	sp, #16
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40022000 	.word	0x40022000
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	00001388 	.word	0x00001388
 8001e34:	fffff8ff 	.word	0xfffff8ff
 8001e38:	0800374c 	.word	0x0800374c
 8001e3c:	20000000 	.word	0x20000000

08001e40 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e40:	b590      	push	{r4, r7, lr}
 8001e42:	b08f      	sub	sp, #60	; 0x3c
 8001e44:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001e46:	2314      	movs	r3, #20
 8001e48:	18fb      	adds	r3, r7, r3
 8001e4a:	4a2b      	ldr	r2, [pc, #172]	; (8001ef8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e4c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001e4e:	c313      	stmia	r3!, {r0, r1, r4}
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001e54:	1d3b      	adds	r3, r7, #4
 8001e56:	4a29      	ldr	r2, [pc, #164]	; (8001efc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e58:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001e5a:	c313      	stmia	r3!, {r0, r1, r4}
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e64:	2300      	movs	r3, #0
 8001e66:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e68:	2300      	movs	r3, #0
 8001e6a:	637b      	str	r3, [r7, #52]	; 0x34
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001e70:	2300      	movs	r3, #0
 8001e72:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001e74:	4b22      	ldr	r3, [pc, #136]	; (8001f00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e7c:	220c      	movs	r2, #12
 8001e7e:	4013      	ands	r3, r2
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	d002      	beq.n	8001e8a <HAL_RCC_GetSysClockFreq+0x4a>
 8001e84:	2b08      	cmp	r3, #8
 8001e86:	d003      	beq.n	8001e90 <HAL_RCC_GetSysClockFreq+0x50>
 8001e88:	e02d      	b.n	8001ee6 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e8c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e8e:	e02d      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e92:	0c9b      	lsrs	r3, r3, #18
 8001e94:	220f      	movs	r2, #15
 8001e96:	4013      	ands	r3, r2
 8001e98:	2214      	movs	r2, #20
 8001e9a:	18ba      	adds	r2, r7, r2
 8001e9c:	5cd3      	ldrb	r3, [r2, r3]
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001ea0:	4b17      	ldr	r3, [pc, #92]	; (8001f00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea4:	220f      	movs	r2, #15
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	1d3a      	adds	r2, r7, #4
 8001eaa:	5cd3      	ldrb	r3, [r2, r3]
 8001eac:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001eae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	025b      	lsls	r3, r3, #9
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d009      	beq.n	8001ecc <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001eb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001eba:	4812      	ldr	r0, [pc, #72]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ebc:	f7fe f924 	bl	8000108 <__udivsi3>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	001a      	movs	r2, r3
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	4353      	muls	r3, r2
 8001ec8:	637b      	str	r3, [r7, #52]	; 0x34
 8001eca:	e009      	b.n	8001ee0 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001ecc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001ece:	000a      	movs	r2, r1
 8001ed0:	0152      	lsls	r2, r2, #5
 8001ed2:	1a52      	subs	r2, r2, r1
 8001ed4:	0193      	lsls	r3, r2, #6
 8001ed6:	1a9b      	subs	r3, r3, r2
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	185b      	adds	r3, r3, r1
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ee4:	e002      	b.n	8001eec <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ee6:	4b07      	ldr	r3, [pc, #28]	; (8001f04 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ee8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001eea:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001eee:	0018      	movs	r0, r3
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	b00f      	add	sp, #60	; 0x3c
 8001ef4:	bd90      	pop	{r4, r7, pc}
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	0800372c 	.word	0x0800372c
 8001efc:	0800373c 	.word	0x0800373c
 8001f00:	40021000 	.word	0x40021000
 8001f04:	007a1200 	.word	0x007a1200

08001f08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f0c:	4b02      	ldr	r3, [pc, #8]	; (8001f18 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			; (mov r8, r8)
 8001f18:	20000000 	.word	0x20000000

08001f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001f20:	f7ff fff2 	bl	8001f08 <HAL_RCC_GetHCLKFreq>
 8001f24:	0001      	movs	r1, r0
 8001f26:	4b06      	ldr	r3, [pc, #24]	; (8001f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	0a1b      	lsrs	r3, r3, #8
 8001f2c:	2207      	movs	r2, #7
 8001f2e:	4013      	ands	r3, r2
 8001f30:	4a04      	ldr	r2, [pc, #16]	; (8001f44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f32:	5cd3      	ldrb	r3, [r2, r3]
 8001f34:	40d9      	lsrs	r1, r3
 8001f36:	000b      	movs	r3, r1
}    
 8001f38:	0018      	movs	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	46c0      	nop			; (mov r8, r8)
 8001f40:	40021000 	.word	0x40021000
 8001f44:	0800375c 	.word	0x0800375c

08001f48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	2380      	movs	r3, #128	; 0x80
 8001f5e:	025b      	lsls	r3, r3, #9
 8001f60:	4013      	ands	r3, r2
 8001f62:	d100      	bne.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001f64:	e08f      	b.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001f66:	2317      	movs	r3, #23
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f6e:	4b57      	ldr	r3, [pc, #348]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f70:	69da      	ldr	r2, [r3, #28]
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	055b      	lsls	r3, r3, #21
 8001f76:	4013      	ands	r3, r2
 8001f78:	d111      	bne.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	4b54      	ldr	r3, [pc, #336]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f7c:	69da      	ldr	r2, [r3, #28]
 8001f7e:	4b53      	ldr	r3, [pc, #332]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f80:	2180      	movs	r1, #128	; 0x80
 8001f82:	0549      	lsls	r1, r1, #21
 8001f84:	430a      	orrs	r2, r1
 8001f86:	61da      	str	r2, [r3, #28]
 8001f88:	4b50      	ldr	r3, [pc, #320]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f8a:	69da      	ldr	r2, [r3, #28]
 8001f8c:	2380      	movs	r3, #128	; 0x80
 8001f8e:	055b      	lsls	r3, r3, #21
 8001f90:	4013      	ands	r3, r2
 8001f92:	60bb      	str	r3, [r7, #8]
 8001f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f96:	2317      	movs	r3, #23
 8001f98:	18fb      	adds	r3, r7, r3
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9e:	4b4c      	ldr	r3, [pc, #304]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	2380      	movs	r3, #128	; 0x80
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d11a      	bne.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001faa:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	4b48      	ldr	r3, [pc, #288]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001fb0:	2180      	movs	r1, #128	; 0x80
 8001fb2:	0049      	lsls	r1, r1, #1
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fb8:	f7fe fe00 	bl	8000bbc <HAL_GetTick>
 8001fbc:	0003      	movs	r3, r0
 8001fbe:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc0:	e008      	b.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fc2:	f7fe fdfb 	bl	8000bbc <HAL_GetTick>
 8001fc6:	0002      	movs	r2, r0
 8001fc8:	693b      	ldr	r3, [r7, #16]
 8001fca:	1ad3      	subs	r3, r2, r3
 8001fcc:	2b64      	cmp	r3, #100	; 0x64
 8001fce:	d901      	bls.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001fd0:	2303      	movs	r3, #3
 8001fd2:	e077      	b.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd4:	4b3e      	ldr	r3, [pc, #248]	; (80020d0 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	2380      	movs	r3, #128	; 0x80
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d0f0      	beq.n	8001fc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fe0:	4b3a      	ldr	r3, [pc, #232]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fe2:	6a1a      	ldr	r2, [r3, #32]
 8001fe4:	23c0      	movs	r3, #192	; 0xc0
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	4013      	ands	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d034      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685a      	ldr	r2, [r3, #4]
 8001ff6:	23c0      	movs	r3, #192	; 0xc0
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d02c      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002002:	4b32      	ldr	r3, [pc, #200]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a33      	ldr	r2, [pc, #204]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002008:	4013      	ands	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800200c:	4b2f      	ldr	r3, [pc, #188]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800200e:	6a1a      	ldr	r2, [r3, #32]
 8002010:	4b2e      	ldr	r3, [pc, #184]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002012:	2180      	movs	r1, #128	; 0x80
 8002014:	0249      	lsls	r1, r1, #9
 8002016:	430a      	orrs	r2, r1
 8002018:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800201a:	4b2c      	ldr	r3, [pc, #176]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800201c:	6a1a      	ldr	r2, [r3, #32]
 800201e:	4b2b      	ldr	r3, [pc, #172]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002020:	492d      	ldr	r1, [pc, #180]	; (80020d8 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002022:	400a      	ands	r2, r1
 8002024:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002026:	4b29      	ldr	r3, [pc, #164]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2201      	movs	r2, #1
 8002030:	4013      	ands	r3, r2
 8002032:	d013      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002034:	f7fe fdc2 	bl	8000bbc <HAL_GetTick>
 8002038:	0003      	movs	r3, r0
 800203a:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800203c:	e009      	b.n	8002052 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800203e:	f7fe fdbd 	bl	8000bbc <HAL_GetTick>
 8002042:	0002      	movs	r2, r0
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	4a24      	ldr	r2, [pc, #144]	; (80020dc <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d901      	bls.n	8002052 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800204e:	2303      	movs	r3, #3
 8002050:	e038      	b.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002052:	4b1e      	ldr	r3, [pc, #120]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	2202      	movs	r2, #2
 8002058:	4013      	ands	r3, r2
 800205a:	d0f0      	beq.n	800203e <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800205c:	4b1b      	ldr	r3, [pc, #108]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	4a1c      	ldr	r2, [pc, #112]	; (80020d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002062:	4013      	ands	r3, r2
 8002064:	0019      	movs	r1, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	4b18      	ldr	r3, [pc, #96]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800206c:	430a      	orrs	r2, r1
 800206e:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002070:	2317      	movs	r3, #23
 8002072:	18fb      	adds	r3, r7, r3
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d105      	bne.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800207a:	4b14      	ldr	r3, [pc, #80]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800207c:	69da      	ldr	r2, [r3, #28]
 800207e:	4b13      	ldr	r3, [pc, #76]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002080:	4917      	ldr	r1, [pc, #92]	; (80020e0 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002082:	400a      	ands	r2, r1
 8002084:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	2201      	movs	r2, #1
 800208c:	4013      	ands	r3, r2
 800208e:	d009      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002090:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002094:	2203      	movs	r2, #3
 8002096:	4393      	bics	r3, r2
 8002098:	0019      	movs	r1, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689a      	ldr	r2, [r3, #8]
 800209e:	4b0b      	ldr	r3, [pc, #44]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020a0:	430a      	orrs	r2, r1
 80020a2:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2220      	movs	r2, #32
 80020aa:	4013      	ands	r3, r2
 80020ac:	d009      	beq.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020ae:	4b07      	ldr	r3, [pc, #28]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	2210      	movs	r2, #16
 80020b4:	4393      	bics	r3, r2
 80020b6:	0019      	movs	r1, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68da      	ldr	r2, [r3, #12]
 80020bc:	4b03      	ldr	r3, [pc, #12]	; (80020cc <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80020be:	430a      	orrs	r2, r1
 80020c0:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80020c2:	2300      	movs	r3, #0
}
 80020c4:	0018      	movs	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	b006      	add	sp, #24
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	40021000 	.word	0x40021000
 80020d0:	40007000 	.word	0x40007000
 80020d4:	fffffcff 	.word	0xfffffcff
 80020d8:	fffeffff 	.word	0xfffeffff
 80020dc:	00001388 	.word	0x00001388
 80020e0:	efffffff 	.word	0xefffffff

080020e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d101      	bne.n	80020f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e044      	b.n	8002180 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d107      	bne.n	800210e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2270      	movs	r2, #112	; 0x70
 8002102:	2100      	movs	r1, #0
 8002104:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	0018      	movs	r0, r3
 800210a:	f7fe fbb1 	bl	8000870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2224      	movs	r2, #36	; 0x24
 8002112:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2101      	movs	r1, #1
 8002120:	438a      	bics	r2, r1
 8002122:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	0018      	movs	r0, r3
 8002128:	f000 f988 	bl	800243c <UART_SetConfig>
 800212c:	0003      	movs	r3, r0
 800212e:	2b01      	cmp	r3, #1
 8002130:	d101      	bne.n	8002136 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e024      	b.n	8002180 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213a:	2b00      	cmp	r3, #0
 800213c:	d003      	beq.n	8002146 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	0018      	movs	r0, r3
 8002142:	f000 fb01 	bl	8002748 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	685a      	ldr	r2, [r3, #4]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	490d      	ldr	r1, [pc, #52]	; (8002188 <HAL_UART_Init+0xa4>)
 8002152:	400a      	ands	r2, r1
 8002154:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2108      	movs	r1, #8
 8002162:	438a      	bics	r2, r1
 8002164:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	2101      	movs	r1, #1
 8002172:	430a      	orrs	r2, r1
 8002174:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	0018      	movs	r0, r3
 800217a:	f000 fb99 	bl	80028b0 <UART_CheckIdleState>
 800217e:	0003      	movs	r3, r0
}
 8002180:	0018      	movs	r0, r3
 8002182:	46bd      	mov	sp, r7
 8002184:	b002      	add	sp, #8
 8002186:	bd80      	pop	{r7, pc}
 8002188:	fffff7ff 	.word	0xfffff7ff

0800218c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	; 0x28
 8002190:	af02      	add	r7, sp, #8
 8002192:	60f8      	str	r0, [r7, #12]
 8002194:	60b9      	str	r1, [r7, #8]
 8002196:	603b      	str	r3, [r7, #0]
 8002198:	1dbb      	adds	r3, r7, #6
 800219a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021a0:	2b20      	cmp	r3, #32
 80021a2:	d000      	beq.n	80021a6 <HAL_UART_Transmit+0x1a>
 80021a4:	e095      	b.n	80022d2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <HAL_UART_Transmit+0x28>
 80021ac:	1dbb      	adds	r3, r7, #6
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e08d      	b.n	80022d4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	2380      	movs	r3, #128	; 0x80
 80021be:	015b      	lsls	r3, r3, #5
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d109      	bne.n	80021d8 <HAL_UART_Transmit+0x4c>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d105      	bne.n	80021d8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	2201      	movs	r2, #1
 80021d0:	4013      	ands	r3, r2
 80021d2:	d001      	beq.n	80021d8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e07d      	b.n	80022d4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2270      	movs	r2, #112	; 0x70
 80021dc:	5c9b      	ldrb	r3, [r3, r2]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <HAL_UART_Transmit+0x5a>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e076      	b.n	80022d4 <HAL_UART_Transmit+0x148>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2270      	movs	r2, #112	; 0x70
 80021ea:	2101      	movs	r1, #1
 80021ec:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	2200      	movs	r2, #0
 80021f2:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2221      	movs	r2, #33	; 0x21
 80021f8:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80021fa:	f7fe fcdf 	bl	8000bbc <HAL_GetTick>
 80021fe:	0003      	movs	r3, r0
 8002200:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	1dba      	adds	r2, r7, #6
 8002206:	2150      	movs	r1, #80	; 0x50
 8002208:	8812      	ldrh	r2, [r2, #0]
 800220a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	1dba      	adds	r2, r7, #6
 8002210:	2152      	movs	r1, #82	; 0x52
 8002212:	8812      	ldrh	r2, [r2, #0]
 8002214:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	2380      	movs	r3, #128	; 0x80
 800221c:	015b      	lsls	r3, r3, #5
 800221e:	429a      	cmp	r2, r3
 8002220:	d108      	bne.n	8002234 <HAL_UART_Transmit+0xa8>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	691b      	ldr	r3, [r3, #16]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d104      	bne.n	8002234 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 800222a:	2300      	movs	r3, #0
 800222c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	61bb      	str	r3, [r7, #24]
 8002232:	e003      	b.n	800223c <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800223c:	e02d      	b.n	800229a <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	68f8      	ldr	r0, [r7, #12]
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	9300      	str	r3, [sp, #0]
 8002246:	0013      	movs	r3, r2
 8002248:	2200      	movs	r2, #0
 800224a:	2180      	movs	r1, #128	; 0x80
 800224c:	f000 fb76 	bl	800293c <UART_WaitOnFlagUntilTimeout>
 8002250:	1e03      	subs	r3, r0, #0
 8002252:	d001      	beq.n	8002258 <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e03d      	b.n	80022d4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d10b      	bne.n	8002276 <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	881a      	ldrh	r2, [r3, #0]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	05d2      	lsls	r2, r2, #23
 8002268:	0dd2      	lsrs	r2, r2, #23
 800226a:	b292      	uxth	r2, r2
 800226c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	3302      	adds	r3, #2
 8002272:	61bb      	str	r3, [r7, #24]
 8002274:	e008      	b.n	8002288 <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	781a      	ldrb	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	b292      	uxth	r2, r2
 8002280:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3301      	adds	r3, #1
 8002286:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2252      	movs	r2, #82	; 0x52
 800228c:	5a9b      	ldrh	r3, [r3, r2]
 800228e:	b29b      	uxth	r3, r3
 8002290:	3b01      	subs	r3, #1
 8002292:	b299      	uxth	r1, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2252      	movs	r2, #82	; 0x52
 8002298:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2252      	movs	r2, #82	; 0x52
 800229e:	5a9b      	ldrh	r3, [r3, r2]
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d1cb      	bne.n	800223e <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	68f8      	ldr	r0, [r7, #12]
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	0013      	movs	r3, r2
 80022b0:	2200      	movs	r2, #0
 80022b2:	2140      	movs	r1, #64	; 0x40
 80022b4:	f000 fb42 	bl	800293c <UART_WaitOnFlagUntilTimeout>
 80022b8:	1e03      	subs	r3, r0, #0
 80022ba:	d001      	beq.n	80022c0 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e009      	b.n	80022d4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2220      	movs	r2, #32
 80022c4:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2270      	movs	r2, #112	; 0x70
 80022ca:	2100      	movs	r1, #0
 80022cc:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e000      	b.n	80022d4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80022d2:	2302      	movs	r3, #2
  }
}
 80022d4:	0018      	movs	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	b008      	add	sp, #32
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	1dbb      	adds	r3, r7, #6
 80022e8:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022ee:	2b20      	cmp	r3, #32
 80022f0:	d000      	beq.n	80022f4 <HAL_UART_Receive_DMA+0x18>
 80022f2:	e07f      	b.n	80023f4 <HAL_UART_Receive_DMA+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_UART_Receive_DMA+0x26>
 80022fa:	1dbb      	adds	r3, r7, #6
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d101      	bne.n	8002306 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e077      	b.n	80023f6 <HAL_UART_Receive_DMA+0x11a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	015b      	lsls	r3, r3, #5
 800230e:	429a      	cmp	r2, r3
 8002310:	d109      	bne.n	8002326 <HAL_UART_Receive_DMA+0x4a>
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d105      	bne.n	8002326 <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	2201      	movs	r2, #1
 800231e:	4013      	ands	r3, r2
 8002320:	d001      	beq.n	8002326 <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	e067      	b.n	80023f6 <HAL_UART_Receive_DMA+0x11a>
      }
    }

    __HAL_LOCK(huart);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2270      	movs	r2, #112	; 0x70
 800232a:	5c9b      	ldrb	r3, [r3, r2]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d101      	bne.n	8002334 <HAL_UART_Receive_DMA+0x58>
 8002330:	2302      	movs	r3, #2
 8002332:	e060      	b.n	80023f6 <HAL_UART_Receive_DMA+0x11a>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2270      	movs	r2, #112	; 0x70
 8002338:	2101      	movs	r1, #1
 800233a:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1dba      	adds	r2, r7, #6
 8002346:	2158      	movs	r1, #88	; 0x58
 8002348:	8812      	ldrh	r2, [r2, #0]
 800234a:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2200      	movs	r2, #0
 8002350:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	2222      	movs	r2, #34	; 0x22
 8002356:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800235c:	2b00      	cmp	r3, #0
 800235e:	d02a      	beq.n	80023b6 <HAL_UART_Receive_DMA+0xda>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002364:	4a26      	ldr	r2, [pc, #152]	; (8002400 <HAL_UART_Receive_DMA+0x124>)
 8002366:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800236c:	4a25      	ldr	r2, [pc, #148]	; (8002404 <HAL_UART_Receive_DMA+0x128>)
 800236e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002374:	4a24      	ldr	r2, [pc, #144]	; (8002408 <HAL_UART_Receive_DMA+0x12c>)
 8002376:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800237c:	2200      	movs	r2, #0
 800237e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	3324      	adds	r3, #36	; 0x24
 800238a:	0019      	movs	r1, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002390:	001a      	movs	r2, r3
 8002392:	1dbb      	adds	r3, r7, #6
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	f7fe fd41 	bl	8000e1c <HAL_DMA_Start_IT>
 800239a:	1e03      	subs	r3, r0, #0
 800239c:	d00b      	beq.n	80023b6 <HAL_UART_Receive_DMA+0xda>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2210      	movs	r2, #16
 80023a2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2270      	movs	r2, #112	; 0x70
 80023a8:	2100      	movs	r1, #0
 80023aa:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2220      	movs	r2, #32
 80023b0:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e01f      	b.n	80023f6 <HAL_UART_Receive_DMA+0x11a>
      }
    }
    __HAL_UNLOCK(huart);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	2270      	movs	r2, #112	; 0x70
 80023ba:	2100      	movs	r1, #0
 80023bc:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	2180      	movs	r1, #128	; 0x80
 80023ca:	0049      	lsls	r1, r1, #1
 80023cc:	430a      	orrs	r2, r1
 80023ce:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2101      	movs	r1, #1
 80023dc:	430a      	orrs	r2, r1
 80023de:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2140      	movs	r1, #64	; 0x40
 80023ec:	430a      	orrs	r2, r1
 80023ee:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	e000      	b.n	80023f6 <HAL_UART_Receive_DMA+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80023f4:	2302      	movs	r3, #2
  }
}
 80023f6:	0018      	movs	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b004      	add	sp, #16
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	08002aa1 	.word	0x08002aa1
 8002404:	08002b09 	.word	0x08002b09
 8002408:	08002b27 	.word	0x08002b27

0800240c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8002414:	46c0      	nop			; (mov r8, r8)
 8002416:	46bd      	mov	sp, r7
 8002418:	b002      	add	sp, #8
 800241a:	bd80      	pop	{r7, pc}

0800241c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8002424:	46c0      	nop			; (mov r8, r8)
 8002426:	46bd      	mov	sp, r7
 8002428:	b002      	add	sp, #8
 800242a:	bd80      	pop	{r7, pc}

0800242c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}

0800243c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b088      	sub	sp, #32
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002444:	2300      	movs	r3, #0
 8002446:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002448:	2317      	movs	r3, #23
 800244a:	18fb      	adds	r3, r7, r3
 800244c:	2200      	movs	r2, #0
 800244e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	691b      	ldr	r3, [r3, #16]
 8002458:	431a      	orrs	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	431a      	orrs	r2, r3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	69db      	ldr	r3, [r3, #28]
 8002464:	4313      	orrs	r3, r2
 8002466:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4aad      	ldr	r2, [pc, #692]	; (8002724 <UART_SetConfig+0x2e8>)
 8002470:	4013      	ands	r3, r2
 8002472:	0019      	movs	r1, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	430a      	orrs	r2, r1
 800247c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	4aa8      	ldr	r2, [pc, #672]	; (8002728 <UART_SetConfig+0x2ec>)
 8002486:	4013      	ands	r3, r2
 8002488:	0019      	movs	r1, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	693a      	ldr	r2, [r7, #16]
 80024a2:	4313      	orrs	r3, r2
 80024a4:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	4a9f      	ldr	r2, [pc, #636]	; (800272c <UART_SetConfig+0x2f0>)
 80024ae:	4013      	ands	r3, r2
 80024b0:	0019      	movs	r1, r3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	430a      	orrs	r2, r1
 80024ba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a9b      	ldr	r2, [pc, #620]	; (8002730 <UART_SetConfig+0x2f4>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d125      	bne.n	8002512 <UART_SetConfig+0xd6>
 80024c6:	4b9b      	ldr	r3, [pc, #620]	; (8002734 <UART_SetConfig+0x2f8>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	2203      	movs	r2, #3
 80024cc:	4013      	ands	r3, r2
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d00f      	beq.n	80024f2 <UART_SetConfig+0xb6>
 80024d2:	d304      	bcc.n	80024de <UART_SetConfig+0xa2>
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d011      	beq.n	80024fc <UART_SetConfig+0xc0>
 80024d8:	2b03      	cmp	r3, #3
 80024da:	d005      	beq.n	80024e8 <UART_SetConfig+0xac>
 80024dc:	e013      	b.n	8002506 <UART_SetConfig+0xca>
 80024de:	231f      	movs	r3, #31
 80024e0:	18fb      	adds	r3, r7, r3
 80024e2:	2200      	movs	r2, #0
 80024e4:	701a      	strb	r2, [r3, #0]
 80024e6:	e022      	b.n	800252e <UART_SetConfig+0xf2>
 80024e8:	231f      	movs	r3, #31
 80024ea:	18fb      	adds	r3, r7, r3
 80024ec:	2202      	movs	r2, #2
 80024ee:	701a      	strb	r2, [r3, #0]
 80024f0:	e01d      	b.n	800252e <UART_SetConfig+0xf2>
 80024f2:	231f      	movs	r3, #31
 80024f4:	18fb      	adds	r3, r7, r3
 80024f6:	2204      	movs	r2, #4
 80024f8:	701a      	strb	r2, [r3, #0]
 80024fa:	e018      	b.n	800252e <UART_SetConfig+0xf2>
 80024fc:	231f      	movs	r3, #31
 80024fe:	18fb      	adds	r3, r7, r3
 8002500:	2208      	movs	r2, #8
 8002502:	701a      	strb	r2, [r3, #0]
 8002504:	e013      	b.n	800252e <UART_SetConfig+0xf2>
 8002506:	231f      	movs	r3, #31
 8002508:	18fb      	adds	r3, r7, r3
 800250a:	2210      	movs	r2, #16
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	46c0      	nop			; (mov r8, r8)
 8002510:	e00d      	b.n	800252e <UART_SetConfig+0xf2>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a88      	ldr	r2, [pc, #544]	; (8002738 <UART_SetConfig+0x2fc>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d104      	bne.n	8002526 <UART_SetConfig+0xea>
 800251c:	231f      	movs	r3, #31
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e003      	b.n	800252e <UART_SetConfig+0xf2>
 8002526:	231f      	movs	r3, #31
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	2210      	movs	r2, #16
 800252c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69da      	ldr	r2, [r3, #28]
 8002532:	2380      	movs	r3, #128	; 0x80
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	429a      	cmp	r2, r3
 8002538:	d000      	beq.n	800253c <UART_SetConfig+0x100>
 800253a:	e07d      	b.n	8002638 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 800253c:	231f      	movs	r3, #31
 800253e:	18fb      	adds	r3, r7, r3
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	2b02      	cmp	r3, #2
 8002544:	d01c      	beq.n	8002580 <UART_SetConfig+0x144>
 8002546:	dc02      	bgt.n	800254e <UART_SetConfig+0x112>
 8002548:	2b00      	cmp	r3, #0
 800254a:	d005      	beq.n	8002558 <UART_SetConfig+0x11c>
 800254c:	e04b      	b.n	80025e6 <UART_SetConfig+0x1aa>
 800254e:	2b04      	cmp	r3, #4
 8002550:	d025      	beq.n	800259e <UART_SetConfig+0x162>
 8002552:	2b08      	cmp	r3, #8
 8002554:	d037      	beq.n	80025c6 <UART_SetConfig+0x18a>
 8002556:	e046      	b.n	80025e6 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002558:	f7ff fce0 	bl	8001f1c <HAL_RCC_GetPCLK1Freq>
 800255c:	0003      	movs	r3, r0
 800255e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	005a      	lsls	r2, r3, #1
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	085b      	lsrs	r3, r3, #1
 800256a:	18d2      	adds	r2, r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	0019      	movs	r1, r3
 8002572:	0010      	movs	r0, r2
 8002574:	f7fd fdc8 	bl	8000108 <__udivsi3>
 8002578:	0003      	movs	r3, r0
 800257a:	b29b      	uxth	r3, r3
 800257c:	61bb      	str	r3, [r7, #24]
        break;
 800257e:	e037      	b.n	80025f0 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	085b      	lsrs	r3, r3, #1
 8002586:	4a6d      	ldr	r2, [pc, #436]	; (800273c <UART_SetConfig+0x300>)
 8002588:	189a      	adds	r2, r3, r2
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	0019      	movs	r1, r3
 8002590:	0010      	movs	r0, r2
 8002592:	f7fd fdb9 	bl	8000108 <__udivsi3>
 8002596:	0003      	movs	r3, r0
 8002598:	b29b      	uxth	r3, r3
 800259a:	61bb      	str	r3, [r7, #24]
        break;
 800259c:	e028      	b.n	80025f0 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800259e:	f7ff fc4f 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 80025a2:	0003      	movs	r3, r0
 80025a4:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	005a      	lsls	r2, r3, #1
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	085b      	lsrs	r3, r3, #1
 80025b0:	18d2      	adds	r2, r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	0019      	movs	r1, r3
 80025b8:	0010      	movs	r0, r2
 80025ba:	f7fd fda5 	bl	8000108 <__udivsi3>
 80025be:	0003      	movs	r3, r0
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	61bb      	str	r3, [r7, #24]
        break;
 80025c4:	e014      	b.n	80025f0 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	085b      	lsrs	r3, r3, #1
 80025cc:	2280      	movs	r2, #128	; 0x80
 80025ce:	0252      	lsls	r2, r2, #9
 80025d0:	189a      	adds	r2, r3, r2
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	0019      	movs	r1, r3
 80025d8:	0010      	movs	r0, r2
 80025da:	f7fd fd95 	bl	8000108 <__udivsi3>
 80025de:	0003      	movs	r3, r0
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	61bb      	str	r3, [r7, #24]
        break;
 80025e4:	e004      	b.n	80025f0 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 80025e6:	2317      	movs	r3, #23
 80025e8:	18fb      	adds	r3, r7, r3
 80025ea:	2201      	movs	r2, #1
 80025ec:	701a      	strb	r2, [r3, #0]
        break;
 80025ee:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025f0:	69bb      	ldr	r3, [r7, #24]
 80025f2:	2b0f      	cmp	r3, #15
 80025f4:	d91b      	bls.n	800262e <UART_SetConfig+0x1f2>
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	4a51      	ldr	r2, [pc, #324]	; (8002740 <UART_SetConfig+0x304>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d817      	bhi.n	800262e <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	b29a      	uxth	r2, r3
 8002602:	200a      	movs	r0, #10
 8002604:	183b      	adds	r3, r7, r0
 8002606:	210f      	movs	r1, #15
 8002608:	438a      	bics	r2, r1
 800260a:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	085b      	lsrs	r3, r3, #1
 8002610:	b29b      	uxth	r3, r3
 8002612:	2207      	movs	r2, #7
 8002614:	4013      	ands	r3, r2
 8002616:	b299      	uxth	r1, r3
 8002618:	183b      	adds	r3, r7, r0
 800261a:	183a      	adds	r2, r7, r0
 800261c:	8812      	ldrh	r2, [r2, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	183a      	adds	r2, r7, r0
 8002628:	8812      	ldrh	r2, [r2, #0]
 800262a:	60da      	str	r2, [r3, #12]
 800262c:	e06c      	b.n	8002708 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800262e:	2317      	movs	r3, #23
 8002630:	18fb      	adds	r3, r7, r3
 8002632:	2201      	movs	r2, #1
 8002634:	701a      	strb	r2, [r3, #0]
 8002636:	e067      	b.n	8002708 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8002638:	231f      	movs	r3, #31
 800263a:	18fb      	adds	r3, r7, r3
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	2b02      	cmp	r3, #2
 8002640:	d01b      	beq.n	800267a <UART_SetConfig+0x23e>
 8002642:	dc02      	bgt.n	800264a <UART_SetConfig+0x20e>
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <UART_SetConfig+0x218>
 8002648:	e049      	b.n	80026de <UART_SetConfig+0x2a2>
 800264a:	2b04      	cmp	r3, #4
 800264c:	d024      	beq.n	8002698 <UART_SetConfig+0x25c>
 800264e:	2b08      	cmp	r3, #8
 8002650:	d035      	beq.n	80026be <UART_SetConfig+0x282>
 8002652:	e044      	b.n	80026de <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002654:	f7ff fc62 	bl	8001f1c <HAL_RCC_GetPCLK1Freq>
 8002658:	0003      	movs	r3, r0
 800265a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	085a      	lsrs	r2, r3, #1
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	18d2      	adds	r2, r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	0019      	movs	r1, r3
 800266c:	0010      	movs	r0, r2
 800266e:	f7fd fd4b 	bl	8000108 <__udivsi3>
 8002672:	0003      	movs	r3, r0
 8002674:	b29b      	uxth	r3, r3
 8002676:	61bb      	str	r3, [r7, #24]
        break;
 8002678:	e036      	b.n	80026e8 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	085b      	lsrs	r3, r3, #1
 8002680:	4a30      	ldr	r2, [pc, #192]	; (8002744 <UART_SetConfig+0x308>)
 8002682:	189a      	adds	r2, r3, r2
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	0019      	movs	r1, r3
 800268a:	0010      	movs	r0, r2
 800268c:	f7fd fd3c 	bl	8000108 <__udivsi3>
 8002690:	0003      	movs	r3, r0
 8002692:	b29b      	uxth	r3, r3
 8002694:	61bb      	str	r3, [r7, #24]
        break;
 8002696:	e027      	b.n	80026e8 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002698:	f7ff fbd2 	bl	8001e40 <HAL_RCC_GetSysClockFreq>
 800269c:	0003      	movs	r3, r0
 800269e:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	085a      	lsrs	r2, r3, #1
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	18d2      	adds	r2, r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685b      	ldr	r3, [r3, #4]
 80026ae:	0019      	movs	r1, r3
 80026b0:	0010      	movs	r0, r2
 80026b2:	f7fd fd29 	bl	8000108 <__udivsi3>
 80026b6:	0003      	movs	r3, r0
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	61bb      	str	r3, [r7, #24]
        break;
 80026bc:	e014      	b.n	80026e8 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	085b      	lsrs	r3, r3, #1
 80026c4:	2280      	movs	r2, #128	; 0x80
 80026c6:	0212      	lsls	r2, r2, #8
 80026c8:	189a      	adds	r2, r3, r2
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	0019      	movs	r1, r3
 80026d0:	0010      	movs	r0, r2
 80026d2:	f7fd fd19 	bl	8000108 <__udivsi3>
 80026d6:	0003      	movs	r3, r0
 80026d8:	b29b      	uxth	r3, r3
 80026da:	61bb      	str	r3, [r7, #24]
        break;
 80026dc:	e004      	b.n	80026e8 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 80026de:	2317      	movs	r3, #23
 80026e0:	18fb      	adds	r3, r7, r3
 80026e2:	2201      	movs	r2, #1
 80026e4:	701a      	strb	r2, [r3, #0]
        break;
 80026e6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	2b0f      	cmp	r3, #15
 80026ec:	d908      	bls.n	8002700 <UART_SetConfig+0x2c4>
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	4a13      	ldr	r2, [pc, #76]	; (8002740 <UART_SetConfig+0x304>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d804      	bhi.n	8002700 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	60da      	str	r2, [r3, #12]
 80026fe:	e003      	b.n	8002708 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002700:	2317      	movs	r3, #23
 8002702:	18fb      	adds	r3, r7, r3
 8002704:	2201      	movs	r2, #1
 8002706:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002714:	2317      	movs	r3, #23
 8002716:	18fb      	adds	r3, r7, r3
 8002718:	781b      	ldrb	r3, [r3, #0]
}
 800271a:	0018      	movs	r0, r3
 800271c:	46bd      	mov	sp, r7
 800271e:	b008      	add	sp, #32
 8002720:	bd80      	pop	{r7, pc}
 8002722:	46c0      	nop			; (mov r8, r8)
 8002724:	ffff69f3 	.word	0xffff69f3
 8002728:	ffffcfff 	.word	0xffffcfff
 800272c:	fffff4ff 	.word	0xfffff4ff
 8002730:	40013800 	.word	0x40013800
 8002734:	40021000 	.word	0x40021000
 8002738:	40004400 	.word	0x40004400
 800273c:	00f42400 	.word	0x00f42400
 8002740:	0000ffff 	.word	0x0000ffff
 8002744:	007a1200 	.word	0x007a1200

08002748 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002754:	2201      	movs	r2, #1
 8002756:	4013      	ands	r3, r2
 8002758:	d00b      	beq.n	8002772 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	4a4a      	ldr	r2, [pc, #296]	; (800288c <UART_AdvFeatureConfig+0x144>)
 8002762:	4013      	ands	r3, r2
 8002764:	0019      	movs	r1, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	2202      	movs	r2, #2
 8002778:	4013      	ands	r3, r2
 800277a:	d00b      	beq.n	8002794 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	4a43      	ldr	r2, [pc, #268]	; (8002890 <UART_AdvFeatureConfig+0x148>)
 8002784:	4013      	ands	r3, r2
 8002786:	0019      	movs	r1, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	430a      	orrs	r2, r1
 8002792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002798:	2204      	movs	r2, #4
 800279a:	4013      	ands	r3, r2
 800279c:	d00b      	beq.n	80027b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	4a3b      	ldr	r2, [pc, #236]	; (8002894 <UART_AdvFeatureConfig+0x14c>)
 80027a6:	4013      	ands	r3, r2
 80027a8:	0019      	movs	r1, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	430a      	orrs	r2, r1
 80027b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ba:	2208      	movs	r2, #8
 80027bc:	4013      	ands	r3, r2
 80027be:	d00b      	beq.n	80027d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	4a34      	ldr	r2, [pc, #208]	; (8002898 <UART_AdvFeatureConfig+0x150>)
 80027c8:	4013      	ands	r3, r2
 80027ca:	0019      	movs	r1, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	430a      	orrs	r2, r1
 80027d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027dc:	2210      	movs	r2, #16
 80027de:	4013      	ands	r3, r2
 80027e0:	d00b      	beq.n	80027fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	4a2c      	ldr	r2, [pc, #176]	; (800289c <UART_AdvFeatureConfig+0x154>)
 80027ea:	4013      	ands	r3, r2
 80027ec:	0019      	movs	r1, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027fe:	2220      	movs	r2, #32
 8002800:	4013      	ands	r3, r2
 8002802:	d00b      	beq.n	800281c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	4a25      	ldr	r2, [pc, #148]	; (80028a0 <UART_AdvFeatureConfig+0x158>)
 800280c:	4013      	ands	r3, r2
 800280e:	0019      	movs	r1, r3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	430a      	orrs	r2, r1
 800281a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002820:	2240      	movs	r2, #64	; 0x40
 8002822:	4013      	ands	r3, r2
 8002824:	d01d      	beq.n	8002862 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	4a1d      	ldr	r2, [pc, #116]	; (80028a4 <UART_AdvFeatureConfig+0x15c>)
 800282e:	4013      	ands	r3, r2
 8002830:	0019      	movs	r1, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	430a      	orrs	r2, r1
 800283c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	035b      	lsls	r3, r3, #13
 8002846:	429a      	cmp	r2, r3
 8002848:	d10b      	bne.n	8002862 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4a15      	ldr	r2, [pc, #84]	; (80028a8 <UART_AdvFeatureConfig+0x160>)
 8002852:	4013      	ands	r3, r2
 8002854:	0019      	movs	r1, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002866:	2280      	movs	r2, #128	; 0x80
 8002868:	4013      	ands	r3, r2
 800286a:	d00b      	beq.n	8002884 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	4a0e      	ldr	r2, [pc, #56]	; (80028ac <UART_AdvFeatureConfig+0x164>)
 8002874:	4013      	ands	r3, r2
 8002876:	0019      	movs	r1, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	605a      	str	r2, [r3, #4]
  }
}
 8002884:	46c0      	nop			; (mov r8, r8)
 8002886:	46bd      	mov	sp, r7
 8002888:	b002      	add	sp, #8
 800288a:	bd80      	pop	{r7, pc}
 800288c:	fffdffff 	.word	0xfffdffff
 8002890:	fffeffff 	.word	0xfffeffff
 8002894:	fffbffff 	.word	0xfffbffff
 8002898:	ffff7fff 	.word	0xffff7fff
 800289c:	ffffefff 	.word	0xffffefff
 80028a0:	ffffdfff 	.word	0xffffdfff
 80028a4:	ffefffff 	.word	0xffefffff
 80028a8:	ff9fffff 	.word	0xff9fffff
 80028ac:	fff7ffff 	.word	0xfff7ffff

080028b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af02      	add	r7, sp, #8
 80028b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80028be:	f7fe f97d 	bl	8000bbc <HAL_GetTick>
 80028c2:	0003      	movs	r3, r0
 80028c4:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2208      	movs	r2, #8
 80028ce:	4013      	ands	r3, r2
 80028d0:	2b08      	cmp	r3, #8
 80028d2:	d10d      	bne.n	80028f0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	0399      	lsls	r1, r3, #14
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	4b16      	ldr	r3, [pc, #88]	; (8002938 <UART_CheckIdleState+0x88>)
 80028de:	9300      	str	r3, [sp, #0]
 80028e0:	0013      	movs	r3, r2
 80028e2:	2200      	movs	r2, #0
 80028e4:	f000 f82a 	bl	800293c <UART_WaitOnFlagUntilTimeout>
 80028e8:	1e03      	subs	r3, r0, #0
 80028ea:	d001      	beq.n	80028f0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e01f      	b.n	8002930 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2204      	movs	r2, #4
 80028f8:	4013      	ands	r3, r2
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	d10d      	bne.n	800291a <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80028fe:	68fa      	ldr	r2, [r7, #12]
 8002900:	2380      	movs	r3, #128	; 0x80
 8002902:	03d9      	lsls	r1, r3, #15
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	4b0c      	ldr	r3, [pc, #48]	; (8002938 <UART_CheckIdleState+0x88>)
 8002908:	9300      	str	r3, [sp, #0]
 800290a:	0013      	movs	r3, r2
 800290c:	2200      	movs	r2, #0
 800290e:	f000 f815 	bl	800293c <UART_WaitOnFlagUntilTimeout>
 8002912:	1e03      	subs	r3, r0, #0
 8002914:	d001      	beq.n	800291a <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e00a      	b.n	8002930 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2220      	movs	r2, #32
 800291e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2220      	movs	r2, #32
 8002924:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2270      	movs	r2, #112	; 0x70
 800292a:	2100      	movs	r1, #0
 800292c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	0018      	movs	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	b004      	add	sp, #16
 8002936:	bd80      	pop	{r7, pc}
 8002938:	01ffffff 	.word	0x01ffffff

0800293c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	603b      	str	r3, [r7, #0]
 8002948:	1dfb      	adds	r3, r7, #7
 800294a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800294c:	e05d      	b.n	8002a0a <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	3301      	adds	r3, #1
 8002952:	d05a      	beq.n	8002a0a <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002954:	f7fe f932 	bl	8000bbc <HAL_GetTick>
 8002958:	0002      	movs	r2, r0
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	429a      	cmp	r2, r3
 8002962:	d302      	bcc.n	800296a <UART_WaitOnFlagUntilTimeout+0x2e>
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d11b      	bne.n	80029a2 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	492f      	ldr	r1, [pc, #188]	; (8002a34 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002976:	400a      	ands	r2, r1
 8002978:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2101      	movs	r1, #1
 8002986:	438a      	bics	r2, r1
 8002988:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2220      	movs	r2, #32
 800298e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2220      	movs	r2, #32
 8002994:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2270      	movs	r2, #112	; 0x70
 800299a:	2100      	movs	r1, #0
 800299c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e043      	b.n	8002a2a <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2204      	movs	r2, #4
 80029aa:	4013      	ands	r3, r2
 80029ac:	d02d      	beq.n	8002a0a <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	69da      	ldr	r2, [r3, #28]
 80029b4:	2380      	movs	r3, #128	; 0x80
 80029b6:	011b      	lsls	r3, r3, #4
 80029b8:	401a      	ands	r2, r3
 80029ba:	2380      	movs	r3, #128	; 0x80
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	429a      	cmp	r2, r3
 80029c0:	d123      	bne.n	8002a0a <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2280      	movs	r2, #128	; 0x80
 80029c8:	0112      	lsls	r2, r2, #4
 80029ca:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4917      	ldr	r1, [pc, #92]	; (8002a34 <UART_WaitOnFlagUntilTimeout+0xf8>)
 80029d8:	400a      	ands	r2, r1
 80029da:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2101      	movs	r1, #1
 80029e8:	438a      	bics	r2, r1
 80029ea:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2220      	movs	r2, #32
 80029f0:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2220      	movs	r2, #32
 80029f6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	2220      	movs	r2, #32
 80029fc:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2270      	movs	r2, #112	; 0x70
 8002a02:	2100      	movs	r1, #0
 8002a04:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e00f      	b.n	8002a2a <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	69db      	ldr	r3, [r3, #28]
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	4013      	ands	r3, r2
 8002a14:	68ba      	ldr	r2, [r7, #8]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	425a      	negs	r2, r3
 8002a1a:	4153      	adcs	r3, r2
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	001a      	movs	r2, r3
 8002a20:	1dfb      	adds	r3, r7, #7
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d092      	beq.n	800294e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	b004      	add	sp, #16
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	46c0      	nop			; (mov r8, r8)
 8002a34:	fffffe5f 	.word	0xfffffe5f

08002a38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	21c0      	movs	r1, #192	; 0xc0
 8002a4c:	438a      	bics	r2, r1
 8002a4e:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2220      	movs	r2, #32
 8002a54:	675a      	str	r2, [r3, #116]	; 0x74
}
 8002a56:	46c0      	nop			; (mov r8, r8)
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	b002      	add	sp, #8
 8002a5c:	bd80      	pop	{r7, pc}
	...

08002a60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b082      	sub	sp, #8
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	490a      	ldr	r1, [pc, #40]	; (8002a9c <UART_EndRxTransfer+0x3c>)
 8002a74:	400a      	ands	r2, r1
 8002a76:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2101      	movs	r1, #1
 8002a84:	438a      	bics	r2, r1
 8002a86:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	661a      	str	r2, [r3, #96]	; 0x60
}
 8002a94:	46c0      	nop			; (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b002      	add	sp, #8
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	fffffedf 	.word	0xfffffedf

08002aa0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	2b20      	cmp	r3, #32
 8002ab4:	d01e      	beq.n	8002af4 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	225a      	movs	r2, #90	; 0x5a
 8002aba:	2100      	movs	r1, #0
 8002abc:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	490e      	ldr	r1, [pc, #56]	; (8002b04 <UART_DMAReceiveCplt+0x64>)
 8002aca:	400a      	ands	r2, r1
 8002acc:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	2101      	movs	r1, #1
 8002ada:	438a      	bics	r2, r1
 8002adc:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2140      	movs	r1, #64	; 0x40
 8002aea:	438a      	bics	r2, r1
 8002aec:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2220      	movs	r2, #32
 8002af2:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	0018      	movs	r0, r3
 8002af8:	f7ff fc88 	bl	800240c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002afc:	46c0      	nop			; (mov r8, r8)
 8002afe:	46bd      	mov	sp, r7
 8002b00:	b004      	add	sp, #16
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	fffffeff 	.word	0xfffffeff

08002b08 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	0018      	movs	r0, r3
 8002b1a:	f7ff fc7f 	bl	800241c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b1e:	46c0      	nop			; (mov r8, r8)
 8002b20:	46bd      	mov	sp, r7
 8002b22:	b004      	add	sp, #16
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b086      	sub	sp, #24
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b32:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b38:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b3e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2280      	movs	r2, #128	; 0x80
 8002b48:	4013      	ands	r3, r2
 8002b4a:	2b80      	cmp	r3, #128	; 0x80
 8002b4c:	d10a      	bne.n	8002b64 <UART_DMAError+0x3e>
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	2b21      	cmp	r3, #33	; 0x21
 8002b52:	d107      	bne.n	8002b64 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	2252      	movs	r2, #82	; 0x52
 8002b58:	2100      	movs	r1, #0
 8002b5a:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	0018      	movs	r0, r3
 8002b60:	f7ff ff6a 	bl	8002a38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	2240      	movs	r2, #64	; 0x40
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	2b40      	cmp	r3, #64	; 0x40
 8002b70:	d10a      	bne.n	8002b88 <UART_DMAError+0x62>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2b22      	cmp	r3, #34	; 0x22
 8002b76:	d107      	bne.n	8002b88 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	225a      	movs	r2, #90	; 0x5a
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7ff ff6c 	bl	8002a60 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b8c:	2210      	movs	r2, #16
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	0018      	movs	r0, r3
 8002b98:	f7ff fc48 	bl	800242c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b9c:	46c0      	nop			; (mov r8, r8)
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	b006      	add	sp, #24
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <__errno>:
 8002ba4:	4b01      	ldr	r3, [pc, #4]	; (8002bac <__errno+0x8>)
 8002ba6:	6818      	ldr	r0, [r3, #0]
 8002ba8:	4770      	bx	lr
 8002baa:	46c0      	nop			; (mov r8, r8)
 8002bac:	2000000c 	.word	0x2000000c

08002bb0 <__libc_init_array>:
 8002bb0:	b570      	push	{r4, r5, r6, lr}
 8002bb2:	2600      	movs	r6, #0
 8002bb4:	4d0c      	ldr	r5, [pc, #48]	; (8002be8 <__libc_init_array+0x38>)
 8002bb6:	4c0d      	ldr	r4, [pc, #52]	; (8002bec <__libc_init_array+0x3c>)
 8002bb8:	1b64      	subs	r4, r4, r5
 8002bba:	10a4      	asrs	r4, r4, #2
 8002bbc:	42a6      	cmp	r6, r4
 8002bbe:	d109      	bne.n	8002bd4 <__libc_init_array+0x24>
 8002bc0:	2600      	movs	r6, #0
 8002bc2:	f000 fd73 	bl	80036ac <_init>
 8002bc6:	4d0a      	ldr	r5, [pc, #40]	; (8002bf0 <__libc_init_array+0x40>)
 8002bc8:	4c0a      	ldr	r4, [pc, #40]	; (8002bf4 <__libc_init_array+0x44>)
 8002bca:	1b64      	subs	r4, r4, r5
 8002bcc:	10a4      	asrs	r4, r4, #2
 8002bce:	42a6      	cmp	r6, r4
 8002bd0:	d105      	bne.n	8002bde <__libc_init_array+0x2e>
 8002bd2:	bd70      	pop	{r4, r5, r6, pc}
 8002bd4:	00b3      	lsls	r3, r6, #2
 8002bd6:	58eb      	ldr	r3, [r5, r3]
 8002bd8:	4798      	blx	r3
 8002bda:	3601      	adds	r6, #1
 8002bdc:	e7ee      	b.n	8002bbc <__libc_init_array+0xc>
 8002bde:	00b3      	lsls	r3, r6, #2
 8002be0:	58eb      	ldr	r3, [r5, r3]
 8002be2:	4798      	blx	r3
 8002be4:	3601      	adds	r6, #1
 8002be6:	e7f2      	b.n	8002bce <__libc_init_array+0x1e>
 8002be8:	080038d4 	.word	0x080038d4
 8002bec:	080038d4 	.word	0x080038d4
 8002bf0:	080038d4 	.word	0x080038d4
 8002bf4:	080038d8 	.word	0x080038d8

08002bf8 <memset>:
 8002bf8:	0003      	movs	r3, r0
 8002bfa:	1812      	adds	r2, r2, r0
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d100      	bne.n	8002c02 <memset+0xa>
 8002c00:	4770      	bx	lr
 8002c02:	7019      	strb	r1, [r3, #0]
 8002c04:	3301      	adds	r3, #1
 8002c06:	e7f9      	b.n	8002bfc <memset+0x4>

08002c08 <_puts_r>:
 8002c08:	b570      	push	{r4, r5, r6, lr}
 8002c0a:	0005      	movs	r5, r0
 8002c0c:	000e      	movs	r6, r1
 8002c0e:	2800      	cmp	r0, #0
 8002c10:	d004      	beq.n	8002c1c <_puts_r+0x14>
 8002c12:	6983      	ldr	r3, [r0, #24]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <_puts_r+0x14>
 8002c18:	f000 fa98 	bl	800314c <__sinit>
 8002c1c:	69ab      	ldr	r3, [r5, #24]
 8002c1e:	68ac      	ldr	r4, [r5, #8]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d102      	bne.n	8002c2a <_puts_r+0x22>
 8002c24:	0028      	movs	r0, r5
 8002c26:	f000 fa91 	bl	800314c <__sinit>
 8002c2a:	4b24      	ldr	r3, [pc, #144]	; (8002cbc <_puts_r+0xb4>)
 8002c2c:	429c      	cmp	r4, r3
 8002c2e:	d10f      	bne.n	8002c50 <_puts_r+0x48>
 8002c30:	686c      	ldr	r4, [r5, #4]
 8002c32:	89a3      	ldrh	r3, [r4, #12]
 8002c34:	071b      	lsls	r3, r3, #28
 8002c36:	d502      	bpl.n	8002c3e <_puts_r+0x36>
 8002c38:	6923      	ldr	r3, [r4, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d11f      	bne.n	8002c7e <_puts_r+0x76>
 8002c3e:	0021      	movs	r1, r4
 8002c40:	0028      	movs	r0, r5
 8002c42:	f000 f915 	bl	8002e70 <__swsetup_r>
 8002c46:	2800      	cmp	r0, #0
 8002c48:	d019      	beq.n	8002c7e <_puts_r+0x76>
 8002c4a:	2001      	movs	r0, #1
 8002c4c:	4240      	negs	r0, r0
 8002c4e:	bd70      	pop	{r4, r5, r6, pc}
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <_puts_r+0xb8>)
 8002c52:	429c      	cmp	r4, r3
 8002c54:	d101      	bne.n	8002c5a <_puts_r+0x52>
 8002c56:	68ac      	ldr	r4, [r5, #8]
 8002c58:	e7eb      	b.n	8002c32 <_puts_r+0x2a>
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	; (8002cc4 <_puts_r+0xbc>)
 8002c5c:	429c      	cmp	r4, r3
 8002c5e:	d1e8      	bne.n	8002c32 <_puts_r+0x2a>
 8002c60:	68ec      	ldr	r4, [r5, #12]
 8002c62:	e7e6      	b.n	8002c32 <_puts_r+0x2a>
 8002c64:	3601      	adds	r6, #1
 8002c66:	60a3      	str	r3, [r4, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	da04      	bge.n	8002c76 <_puts_r+0x6e>
 8002c6c:	69a2      	ldr	r2, [r4, #24]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	dc16      	bgt.n	8002ca0 <_puts_r+0x98>
 8002c72:	290a      	cmp	r1, #10
 8002c74:	d014      	beq.n	8002ca0 <_puts_r+0x98>
 8002c76:	6823      	ldr	r3, [r4, #0]
 8002c78:	1c5a      	adds	r2, r3, #1
 8002c7a:	6022      	str	r2, [r4, #0]
 8002c7c:	7019      	strb	r1, [r3, #0]
 8002c7e:	68a3      	ldr	r3, [r4, #8]
 8002c80:	7831      	ldrb	r1, [r6, #0]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	2900      	cmp	r1, #0
 8002c86:	d1ed      	bne.n	8002c64 <_puts_r+0x5c>
 8002c88:	60a3      	str	r3, [r4, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	da0f      	bge.n	8002cae <_puts_r+0xa6>
 8002c8e:	0022      	movs	r2, r4
 8002c90:	310a      	adds	r1, #10
 8002c92:	0028      	movs	r0, r5
 8002c94:	f000 f896 	bl	8002dc4 <__swbuf_r>
 8002c98:	1c43      	adds	r3, r0, #1
 8002c9a:	d0d6      	beq.n	8002c4a <_puts_r+0x42>
 8002c9c:	200a      	movs	r0, #10
 8002c9e:	e7d6      	b.n	8002c4e <_puts_r+0x46>
 8002ca0:	0022      	movs	r2, r4
 8002ca2:	0028      	movs	r0, r5
 8002ca4:	f000 f88e 	bl	8002dc4 <__swbuf_r>
 8002ca8:	1c43      	adds	r3, r0, #1
 8002caa:	d1e8      	bne.n	8002c7e <_puts_r+0x76>
 8002cac:	e7cd      	b.n	8002c4a <_puts_r+0x42>
 8002cae:	200a      	movs	r0, #10
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	1c5a      	adds	r2, r3, #1
 8002cb4:	6022      	str	r2, [r4, #0]
 8002cb6:	7018      	strb	r0, [r3, #0]
 8002cb8:	e7c9      	b.n	8002c4e <_puts_r+0x46>
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	08003788 	.word	0x08003788
 8002cc0:	080037a8 	.word	0x080037a8
 8002cc4:	08003768 	.word	0x08003768

08002cc8 <puts>:
 8002cc8:	b510      	push	{r4, lr}
 8002cca:	4b03      	ldr	r3, [pc, #12]	; (8002cd8 <puts+0x10>)
 8002ccc:	0001      	movs	r1, r0
 8002cce:	6818      	ldr	r0, [r3, #0]
 8002cd0:	f7ff ff9a 	bl	8002c08 <_puts_r>
 8002cd4:	bd10      	pop	{r4, pc}
 8002cd6:	46c0      	nop			; (mov r8, r8)
 8002cd8:	2000000c 	.word	0x2000000c

08002cdc <strcasecmp>:
 8002cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cde:	0007      	movs	r7, r0
 8002ce0:	000e      	movs	r6, r1
 8002ce2:	783c      	ldrb	r4, [r7, #0]
 8002ce4:	f000 fac6 	bl	8003274 <__locale_ctype_ptr>
 8002ce8:	2203      	movs	r2, #3
 8002cea:	1900      	adds	r0, r0, r4
 8002cec:	7843      	ldrb	r3, [r0, #1]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d100      	bne.n	8002cf6 <strcasecmp+0x1a>
 8002cf4:	3420      	adds	r4, #32
 8002cf6:	7835      	ldrb	r5, [r6, #0]
 8002cf8:	f000 fabc 	bl	8003274 <__locale_ctype_ptr>
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	1940      	adds	r0, r0, r5
 8002d00:	7843      	ldrb	r3, [r0, #1]
 8002d02:	4013      	ands	r3, r2
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d100      	bne.n	8002d0a <strcasecmp+0x2e>
 8002d08:	3520      	adds	r5, #32
 8002d0a:	1b60      	subs	r0, r4, r5
 8002d0c:	d103      	bne.n	8002d16 <strcasecmp+0x3a>
 8002d0e:	3701      	adds	r7, #1
 8002d10:	3601      	adds	r6, #1
 8002d12:	2d00      	cmp	r5, #0
 8002d14:	d1e5      	bne.n	8002ce2 <strcasecmp+0x6>
 8002d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002d18 <strtok>:
 8002d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d1a:	4b12      	ldr	r3, [pc, #72]	; (8002d64 <strtok+0x4c>)
 8002d1c:	0006      	movs	r6, r0
 8002d1e:	681d      	ldr	r5, [r3, #0]
 8002d20:	000f      	movs	r7, r1
 8002d22:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8002d24:	2c00      	cmp	r4, #0
 8002d26:	d116      	bne.n	8002d56 <strtok+0x3e>
 8002d28:	2050      	movs	r0, #80	; 0x50
 8002d2a:	f000 fb1d 	bl	8003368 <malloc>
 8002d2e:	65a8      	str	r0, [r5, #88]	; 0x58
 8002d30:	6004      	str	r4, [r0, #0]
 8002d32:	6044      	str	r4, [r0, #4]
 8002d34:	6084      	str	r4, [r0, #8]
 8002d36:	60c4      	str	r4, [r0, #12]
 8002d38:	6104      	str	r4, [r0, #16]
 8002d3a:	6144      	str	r4, [r0, #20]
 8002d3c:	6184      	str	r4, [r0, #24]
 8002d3e:	6284      	str	r4, [r0, #40]	; 0x28
 8002d40:	62c4      	str	r4, [r0, #44]	; 0x2c
 8002d42:	6304      	str	r4, [r0, #48]	; 0x30
 8002d44:	6344      	str	r4, [r0, #52]	; 0x34
 8002d46:	6384      	str	r4, [r0, #56]	; 0x38
 8002d48:	63c4      	str	r4, [r0, #60]	; 0x3c
 8002d4a:	6404      	str	r4, [r0, #64]	; 0x40
 8002d4c:	6444      	str	r4, [r0, #68]	; 0x44
 8002d4e:	6484      	str	r4, [r0, #72]	; 0x48
 8002d50:	64c4      	str	r4, [r0, #76]	; 0x4c
 8002d52:	7704      	strb	r4, [r0, #28]
 8002d54:	6244      	str	r4, [r0, #36]	; 0x24
 8002d56:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8002d58:	0039      	movs	r1, r7
 8002d5a:	0030      	movs	r0, r6
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	f000 f803 	bl	8002d68 <__strtok_r>
 8002d62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d64:	2000000c 	.word	0x2000000c

08002d68 <__strtok_r>:
 8002d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d104      	bne.n	8002d78 <__strtok_r+0x10>
 8002d6e:	6810      	ldr	r0, [r2, #0]
 8002d70:	2800      	cmp	r0, #0
 8002d72:	d101      	bne.n	8002d78 <__strtok_r+0x10>
 8002d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d76:	0020      	movs	r0, r4
 8002d78:	000e      	movs	r6, r1
 8002d7a:	7805      	ldrb	r5, [r0, #0]
 8002d7c:	1c44      	adds	r4, r0, #1
 8002d7e:	7837      	ldrb	r7, [r6, #0]
 8002d80:	2f00      	cmp	r7, #0
 8002d82:	d104      	bne.n	8002d8e <__strtok_r+0x26>
 8002d84:	2d00      	cmp	r5, #0
 8002d86:	d110      	bne.n	8002daa <__strtok_r+0x42>
 8002d88:	6015      	str	r5, [r2, #0]
 8002d8a:	0028      	movs	r0, r5
 8002d8c:	e7f2      	b.n	8002d74 <__strtok_r+0xc>
 8002d8e:	3601      	adds	r6, #1
 8002d90:	42bd      	cmp	r5, r7
 8002d92:	d1f4      	bne.n	8002d7e <__strtok_r+0x16>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1ee      	bne.n	8002d76 <__strtok_r+0xe>
 8002d98:	6014      	str	r4, [r2, #0]
 8002d9a:	7003      	strb	r3, [r0, #0]
 8002d9c:	e7ea      	b.n	8002d74 <__strtok_r+0xc>
 8002d9e:	0033      	movs	r3, r6
 8002da0:	e00d      	b.n	8002dbe <__strtok_r+0x56>
 8002da2:	3501      	adds	r5, #1
 8002da4:	2f00      	cmp	r7, #0
 8002da6:	d103      	bne.n	8002db0 <__strtok_r+0x48>
 8002da8:	001c      	movs	r4, r3
 8002daa:	000d      	movs	r5, r1
 8002dac:	7826      	ldrb	r6, [r4, #0]
 8002dae:	1c63      	adds	r3, r4, #1
 8002db0:	782f      	ldrb	r7, [r5, #0]
 8002db2:	42be      	cmp	r6, r7
 8002db4:	d1f5      	bne.n	8002da2 <__strtok_r+0x3a>
 8002db6:	2e00      	cmp	r6, #0
 8002db8:	d0f1      	beq.n	8002d9e <__strtok_r+0x36>
 8002dba:	2100      	movs	r1, #0
 8002dbc:	7021      	strb	r1, [r4, #0]
 8002dbe:	6013      	str	r3, [r2, #0]
 8002dc0:	e7d8      	b.n	8002d74 <__strtok_r+0xc>
	...

08002dc4 <__swbuf_r>:
 8002dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dc6:	0005      	movs	r5, r0
 8002dc8:	000e      	movs	r6, r1
 8002dca:	0014      	movs	r4, r2
 8002dcc:	2800      	cmp	r0, #0
 8002dce:	d004      	beq.n	8002dda <__swbuf_r+0x16>
 8002dd0:	6983      	ldr	r3, [r0, #24]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <__swbuf_r+0x16>
 8002dd6:	f000 f9b9 	bl	800314c <__sinit>
 8002dda:	4b22      	ldr	r3, [pc, #136]	; (8002e64 <__swbuf_r+0xa0>)
 8002ddc:	429c      	cmp	r4, r3
 8002dde:	d12d      	bne.n	8002e3c <__swbuf_r+0x78>
 8002de0:	686c      	ldr	r4, [r5, #4]
 8002de2:	69a3      	ldr	r3, [r4, #24]
 8002de4:	60a3      	str	r3, [r4, #8]
 8002de6:	89a3      	ldrh	r3, [r4, #12]
 8002de8:	071b      	lsls	r3, r3, #28
 8002dea:	d531      	bpl.n	8002e50 <__swbuf_r+0x8c>
 8002dec:	6923      	ldr	r3, [r4, #16]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d02e      	beq.n	8002e50 <__swbuf_r+0x8c>
 8002df2:	6823      	ldr	r3, [r4, #0]
 8002df4:	6922      	ldr	r2, [r4, #16]
 8002df6:	b2f7      	uxtb	r7, r6
 8002df8:	1a98      	subs	r0, r3, r2
 8002dfa:	6963      	ldr	r3, [r4, #20]
 8002dfc:	b2f6      	uxtb	r6, r6
 8002dfe:	4283      	cmp	r3, r0
 8002e00:	dc05      	bgt.n	8002e0e <__swbuf_r+0x4a>
 8002e02:	0021      	movs	r1, r4
 8002e04:	0028      	movs	r0, r5
 8002e06:	f000 f933 	bl	8003070 <_fflush_r>
 8002e0a:	2800      	cmp	r0, #0
 8002e0c:	d126      	bne.n	8002e5c <__swbuf_r+0x98>
 8002e0e:	68a3      	ldr	r3, [r4, #8]
 8002e10:	3001      	adds	r0, #1
 8002e12:	3b01      	subs	r3, #1
 8002e14:	60a3      	str	r3, [r4, #8]
 8002e16:	6823      	ldr	r3, [r4, #0]
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	6022      	str	r2, [r4, #0]
 8002e1c:	701f      	strb	r7, [r3, #0]
 8002e1e:	6963      	ldr	r3, [r4, #20]
 8002e20:	4283      	cmp	r3, r0
 8002e22:	d004      	beq.n	8002e2e <__swbuf_r+0x6a>
 8002e24:	89a3      	ldrh	r3, [r4, #12]
 8002e26:	07db      	lsls	r3, r3, #31
 8002e28:	d51a      	bpl.n	8002e60 <__swbuf_r+0x9c>
 8002e2a:	2e0a      	cmp	r6, #10
 8002e2c:	d118      	bne.n	8002e60 <__swbuf_r+0x9c>
 8002e2e:	0021      	movs	r1, r4
 8002e30:	0028      	movs	r0, r5
 8002e32:	f000 f91d 	bl	8003070 <_fflush_r>
 8002e36:	2800      	cmp	r0, #0
 8002e38:	d012      	beq.n	8002e60 <__swbuf_r+0x9c>
 8002e3a:	e00f      	b.n	8002e5c <__swbuf_r+0x98>
 8002e3c:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <__swbuf_r+0xa4>)
 8002e3e:	429c      	cmp	r4, r3
 8002e40:	d101      	bne.n	8002e46 <__swbuf_r+0x82>
 8002e42:	68ac      	ldr	r4, [r5, #8]
 8002e44:	e7cd      	b.n	8002de2 <__swbuf_r+0x1e>
 8002e46:	4b09      	ldr	r3, [pc, #36]	; (8002e6c <__swbuf_r+0xa8>)
 8002e48:	429c      	cmp	r4, r3
 8002e4a:	d1ca      	bne.n	8002de2 <__swbuf_r+0x1e>
 8002e4c:	68ec      	ldr	r4, [r5, #12]
 8002e4e:	e7c8      	b.n	8002de2 <__swbuf_r+0x1e>
 8002e50:	0021      	movs	r1, r4
 8002e52:	0028      	movs	r0, r5
 8002e54:	f000 f80c 	bl	8002e70 <__swsetup_r>
 8002e58:	2800      	cmp	r0, #0
 8002e5a:	d0ca      	beq.n	8002df2 <__swbuf_r+0x2e>
 8002e5c:	2601      	movs	r6, #1
 8002e5e:	4276      	negs	r6, r6
 8002e60:	0030      	movs	r0, r6
 8002e62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e64:	08003788 	.word	0x08003788
 8002e68:	080037a8 	.word	0x080037a8
 8002e6c:	08003768 	.word	0x08003768

08002e70 <__swsetup_r>:
 8002e70:	4b36      	ldr	r3, [pc, #216]	; (8002f4c <__swsetup_r+0xdc>)
 8002e72:	b570      	push	{r4, r5, r6, lr}
 8002e74:	681d      	ldr	r5, [r3, #0]
 8002e76:	0006      	movs	r6, r0
 8002e78:	000c      	movs	r4, r1
 8002e7a:	2d00      	cmp	r5, #0
 8002e7c:	d005      	beq.n	8002e8a <__swsetup_r+0x1a>
 8002e7e:	69ab      	ldr	r3, [r5, #24]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d102      	bne.n	8002e8a <__swsetup_r+0x1a>
 8002e84:	0028      	movs	r0, r5
 8002e86:	f000 f961 	bl	800314c <__sinit>
 8002e8a:	4b31      	ldr	r3, [pc, #196]	; (8002f50 <__swsetup_r+0xe0>)
 8002e8c:	429c      	cmp	r4, r3
 8002e8e:	d10f      	bne.n	8002eb0 <__swsetup_r+0x40>
 8002e90:	686c      	ldr	r4, [r5, #4]
 8002e92:	230c      	movs	r3, #12
 8002e94:	5ee2      	ldrsh	r2, [r4, r3]
 8002e96:	b293      	uxth	r3, r2
 8002e98:	0719      	lsls	r1, r3, #28
 8002e9a:	d42d      	bmi.n	8002ef8 <__swsetup_r+0x88>
 8002e9c:	06d9      	lsls	r1, r3, #27
 8002e9e:	d411      	bmi.n	8002ec4 <__swsetup_r+0x54>
 8002ea0:	2309      	movs	r3, #9
 8002ea2:	2001      	movs	r0, #1
 8002ea4:	6033      	str	r3, [r6, #0]
 8002ea6:	3337      	adds	r3, #55	; 0x37
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	81a3      	strh	r3, [r4, #12]
 8002eac:	4240      	negs	r0, r0
 8002eae:	bd70      	pop	{r4, r5, r6, pc}
 8002eb0:	4b28      	ldr	r3, [pc, #160]	; (8002f54 <__swsetup_r+0xe4>)
 8002eb2:	429c      	cmp	r4, r3
 8002eb4:	d101      	bne.n	8002eba <__swsetup_r+0x4a>
 8002eb6:	68ac      	ldr	r4, [r5, #8]
 8002eb8:	e7eb      	b.n	8002e92 <__swsetup_r+0x22>
 8002eba:	4b27      	ldr	r3, [pc, #156]	; (8002f58 <__swsetup_r+0xe8>)
 8002ebc:	429c      	cmp	r4, r3
 8002ebe:	d1e8      	bne.n	8002e92 <__swsetup_r+0x22>
 8002ec0:	68ec      	ldr	r4, [r5, #12]
 8002ec2:	e7e6      	b.n	8002e92 <__swsetup_r+0x22>
 8002ec4:	075b      	lsls	r3, r3, #29
 8002ec6:	d513      	bpl.n	8002ef0 <__swsetup_r+0x80>
 8002ec8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002eca:	2900      	cmp	r1, #0
 8002ecc:	d008      	beq.n	8002ee0 <__swsetup_r+0x70>
 8002ece:	0023      	movs	r3, r4
 8002ed0:	3344      	adds	r3, #68	; 0x44
 8002ed2:	4299      	cmp	r1, r3
 8002ed4:	d002      	beq.n	8002edc <__swsetup_r+0x6c>
 8002ed6:	0030      	movs	r0, r6
 8002ed8:	f000 fa62 	bl	80033a0 <_free_r>
 8002edc:	2300      	movs	r3, #0
 8002ede:	6363      	str	r3, [r4, #52]	; 0x34
 8002ee0:	2224      	movs	r2, #36	; 0x24
 8002ee2:	89a3      	ldrh	r3, [r4, #12]
 8002ee4:	4393      	bics	r3, r2
 8002ee6:	81a3      	strh	r3, [r4, #12]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	6063      	str	r3, [r4, #4]
 8002eec:	6923      	ldr	r3, [r4, #16]
 8002eee:	6023      	str	r3, [r4, #0]
 8002ef0:	2308      	movs	r3, #8
 8002ef2:	89a2      	ldrh	r2, [r4, #12]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	81a3      	strh	r3, [r4, #12]
 8002ef8:	6923      	ldr	r3, [r4, #16]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d10b      	bne.n	8002f16 <__swsetup_r+0xa6>
 8002efe:	21a0      	movs	r1, #160	; 0xa0
 8002f00:	2280      	movs	r2, #128	; 0x80
 8002f02:	89a3      	ldrh	r3, [r4, #12]
 8002f04:	0089      	lsls	r1, r1, #2
 8002f06:	0092      	lsls	r2, r2, #2
 8002f08:	400b      	ands	r3, r1
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d003      	beq.n	8002f16 <__swsetup_r+0xa6>
 8002f0e:	0021      	movs	r1, r4
 8002f10:	0030      	movs	r0, r6
 8002f12:	f000 f9e5 	bl	80032e0 <__smakebuf_r>
 8002f16:	2301      	movs	r3, #1
 8002f18:	89a2      	ldrh	r2, [r4, #12]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d011      	beq.n	8002f42 <__swsetup_r+0xd2>
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60a3      	str	r3, [r4, #8]
 8002f22:	6963      	ldr	r3, [r4, #20]
 8002f24:	425b      	negs	r3, r3
 8002f26:	61a3      	str	r3, [r4, #24]
 8002f28:	2000      	movs	r0, #0
 8002f2a:	6923      	ldr	r3, [r4, #16]
 8002f2c:	4283      	cmp	r3, r0
 8002f2e:	d1be      	bne.n	8002eae <__swsetup_r+0x3e>
 8002f30:	230c      	movs	r3, #12
 8002f32:	5ee2      	ldrsh	r2, [r4, r3]
 8002f34:	0613      	lsls	r3, r2, #24
 8002f36:	d5ba      	bpl.n	8002eae <__swsetup_r+0x3e>
 8002f38:	2340      	movs	r3, #64	; 0x40
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	81a3      	strh	r3, [r4, #12]
 8002f3e:	3801      	subs	r0, #1
 8002f40:	e7b5      	b.n	8002eae <__swsetup_r+0x3e>
 8002f42:	0792      	lsls	r2, r2, #30
 8002f44:	d400      	bmi.n	8002f48 <__swsetup_r+0xd8>
 8002f46:	6963      	ldr	r3, [r4, #20]
 8002f48:	60a3      	str	r3, [r4, #8]
 8002f4a:	e7ed      	b.n	8002f28 <__swsetup_r+0xb8>
 8002f4c:	2000000c 	.word	0x2000000c
 8002f50:	08003788 	.word	0x08003788
 8002f54:	080037a8 	.word	0x080037a8
 8002f58:	08003768 	.word	0x08003768

08002f5c <__sflush_r>:
 8002f5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f5e:	898a      	ldrh	r2, [r1, #12]
 8002f60:	0005      	movs	r5, r0
 8002f62:	000c      	movs	r4, r1
 8002f64:	0713      	lsls	r3, r2, #28
 8002f66:	d460      	bmi.n	800302a <__sflush_r+0xce>
 8002f68:	684b      	ldr	r3, [r1, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	dc04      	bgt.n	8002f78 <__sflush_r+0x1c>
 8002f6e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	dc01      	bgt.n	8002f78 <__sflush_r+0x1c>
 8002f74:	2000      	movs	r0, #0
 8002f76:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002f78:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002f7a:	2f00      	cmp	r7, #0
 8002f7c:	d0fa      	beq.n	8002f74 <__sflush_r+0x18>
 8002f7e:	2300      	movs	r3, #0
 8002f80:	682e      	ldr	r6, [r5, #0]
 8002f82:	602b      	str	r3, [r5, #0]
 8002f84:	2380      	movs	r3, #128	; 0x80
 8002f86:	015b      	lsls	r3, r3, #5
 8002f88:	6a21      	ldr	r1, [r4, #32]
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	d034      	beq.n	8002ff8 <__sflush_r+0x9c>
 8002f8e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f90:	89a3      	ldrh	r3, [r4, #12]
 8002f92:	075b      	lsls	r3, r3, #29
 8002f94:	d506      	bpl.n	8002fa4 <__sflush_r+0x48>
 8002f96:	6863      	ldr	r3, [r4, #4]
 8002f98:	1ac0      	subs	r0, r0, r3
 8002f9a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <__sflush_r+0x48>
 8002fa0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002fa2:	1ac0      	subs	r0, r0, r3
 8002fa4:	0002      	movs	r2, r0
 8002fa6:	6a21      	ldr	r1, [r4, #32]
 8002fa8:	2300      	movs	r3, #0
 8002faa:	0028      	movs	r0, r5
 8002fac:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8002fae:	47b8      	blx	r7
 8002fb0:	89a1      	ldrh	r1, [r4, #12]
 8002fb2:	1c43      	adds	r3, r0, #1
 8002fb4:	d106      	bne.n	8002fc4 <__sflush_r+0x68>
 8002fb6:	682b      	ldr	r3, [r5, #0]
 8002fb8:	2b1d      	cmp	r3, #29
 8002fba:	d830      	bhi.n	800301e <__sflush_r+0xc2>
 8002fbc:	4a2b      	ldr	r2, [pc, #172]	; (800306c <__sflush_r+0x110>)
 8002fbe:	40da      	lsrs	r2, r3
 8002fc0:	07d3      	lsls	r3, r2, #31
 8002fc2:	d52c      	bpl.n	800301e <__sflush_r+0xc2>
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	6063      	str	r3, [r4, #4]
 8002fc8:	6923      	ldr	r3, [r4, #16]
 8002fca:	6023      	str	r3, [r4, #0]
 8002fcc:	04cb      	lsls	r3, r1, #19
 8002fce:	d505      	bpl.n	8002fdc <__sflush_r+0x80>
 8002fd0:	1c43      	adds	r3, r0, #1
 8002fd2:	d102      	bne.n	8002fda <__sflush_r+0x7e>
 8002fd4:	682b      	ldr	r3, [r5, #0]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d100      	bne.n	8002fdc <__sflush_r+0x80>
 8002fda:	6560      	str	r0, [r4, #84]	; 0x54
 8002fdc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fde:	602e      	str	r6, [r5, #0]
 8002fe0:	2900      	cmp	r1, #0
 8002fe2:	d0c7      	beq.n	8002f74 <__sflush_r+0x18>
 8002fe4:	0023      	movs	r3, r4
 8002fe6:	3344      	adds	r3, #68	; 0x44
 8002fe8:	4299      	cmp	r1, r3
 8002fea:	d002      	beq.n	8002ff2 <__sflush_r+0x96>
 8002fec:	0028      	movs	r0, r5
 8002fee:	f000 f9d7 	bl	80033a0 <_free_r>
 8002ff2:	2000      	movs	r0, #0
 8002ff4:	6360      	str	r0, [r4, #52]	; 0x34
 8002ff6:	e7be      	b.n	8002f76 <__sflush_r+0x1a>
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	0028      	movs	r0, r5
 8002ffc:	47b8      	blx	r7
 8002ffe:	1c43      	adds	r3, r0, #1
 8003000:	d1c6      	bne.n	8002f90 <__sflush_r+0x34>
 8003002:	682b      	ldr	r3, [r5, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d0c3      	beq.n	8002f90 <__sflush_r+0x34>
 8003008:	2b1d      	cmp	r3, #29
 800300a:	d001      	beq.n	8003010 <__sflush_r+0xb4>
 800300c:	2b16      	cmp	r3, #22
 800300e:	d101      	bne.n	8003014 <__sflush_r+0xb8>
 8003010:	602e      	str	r6, [r5, #0]
 8003012:	e7af      	b.n	8002f74 <__sflush_r+0x18>
 8003014:	2340      	movs	r3, #64	; 0x40
 8003016:	89a2      	ldrh	r2, [r4, #12]
 8003018:	4313      	orrs	r3, r2
 800301a:	81a3      	strh	r3, [r4, #12]
 800301c:	e7ab      	b.n	8002f76 <__sflush_r+0x1a>
 800301e:	2340      	movs	r3, #64	; 0x40
 8003020:	430b      	orrs	r3, r1
 8003022:	2001      	movs	r0, #1
 8003024:	81a3      	strh	r3, [r4, #12]
 8003026:	4240      	negs	r0, r0
 8003028:	e7a5      	b.n	8002f76 <__sflush_r+0x1a>
 800302a:	690f      	ldr	r7, [r1, #16]
 800302c:	2f00      	cmp	r7, #0
 800302e:	d0a1      	beq.n	8002f74 <__sflush_r+0x18>
 8003030:	680b      	ldr	r3, [r1, #0]
 8003032:	600f      	str	r7, [r1, #0]
 8003034:	1bdb      	subs	r3, r3, r7
 8003036:	9301      	str	r3, [sp, #4]
 8003038:	2300      	movs	r3, #0
 800303a:	0792      	lsls	r2, r2, #30
 800303c:	d100      	bne.n	8003040 <__sflush_r+0xe4>
 800303e:	694b      	ldr	r3, [r1, #20]
 8003040:	60a3      	str	r3, [r4, #8]
 8003042:	9b01      	ldr	r3, [sp, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	dc00      	bgt.n	800304a <__sflush_r+0xee>
 8003048:	e794      	b.n	8002f74 <__sflush_r+0x18>
 800304a:	9b01      	ldr	r3, [sp, #4]
 800304c:	003a      	movs	r2, r7
 800304e:	6a21      	ldr	r1, [r4, #32]
 8003050:	0028      	movs	r0, r5
 8003052:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003054:	47b0      	blx	r6
 8003056:	2800      	cmp	r0, #0
 8003058:	dc03      	bgt.n	8003062 <__sflush_r+0x106>
 800305a:	2340      	movs	r3, #64	; 0x40
 800305c:	89a2      	ldrh	r2, [r4, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	e7df      	b.n	8003022 <__sflush_r+0xc6>
 8003062:	9b01      	ldr	r3, [sp, #4]
 8003064:	183f      	adds	r7, r7, r0
 8003066:	1a1b      	subs	r3, r3, r0
 8003068:	9301      	str	r3, [sp, #4]
 800306a:	e7ea      	b.n	8003042 <__sflush_r+0xe6>
 800306c:	20400001 	.word	0x20400001

08003070 <_fflush_r>:
 8003070:	690b      	ldr	r3, [r1, #16]
 8003072:	b570      	push	{r4, r5, r6, lr}
 8003074:	0005      	movs	r5, r0
 8003076:	000c      	movs	r4, r1
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <_fflush_r+0x10>
 800307c:	2000      	movs	r0, #0
 800307e:	bd70      	pop	{r4, r5, r6, pc}
 8003080:	2800      	cmp	r0, #0
 8003082:	d004      	beq.n	800308e <_fflush_r+0x1e>
 8003084:	6983      	ldr	r3, [r0, #24]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d101      	bne.n	800308e <_fflush_r+0x1e>
 800308a:	f000 f85f 	bl	800314c <__sinit>
 800308e:	4b0b      	ldr	r3, [pc, #44]	; (80030bc <_fflush_r+0x4c>)
 8003090:	429c      	cmp	r4, r3
 8003092:	d109      	bne.n	80030a8 <_fflush_r+0x38>
 8003094:	686c      	ldr	r4, [r5, #4]
 8003096:	220c      	movs	r2, #12
 8003098:	5ea3      	ldrsh	r3, [r4, r2]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0ee      	beq.n	800307c <_fflush_r+0xc>
 800309e:	0021      	movs	r1, r4
 80030a0:	0028      	movs	r0, r5
 80030a2:	f7ff ff5b 	bl	8002f5c <__sflush_r>
 80030a6:	e7ea      	b.n	800307e <_fflush_r+0xe>
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <_fflush_r+0x50>)
 80030aa:	429c      	cmp	r4, r3
 80030ac:	d101      	bne.n	80030b2 <_fflush_r+0x42>
 80030ae:	68ac      	ldr	r4, [r5, #8]
 80030b0:	e7f1      	b.n	8003096 <_fflush_r+0x26>
 80030b2:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <_fflush_r+0x54>)
 80030b4:	429c      	cmp	r4, r3
 80030b6:	d1ee      	bne.n	8003096 <_fflush_r+0x26>
 80030b8:	68ec      	ldr	r4, [r5, #12]
 80030ba:	e7ec      	b.n	8003096 <_fflush_r+0x26>
 80030bc:	08003788 	.word	0x08003788
 80030c0:	080037a8 	.word	0x080037a8
 80030c4:	08003768 	.word	0x08003768

080030c8 <std>:
 80030c8:	2300      	movs	r3, #0
 80030ca:	b510      	push	{r4, lr}
 80030cc:	0004      	movs	r4, r0
 80030ce:	6003      	str	r3, [r0, #0]
 80030d0:	6043      	str	r3, [r0, #4]
 80030d2:	6083      	str	r3, [r0, #8]
 80030d4:	8181      	strh	r1, [r0, #12]
 80030d6:	6643      	str	r3, [r0, #100]	; 0x64
 80030d8:	81c2      	strh	r2, [r0, #14]
 80030da:	6103      	str	r3, [r0, #16]
 80030dc:	6143      	str	r3, [r0, #20]
 80030de:	6183      	str	r3, [r0, #24]
 80030e0:	0019      	movs	r1, r3
 80030e2:	2208      	movs	r2, #8
 80030e4:	305c      	adds	r0, #92	; 0x5c
 80030e6:	f7ff fd87 	bl	8002bf8 <memset>
 80030ea:	4b05      	ldr	r3, [pc, #20]	; (8003100 <std+0x38>)
 80030ec:	6224      	str	r4, [r4, #32]
 80030ee:	6263      	str	r3, [r4, #36]	; 0x24
 80030f0:	4b04      	ldr	r3, [pc, #16]	; (8003104 <std+0x3c>)
 80030f2:	62a3      	str	r3, [r4, #40]	; 0x28
 80030f4:	4b04      	ldr	r3, [pc, #16]	; (8003108 <std+0x40>)
 80030f6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <std+0x44>)
 80030fa:	6323      	str	r3, [r4, #48]	; 0x30
 80030fc:	bd10      	pop	{r4, pc}
 80030fe:	46c0      	nop			; (mov r8, r8)
 8003100:	08003515 	.word	0x08003515
 8003104:	0800353d 	.word	0x0800353d
 8003108:	08003575 	.word	0x08003575
 800310c:	080035a1 	.word	0x080035a1

08003110 <_cleanup_r>:
 8003110:	b510      	push	{r4, lr}
 8003112:	4902      	ldr	r1, [pc, #8]	; (800311c <_cleanup_r+0xc>)
 8003114:	f000 f88c 	bl	8003230 <_fwalk_reent>
 8003118:	bd10      	pop	{r4, pc}
 800311a:	46c0      	nop			; (mov r8, r8)
 800311c:	08003071 	.word	0x08003071

08003120 <__sfmoreglue>:
 8003120:	b570      	push	{r4, r5, r6, lr}
 8003122:	2568      	movs	r5, #104	; 0x68
 8003124:	1e4a      	subs	r2, r1, #1
 8003126:	4355      	muls	r5, r2
 8003128:	000e      	movs	r6, r1
 800312a:	0029      	movs	r1, r5
 800312c:	3174      	adds	r1, #116	; 0x74
 800312e:	f000 f981 	bl	8003434 <_malloc_r>
 8003132:	1e04      	subs	r4, r0, #0
 8003134:	d008      	beq.n	8003148 <__sfmoreglue+0x28>
 8003136:	2100      	movs	r1, #0
 8003138:	002a      	movs	r2, r5
 800313a:	6001      	str	r1, [r0, #0]
 800313c:	6046      	str	r6, [r0, #4]
 800313e:	300c      	adds	r0, #12
 8003140:	60a0      	str	r0, [r4, #8]
 8003142:	3268      	adds	r2, #104	; 0x68
 8003144:	f7ff fd58 	bl	8002bf8 <memset>
 8003148:	0020      	movs	r0, r4
 800314a:	bd70      	pop	{r4, r5, r6, pc}

0800314c <__sinit>:
 800314c:	6983      	ldr	r3, [r0, #24]
 800314e:	b513      	push	{r0, r1, r4, lr}
 8003150:	0004      	movs	r4, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d128      	bne.n	80031a8 <__sinit+0x5c>
 8003156:	6483      	str	r3, [r0, #72]	; 0x48
 8003158:	64c3      	str	r3, [r0, #76]	; 0x4c
 800315a:	6503      	str	r3, [r0, #80]	; 0x50
 800315c:	4b13      	ldr	r3, [pc, #76]	; (80031ac <__sinit+0x60>)
 800315e:	4a14      	ldr	r2, [pc, #80]	; (80031b0 <__sinit+0x64>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6282      	str	r2, [r0, #40]	; 0x28
 8003164:	9301      	str	r3, [sp, #4]
 8003166:	4298      	cmp	r0, r3
 8003168:	d101      	bne.n	800316e <__sinit+0x22>
 800316a:	2301      	movs	r3, #1
 800316c:	6183      	str	r3, [r0, #24]
 800316e:	0020      	movs	r0, r4
 8003170:	f000 f820 	bl	80031b4 <__sfp>
 8003174:	6060      	str	r0, [r4, #4]
 8003176:	0020      	movs	r0, r4
 8003178:	f000 f81c 	bl	80031b4 <__sfp>
 800317c:	60a0      	str	r0, [r4, #8]
 800317e:	0020      	movs	r0, r4
 8003180:	f000 f818 	bl	80031b4 <__sfp>
 8003184:	2200      	movs	r2, #0
 8003186:	60e0      	str	r0, [r4, #12]
 8003188:	2104      	movs	r1, #4
 800318a:	6860      	ldr	r0, [r4, #4]
 800318c:	f7ff ff9c 	bl	80030c8 <std>
 8003190:	2201      	movs	r2, #1
 8003192:	2109      	movs	r1, #9
 8003194:	68a0      	ldr	r0, [r4, #8]
 8003196:	f7ff ff97 	bl	80030c8 <std>
 800319a:	2202      	movs	r2, #2
 800319c:	2112      	movs	r1, #18
 800319e:	68e0      	ldr	r0, [r4, #12]
 80031a0:	f7ff ff92 	bl	80030c8 <std>
 80031a4:	2301      	movs	r3, #1
 80031a6:	61a3      	str	r3, [r4, #24]
 80031a8:	bd13      	pop	{r0, r1, r4, pc}
 80031aa:	46c0      	nop			; (mov r8, r8)
 80031ac:	08003764 	.word	0x08003764
 80031b0:	08003111 	.word	0x08003111

080031b4 <__sfp>:
 80031b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b6:	4b1c      	ldr	r3, [pc, #112]	; (8003228 <__sfp+0x74>)
 80031b8:	0007      	movs	r7, r0
 80031ba:	681e      	ldr	r6, [r3, #0]
 80031bc:	69b3      	ldr	r3, [r6, #24]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d102      	bne.n	80031c8 <__sfp+0x14>
 80031c2:	0030      	movs	r0, r6
 80031c4:	f7ff ffc2 	bl	800314c <__sinit>
 80031c8:	3648      	adds	r6, #72	; 0x48
 80031ca:	68b4      	ldr	r4, [r6, #8]
 80031cc:	6873      	ldr	r3, [r6, #4]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	d504      	bpl.n	80031dc <__sfp+0x28>
 80031d2:	6833      	ldr	r3, [r6, #0]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d007      	beq.n	80031e8 <__sfp+0x34>
 80031d8:	6836      	ldr	r6, [r6, #0]
 80031da:	e7f6      	b.n	80031ca <__sfp+0x16>
 80031dc:	220c      	movs	r2, #12
 80031de:	5ea5      	ldrsh	r5, [r4, r2]
 80031e0:	2d00      	cmp	r5, #0
 80031e2:	d00d      	beq.n	8003200 <__sfp+0x4c>
 80031e4:	3468      	adds	r4, #104	; 0x68
 80031e6:	e7f2      	b.n	80031ce <__sfp+0x1a>
 80031e8:	2104      	movs	r1, #4
 80031ea:	0038      	movs	r0, r7
 80031ec:	f7ff ff98 	bl	8003120 <__sfmoreglue>
 80031f0:	6030      	str	r0, [r6, #0]
 80031f2:	2800      	cmp	r0, #0
 80031f4:	d1f0      	bne.n	80031d8 <__sfp+0x24>
 80031f6:	230c      	movs	r3, #12
 80031f8:	0004      	movs	r4, r0
 80031fa:	603b      	str	r3, [r7, #0]
 80031fc:	0020      	movs	r0, r4
 80031fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003200:	0020      	movs	r0, r4
 8003202:	4b0a      	ldr	r3, [pc, #40]	; (800322c <__sfp+0x78>)
 8003204:	6665      	str	r5, [r4, #100]	; 0x64
 8003206:	6025      	str	r5, [r4, #0]
 8003208:	6065      	str	r5, [r4, #4]
 800320a:	60a5      	str	r5, [r4, #8]
 800320c:	60e3      	str	r3, [r4, #12]
 800320e:	6125      	str	r5, [r4, #16]
 8003210:	6165      	str	r5, [r4, #20]
 8003212:	61a5      	str	r5, [r4, #24]
 8003214:	2208      	movs	r2, #8
 8003216:	0029      	movs	r1, r5
 8003218:	305c      	adds	r0, #92	; 0x5c
 800321a:	f7ff fced 	bl	8002bf8 <memset>
 800321e:	6365      	str	r5, [r4, #52]	; 0x34
 8003220:	63a5      	str	r5, [r4, #56]	; 0x38
 8003222:	64a5      	str	r5, [r4, #72]	; 0x48
 8003224:	64e5      	str	r5, [r4, #76]	; 0x4c
 8003226:	e7e9      	b.n	80031fc <__sfp+0x48>
 8003228:	08003764 	.word	0x08003764
 800322c:	ffff0001 	.word	0xffff0001

08003230 <_fwalk_reent>:
 8003230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003232:	0004      	movs	r4, r0
 8003234:	0007      	movs	r7, r0
 8003236:	2600      	movs	r6, #0
 8003238:	9101      	str	r1, [sp, #4]
 800323a:	3448      	adds	r4, #72	; 0x48
 800323c:	2c00      	cmp	r4, #0
 800323e:	d101      	bne.n	8003244 <_fwalk_reent+0x14>
 8003240:	0030      	movs	r0, r6
 8003242:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003244:	6863      	ldr	r3, [r4, #4]
 8003246:	68a5      	ldr	r5, [r4, #8]
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	9b00      	ldr	r3, [sp, #0]
 800324c:	3b01      	subs	r3, #1
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	d501      	bpl.n	8003256 <_fwalk_reent+0x26>
 8003252:	6824      	ldr	r4, [r4, #0]
 8003254:	e7f2      	b.n	800323c <_fwalk_reent+0xc>
 8003256:	89ab      	ldrh	r3, [r5, #12]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d908      	bls.n	800326e <_fwalk_reent+0x3e>
 800325c:	220e      	movs	r2, #14
 800325e:	5eab      	ldrsh	r3, [r5, r2]
 8003260:	3301      	adds	r3, #1
 8003262:	d004      	beq.n	800326e <_fwalk_reent+0x3e>
 8003264:	0029      	movs	r1, r5
 8003266:	0038      	movs	r0, r7
 8003268:	9b01      	ldr	r3, [sp, #4]
 800326a:	4798      	blx	r3
 800326c:	4306      	orrs	r6, r0
 800326e:	3568      	adds	r5, #104	; 0x68
 8003270:	e7eb      	b.n	800324a <_fwalk_reent+0x1a>
	...

08003274 <__locale_ctype_ptr>:
 8003274:	4b04      	ldr	r3, [pc, #16]	; (8003288 <__locale_ctype_ptr+0x14>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d100      	bne.n	8003280 <__locale_ctype_ptr+0xc>
 800327e:	4b03      	ldr	r3, [pc, #12]	; (800328c <__locale_ctype_ptr+0x18>)
 8003280:	33ec      	adds	r3, #236	; 0xec
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	4770      	bx	lr
 8003286:	46c0      	nop			; (mov r8, r8)
 8003288:	2000000c 	.word	0x2000000c
 800328c:	20000070 	.word	0x20000070

08003290 <__swhatbuf_r>:
 8003290:	b570      	push	{r4, r5, r6, lr}
 8003292:	000e      	movs	r6, r1
 8003294:	001d      	movs	r5, r3
 8003296:	230e      	movs	r3, #14
 8003298:	5ec9      	ldrsh	r1, [r1, r3]
 800329a:	b096      	sub	sp, #88	; 0x58
 800329c:	0014      	movs	r4, r2
 800329e:	2900      	cmp	r1, #0
 80032a0:	da07      	bge.n	80032b2 <__swhatbuf_r+0x22>
 80032a2:	2300      	movs	r3, #0
 80032a4:	602b      	str	r3, [r5, #0]
 80032a6:	89b3      	ldrh	r3, [r6, #12]
 80032a8:	061b      	lsls	r3, r3, #24
 80032aa:	d411      	bmi.n	80032d0 <__swhatbuf_r+0x40>
 80032ac:	2380      	movs	r3, #128	; 0x80
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	e00f      	b.n	80032d2 <__swhatbuf_r+0x42>
 80032b2:	466a      	mov	r2, sp
 80032b4:	f000 f9ac 	bl	8003610 <_fstat_r>
 80032b8:	2800      	cmp	r0, #0
 80032ba:	dbf2      	blt.n	80032a2 <__swhatbuf_r+0x12>
 80032bc:	22f0      	movs	r2, #240	; 0xf0
 80032be:	9b01      	ldr	r3, [sp, #4]
 80032c0:	0212      	lsls	r2, r2, #8
 80032c2:	4013      	ands	r3, r2
 80032c4:	4a05      	ldr	r2, [pc, #20]	; (80032dc <__swhatbuf_r+0x4c>)
 80032c6:	189b      	adds	r3, r3, r2
 80032c8:	425a      	negs	r2, r3
 80032ca:	4153      	adcs	r3, r2
 80032cc:	602b      	str	r3, [r5, #0]
 80032ce:	e7ed      	b.n	80032ac <__swhatbuf_r+0x1c>
 80032d0:	2340      	movs	r3, #64	; 0x40
 80032d2:	2000      	movs	r0, #0
 80032d4:	6023      	str	r3, [r4, #0]
 80032d6:	b016      	add	sp, #88	; 0x58
 80032d8:	bd70      	pop	{r4, r5, r6, pc}
 80032da:	46c0      	nop			; (mov r8, r8)
 80032dc:	ffffe000 	.word	0xffffe000

080032e0 <__smakebuf_r>:
 80032e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80032e2:	2602      	movs	r6, #2
 80032e4:	898b      	ldrh	r3, [r1, #12]
 80032e6:	0005      	movs	r5, r0
 80032e8:	000c      	movs	r4, r1
 80032ea:	4233      	tst	r3, r6
 80032ec:	d006      	beq.n	80032fc <__smakebuf_r+0x1c>
 80032ee:	0023      	movs	r3, r4
 80032f0:	3347      	adds	r3, #71	; 0x47
 80032f2:	6023      	str	r3, [r4, #0]
 80032f4:	6123      	str	r3, [r4, #16]
 80032f6:	2301      	movs	r3, #1
 80032f8:	6163      	str	r3, [r4, #20]
 80032fa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80032fc:	ab01      	add	r3, sp, #4
 80032fe:	466a      	mov	r2, sp
 8003300:	f7ff ffc6 	bl	8003290 <__swhatbuf_r>
 8003304:	9900      	ldr	r1, [sp, #0]
 8003306:	0007      	movs	r7, r0
 8003308:	0028      	movs	r0, r5
 800330a:	f000 f893 	bl	8003434 <_malloc_r>
 800330e:	2800      	cmp	r0, #0
 8003310:	d108      	bne.n	8003324 <__smakebuf_r+0x44>
 8003312:	220c      	movs	r2, #12
 8003314:	5ea3      	ldrsh	r3, [r4, r2]
 8003316:	059a      	lsls	r2, r3, #22
 8003318:	d4ef      	bmi.n	80032fa <__smakebuf_r+0x1a>
 800331a:	2203      	movs	r2, #3
 800331c:	4393      	bics	r3, r2
 800331e:	431e      	orrs	r6, r3
 8003320:	81a6      	strh	r6, [r4, #12]
 8003322:	e7e4      	b.n	80032ee <__smakebuf_r+0xe>
 8003324:	4b0f      	ldr	r3, [pc, #60]	; (8003364 <__smakebuf_r+0x84>)
 8003326:	62ab      	str	r3, [r5, #40]	; 0x28
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	89a2      	ldrh	r2, [r4, #12]
 800332c:	6020      	str	r0, [r4, #0]
 800332e:	4313      	orrs	r3, r2
 8003330:	81a3      	strh	r3, [r4, #12]
 8003332:	9b00      	ldr	r3, [sp, #0]
 8003334:	6120      	str	r0, [r4, #16]
 8003336:	6163      	str	r3, [r4, #20]
 8003338:	9b01      	ldr	r3, [sp, #4]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00d      	beq.n	800335a <__smakebuf_r+0x7a>
 800333e:	230e      	movs	r3, #14
 8003340:	5ee1      	ldrsh	r1, [r4, r3]
 8003342:	0028      	movs	r0, r5
 8003344:	f000 f976 	bl	8003634 <_isatty_r>
 8003348:	2800      	cmp	r0, #0
 800334a:	d006      	beq.n	800335a <__smakebuf_r+0x7a>
 800334c:	2203      	movs	r2, #3
 800334e:	89a3      	ldrh	r3, [r4, #12]
 8003350:	4393      	bics	r3, r2
 8003352:	001a      	movs	r2, r3
 8003354:	2301      	movs	r3, #1
 8003356:	4313      	orrs	r3, r2
 8003358:	81a3      	strh	r3, [r4, #12]
 800335a:	89a0      	ldrh	r0, [r4, #12]
 800335c:	4338      	orrs	r0, r7
 800335e:	81a0      	strh	r0, [r4, #12]
 8003360:	e7cb      	b.n	80032fa <__smakebuf_r+0x1a>
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	08003111 	.word	0x08003111

08003368 <malloc>:
 8003368:	b510      	push	{r4, lr}
 800336a:	4b03      	ldr	r3, [pc, #12]	; (8003378 <malloc+0x10>)
 800336c:	0001      	movs	r1, r0
 800336e:	6818      	ldr	r0, [r3, #0]
 8003370:	f000 f860 	bl	8003434 <_malloc_r>
 8003374:	bd10      	pop	{r4, pc}
 8003376:	46c0      	nop			; (mov r8, r8)
 8003378:	2000000c 	.word	0x2000000c

0800337c <__ascii_mbtowc>:
 800337c:	b082      	sub	sp, #8
 800337e:	2900      	cmp	r1, #0
 8003380:	d100      	bne.n	8003384 <__ascii_mbtowc+0x8>
 8003382:	a901      	add	r1, sp, #4
 8003384:	1e10      	subs	r0, r2, #0
 8003386:	d006      	beq.n	8003396 <__ascii_mbtowc+0x1a>
 8003388:	2b00      	cmp	r3, #0
 800338a:	d006      	beq.n	800339a <__ascii_mbtowc+0x1e>
 800338c:	7813      	ldrb	r3, [r2, #0]
 800338e:	600b      	str	r3, [r1, #0]
 8003390:	7810      	ldrb	r0, [r2, #0]
 8003392:	1e43      	subs	r3, r0, #1
 8003394:	4198      	sbcs	r0, r3
 8003396:	b002      	add	sp, #8
 8003398:	4770      	bx	lr
 800339a:	2002      	movs	r0, #2
 800339c:	4240      	negs	r0, r0
 800339e:	e7fa      	b.n	8003396 <__ascii_mbtowc+0x1a>

080033a0 <_free_r>:
 80033a0:	b570      	push	{r4, r5, r6, lr}
 80033a2:	0005      	movs	r5, r0
 80033a4:	2900      	cmp	r1, #0
 80033a6:	d010      	beq.n	80033ca <_free_r+0x2a>
 80033a8:	1f0c      	subs	r4, r1, #4
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	da00      	bge.n	80033b2 <_free_r+0x12>
 80033b0:	18e4      	adds	r4, r4, r3
 80033b2:	0028      	movs	r0, r5
 80033b4:	f000 f964 	bl	8003680 <__malloc_lock>
 80033b8:	4a1d      	ldr	r2, [pc, #116]	; (8003430 <_free_r+0x90>)
 80033ba:	6813      	ldr	r3, [r2, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d105      	bne.n	80033cc <_free_r+0x2c>
 80033c0:	6063      	str	r3, [r4, #4]
 80033c2:	6014      	str	r4, [r2, #0]
 80033c4:	0028      	movs	r0, r5
 80033c6:	f000 f95c 	bl	8003682 <__malloc_unlock>
 80033ca:	bd70      	pop	{r4, r5, r6, pc}
 80033cc:	42a3      	cmp	r3, r4
 80033ce:	d909      	bls.n	80033e4 <_free_r+0x44>
 80033d0:	6821      	ldr	r1, [r4, #0]
 80033d2:	1860      	adds	r0, r4, r1
 80033d4:	4283      	cmp	r3, r0
 80033d6:	d1f3      	bne.n	80033c0 <_free_r+0x20>
 80033d8:	6818      	ldr	r0, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	1841      	adds	r1, r0, r1
 80033de:	6021      	str	r1, [r4, #0]
 80033e0:	e7ee      	b.n	80033c0 <_free_r+0x20>
 80033e2:	0013      	movs	r3, r2
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	2a00      	cmp	r2, #0
 80033e8:	d001      	beq.n	80033ee <_free_r+0x4e>
 80033ea:	42a2      	cmp	r2, r4
 80033ec:	d9f9      	bls.n	80033e2 <_free_r+0x42>
 80033ee:	6819      	ldr	r1, [r3, #0]
 80033f0:	1858      	adds	r0, r3, r1
 80033f2:	42a0      	cmp	r0, r4
 80033f4:	d10b      	bne.n	800340e <_free_r+0x6e>
 80033f6:	6820      	ldr	r0, [r4, #0]
 80033f8:	1809      	adds	r1, r1, r0
 80033fa:	1858      	adds	r0, r3, r1
 80033fc:	6019      	str	r1, [r3, #0]
 80033fe:	4282      	cmp	r2, r0
 8003400:	d1e0      	bne.n	80033c4 <_free_r+0x24>
 8003402:	6810      	ldr	r0, [r2, #0]
 8003404:	6852      	ldr	r2, [r2, #4]
 8003406:	1841      	adds	r1, r0, r1
 8003408:	6019      	str	r1, [r3, #0]
 800340a:	605a      	str	r2, [r3, #4]
 800340c:	e7da      	b.n	80033c4 <_free_r+0x24>
 800340e:	42a0      	cmp	r0, r4
 8003410:	d902      	bls.n	8003418 <_free_r+0x78>
 8003412:	230c      	movs	r3, #12
 8003414:	602b      	str	r3, [r5, #0]
 8003416:	e7d5      	b.n	80033c4 <_free_r+0x24>
 8003418:	6821      	ldr	r1, [r4, #0]
 800341a:	1860      	adds	r0, r4, r1
 800341c:	4282      	cmp	r2, r0
 800341e:	d103      	bne.n	8003428 <_free_r+0x88>
 8003420:	6810      	ldr	r0, [r2, #0]
 8003422:	6852      	ldr	r2, [r2, #4]
 8003424:	1841      	adds	r1, r0, r1
 8003426:	6021      	str	r1, [r4, #0]
 8003428:	6062      	str	r2, [r4, #4]
 800342a:	605c      	str	r4, [r3, #4]
 800342c:	e7ca      	b.n	80033c4 <_free_r+0x24>
 800342e:	46c0      	nop			; (mov r8, r8)
 8003430:	20000340 	.word	0x20000340

08003434 <_malloc_r>:
 8003434:	2303      	movs	r3, #3
 8003436:	b570      	push	{r4, r5, r6, lr}
 8003438:	1ccd      	adds	r5, r1, #3
 800343a:	439d      	bics	r5, r3
 800343c:	3508      	adds	r5, #8
 800343e:	0006      	movs	r6, r0
 8003440:	2d0c      	cmp	r5, #12
 8003442:	d21e      	bcs.n	8003482 <_malloc_r+0x4e>
 8003444:	250c      	movs	r5, #12
 8003446:	42a9      	cmp	r1, r5
 8003448:	d81d      	bhi.n	8003486 <_malloc_r+0x52>
 800344a:	0030      	movs	r0, r6
 800344c:	f000 f918 	bl	8003680 <__malloc_lock>
 8003450:	4a25      	ldr	r2, [pc, #148]	; (80034e8 <_malloc_r+0xb4>)
 8003452:	6814      	ldr	r4, [r2, #0]
 8003454:	0021      	movs	r1, r4
 8003456:	2900      	cmp	r1, #0
 8003458:	d119      	bne.n	800348e <_malloc_r+0x5a>
 800345a:	4c24      	ldr	r4, [pc, #144]	; (80034ec <_malloc_r+0xb8>)
 800345c:	6823      	ldr	r3, [r4, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d103      	bne.n	800346a <_malloc_r+0x36>
 8003462:	0030      	movs	r0, r6
 8003464:	f000 f844 	bl	80034f0 <_sbrk_r>
 8003468:	6020      	str	r0, [r4, #0]
 800346a:	0029      	movs	r1, r5
 800346c:	0030      	movs	r0, r6
 800346e:	f000 f83f 	bl	80034f0 <_sbrk_r>
 8003472:	1c43      	adds	r3, r0, #1
 8003474:	d12b      	bne.n	80034ce <_malloc_r+0x9a>
 8003476:	230c      	movs	r3, #12
 8003478:	0030      	movs	r0, r6
 800347a:	6033      	str	r3, [r6, #0]
 800347c:	f000 f901 	bl	8003682 <__malloc_unlock>
 8003480:	e003      	b.n	800348a <_malloc_r+0x56>
 8003482:	2d00      	cmp	r5, #0
 8003484:	dadf      	bge.n	8003446 <_malloc_r+0x12>
 8003486:	230c      	movs	r3, #12
 8003488:	6033      	str	r3, [r6, #0]
 800348a:	2000      	movs	r0, #0
 800348c:	bd70      	pop	{r4, r5, r6, pc}
 800348e:	680b      	ldr	r3, [r1, #0]
 8003490:	1b5b      	subs	r3, r3, r5
 8003492:	d419      	bmi.n	80034c8 <_malloc_r+0x94>
 8003494:	2b0b      	cmp	r3, #11
 8003496:	d903      	bls.n	80034a0 <_malloc_r+0x6c>
 8003498:	600b      	str	r3, [r1, #0]
 800349a:	18cc      	adds	r4, r1, r3
 800349c:	6025      	str	r5, [r4, #0]
 800349e:	e003      	b.n	80034a8 <_malloc_r+0x74>
 80034a0:	684b      	ldr	r3, [r1, #4]
 80034a2:	428c      	cmp	r4, r1
 80034a4:	d10d      	bne.n	80034c2 <_malloc_r+0x8e>
 80034a6:	6013      	str	r3, [r2, #0]
 80034a8:	0030      	movs	r0, r6
 80034aa:	f000 f8ea 	bl	8003682 <__malloc_unlock>
 80034ae:	0020      	movs	r0, r4
 80034b0:	2207      	movs	r2, #7
 80034b2:	300b      	adds	r0, #11
 80034b4:	1d23      	adds	r3, r4, #4
 80034b6:	4390      	bics	r0, r2
 80034b8:	1ac3      	subs	r3, r0, r3
 80034ba:	d0e7      	beq.n	800348c <_malloc_r+0x58>
 80034bc:	425a      	negs	r2, r3
 80034be:	50e2      	str	r2, [r4, r3]
 80034c0:	e7e4      	b.n	800348c <_malloc_r+0x58>
 80034c2:	6063      	str	r3, [r4, #4]
 80034c4:	000c      	movs	r4, r1
 80034c6:	e7ef      	b.n	80034a8 <_malloc_r+0x74>
 80034c8:	000c      	movs	r4, r1
 80034ca:	6849      	ldr	r1, [r1, #4]
 80034cc:	e7c3      	b.n	8003456 <_malloc_r+0x22>
 80034ce:	2303      	movs	r3, #3
 80034d0:	1cc4      	adds	r4, r0, #3
 80034d2:	439c      	bics	r4, r3
 80034d4:	42a0      	cmp	r0, r4
 80034d6:	d0e1      	beq.n	800349c <_malloc_r+0x68>
 80034d8:	1a21      	subs	r1, r4, r0
 80034da:	0030      	movs	r0, r6
 80034dc:	f000 f808 	bl	80034f0 <_sbrk_r>
 80034e0:	1c43      	adds	r3, r0, #1
 80034e2:	d1db      	bne.n	800349c <_malloc_r+0x68>
 80034e4:	e7c7      	b.n	8003476 <_malloc_r+0x42>
 80034e6:	46c0      	nop			; (mov r8, r8)
 80034e8:	20000340 	.word	0x20000340
 80034ec:	20000344 	.word	0x20000344

080034f0 <_sbrk_r>:
 80034f0:	2300      	movs	r3, #0
 80034f2:	b570      	push	{r4, r5, r6, lr}
 80034f4:	4c06      	ldr	r4, [pc, #24]	; (8003510 <_sbrk_r+0x20>)
 80034f6:	0005      	movs	r5, r0
 80034f8:	0008      	movs	r0, r1
 80034fa:	6023      	str	r3, [r4, #0]
 80034fc:	f7fd fa9e 	bl	8000a3c <_sbrk>
 8003500:	1c43      	adds	r3, r0, #1
 8003502:	d103      	bne.n	800350c <_sbrk_r+0x1c>
 8003504:	6823      	ldr	r3, [r4, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d000      	beq.n	800350c <_sbrk_r+0x1c>
 800350a:	602b      	str	r3, [r5, #0]
 800350c:	bd70      	pop	{r4, r5, r6, pc}
 800350e:	46c0      	nop			; (mov r8, r8)
 8003510:	2000045c 	.word	0x2000045c

08003514 <__sread>:
 8003514:	b570      	push	{r4, r5, r6, lr}
 8003516:	000c      	movs	r4, r1
 8003518:	250e      	movs	r5, #14
 800351a:	5f49      	ldrsh	r1, [r1, r5]
 800351c:	f000 f8b2 	bl	8003684 <_read_r>
 8003520:	2800      	cmp	r0, #0
 8003522:	db03      	blt.n	800352c <__sread+0x18>
 8003524:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003526:	181b      	adds	r3, r3, r0
 8003528:	6563      	str	r3, [r4, #84]	; 0x54
 800352a:	bd70      	pop	{r4, r5, r6, pc}
 800352c:	89a3      	ldrh	r3, [r4, #12]
 800352e:	4a02      	ldr	r2, [pc, #8]	; (8003538 <__sread+0x24>)
 8003530:	4013      	ands	r3, r2
 8003532:	81a3      	strh	r3, [r4, #12]
 8003534:	e7f9      	b.n	800352a <__sread+0x16>
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	ffffefff 	.word	0xffffefff

0800353c <__swrite>:
 800353c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800353e:	001f      	movs	r7, r3
 8003540:	898b      	ldrh	r3, [r1, #12]
 8003542:	0005      	movs	r5, r0
 8003544:	000c      	movs	r4, r1
 8003546:	0016      	movs	r6, r2
 8003548:	05db      	lsls	r3, r3, #23
 800354a:	d505      	bpl.n	8003558 <__swrite+0x1c>
 800354c:	230e      	movs	r3, #14
 800354e:	5ec9      	ldrsh	r1, [r1, r3]
 8003550:	2200      	movs	r2, #0
 8003552:	2302      	movs	r3, #2
 8003554:	f000 f880 	bl	8003658 <_lseek_r>
 8003558:	89a3      	ldrh	r3, [r4, #12]
 800355a:	4a05      	ldr	r2, [pc, #20]	; (8003570 <__swrite+0x34>)
 800355c:	0028      	movs	r0, r5
 800355e:	4013      	ands	r3, r2
 8003560:	81a3      	strh	r3, [r4, #12]
 8003562:	0032      	movs	r2, r6
 8003564:	230e      	movs	r3, #14
 8003566:	5ee1      	ldrsh	r1, [r4, r3]
 8003568:	003b      	movs	r3, r7
 800356a:	f000 f82b 	bl	80035c4 <_write_r>
 800356e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003570:	ffffefff 	.word	0xffffefff

08003574 <__sseek>:
 8003574:	b570      	push	{r4, r5, r6, lr}
 8003576:	000c      	movs	r4, r1
 8003578:	250e      	movs	r5, #14
 800357a:	5f49      	ldrsh	r1, [r1, r5]
 800357c:	f000 f86c 	bl	8003658 <_lseek_r>
 8003580:	89a3      	ldrh	r3, [r4, #12]
 8003582:	1c42      	adds	r2, r0, #1
 8003584:	d103      	bne.n	800358e <__sseek+0x1a>
 8003586:	4a05      	ldr	r2, [pc, #20]	; (800359c <__sseek+0x28>)
 8003588:	4013      	ands	r3, r2
 800358a:	81a3      	strh	r3, [r4, #12]
 800358c:	bd70      	pop	{r4, r5, r6, pc}
 800358e:	2280      	movs	r2, #128	; 0x80
 8003590:	0152      	lsls	r2, r2, #5
 8003592:	4313      	orrs	r3, r2
 8003594:	81a3      	strh	r3, [r4, #12]
 8003596:	6560      	str	r0, [r4, #84]	; 0x54
 8003598:	e7f8      	b.n	800358c <__sseek+0x18>
 800359a:	46c0      	nop			; (mov r8, r8)
 800359c:	ffffefff 	.word	0xffffefff

080035a0 <__sclose>:
 80035a0:	b510      	push	{r4, lr}
 80035a2:	230e      	movs	r3, #14
 80035a4:	5ec9      	ldrsh	r1, [r1, r3]
 80035a6:	f000 f821 	bl	80035ec <_close_r>
 80035aa:	bd10      	pop	{r4, pc}

080035ac <__ascii_wctomb>:
 80035ac:	1e0b      	subs	r3, r1, #0
 80035ae:	d004      	beq.n	80035ba <__ascii_wctomb+0xe>
 80035b0:	2aff      	cmp	r2, #255	; 0xff
 80035b2:	d904      	bls.n	80035be <__ascii_wctomb+0x12>
 80035b4:	238a      	movs	r3, #138	; 0x8a
 80035b6:	6003      	str	r3, [r0, #0]
 80035b8:	3b8b      	subs	r3, #139	; 0x8b
 80035ba:	0018      	movs	r0, r3
 80035bc:	4770      	bx	lr
 80035be:	700a      	strb	r2, [r1, #0]
 80035c0:	2301      	movs	r3, #1
 80035c2:	e7fa      	b.n	80035ba <__ascii_wctomb+0xe>

080035c4 <_write_r>:
 80035c4:	b570      	push	{r4, r5, r6, lr}
 80035c6:	0005      	movs	r5, r0
 80035c8:	0008      	movs	r0, r1
 80035ca:	0011      	movs	r1, r2
 80035cc:	2200      	movs	r2, #0
 80035ce:	4c06      	ldr	r4, [pc, #24]	; (80035e8 <_write_r+0x24>)
 80035d0:	6022      	str	r2, [r4, #0]
 80035d2:	001a      	movs	r2, r3
 80035d4:	f7fc fe24 	bl	8000220 <_write>
 80035d8:	1c43      	adds	r3, r0, #1
 80035da:	d103      	bne.n	80035e4 <_write_r+0x20>
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d000      	beq.n	80035e4 <_write_r+0x20>
 80035e2:	602b      	str	r3, [r5, #0]
 80035e4:	bd70      	pop	{r4, r5, r6, pc}
 80035e6:	46c0      	nop			; (mov r8, r8)
 80035e8:	2000045c 	.word	0x2000045c

080035ec <_close_r>:
 80035ec:	2300      	movs	r3, #0
 80035ee:	b570      	push	{r4, r5, r6, lr}
 80035f0:	4c06      	ldr	r4, [pc, #24]	; (800360c <_close_r+0x20>)
 80035f2:	0005      	movs	r5, r0
 80035f4:	0008      	movs	r0, r1
 80035f6:	6023      	str	r3, [r4, #0]
 80035f8:	f7fd f9f3 	bl	80009e2 <_close>
 80035fc:	1c43      	adds	r3, r0, #1
 80035fe:	d103      	bne.n	8003608 <_close_r+0x1c>
 8003600:	6823      	ldr	r3, [r4, #0]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d000      	beq.n	8003608 <_close_r+0x1c>
 8003606:	602b      	str	r3, [r5, #0]
 8003608:	bd70      	pop	{r4, r5, r6, pc}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	2000045c 	.word	0x2000045c

08003610 <_fstat_r>:
 8003610:	2300      	movs	r3, #0
 8003612:	b570      	push	{r4, r5, r6, lr}
 8003614:	4c06      	ldr	r4, [pc, #24]	; (8003630 <_fstat_r+0x20>)
 8003616:	0005      	movs	r5, r0
 8003618:	0008      	movs	r0, r1
 800361a:	0011      	movs	r1, r2
 800361c:	6023      	str	r3, [r4, #0]
 800361e:	f7fd f9ea 	bl	80009f6 <_fstat>
 8003622:	1c43      	adds	r3, r0, #1
 8003624:	d103      	bne.n	800362e <_fstat_r+0x1e>
 8003626:	6823      	ldr	r3, [r4, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d000      	beq.n	800362e <_fstat_r+0x1e>
 800362c:	602b      	str	r3, [r5, #0]
 800362e:	bd70      	pop	{r4, r5, r6, pc}
 8003630:	2000045c 	.word	0x2000045c

08003634 <_isatty_r>:
 8003634:	2300      	movs	r3, #0
 8003636:	b570      	push	{r4, r5, r6, lr}
 8003638:	4c06      	ldr	r4, [pc, #24]	; (8003654 <_isatty_r+0x20>)
 800363a:	0005      	movs	r5, r0
 800363c:	0008      	movs	r0, r1
 800363e:	6023      	str	r3, [r4, #0]
 8003640:	f7fd f9e7 	bl	8000a12 <_isatty>
 8003644:	1c43      	adds	r3, r0, #1
 8003646:	d103      	bne.n	8003650 <_isatty_r+0x1c>
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d000      	beq.n	8003650 <_isatty_r+0x1c>
 800364e:	602b      	str	r3, [r5, #0]
 8003650:	bd70      	pop	{r4, r5, r6, pc}
 8003652:	46c0      	nop			; (mov r8, r8)
 8003654:	2000045c 	.word	0x2000045c

08003658 <_lseek_r>:
 8003658:	b570      	push	{r4, r5, r6, lr}
 800365a:	0005      	movs	r5, r0
 800365c:	0008      	movs	r0, r1
 800365e:	0011      	movs	r1, r2
 8003660:	2200      	movs	r2, #0
 8003662:	4c06      	ldr	r4, [pc, #24]	; (800367c <_lseek_r+0x24>)
 8003664:	6022      	str	r2, [r4, #0]
 8003666:	001a      	movs	r2, r3
 8003668:	f7fd f9dc 	bl	8000a24 <_lseek>
 800366c:	1c43      	adds	r3, r0, #1
 800366e:	d103      	bne.n	8003678 <_lseek_r+0x20>
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d000      	beq.n	8003678 <_lseek_r+0x20>
 8003676:	602b      	str	r3, [r5, #0]
 8003678:	bd70      	pop	{r4, r5, r6, pc}
 800367a:	46c0      	nop			; (mov r8, r8)
 800367c:	2000045c 	.word	0x2000045c

08003680 <__malloc_lock>:
 8003680:	4770      	bx	lr

08003682 <__malloc_unlock>:
 8003682:	4770      	bx	lr

08003684 <_read_r>:
 8003684:	b570      	push	{r4, r5, r6, lr}
 8003686:	0005      	movs	r5, r0
 8003688:	0008      	movs	r0, r1
 800368a:	0011      	movs	r1, r2
 800368c:	2200      	movs	r2, #0
 800368e:	4c06      	ldr	r4, [pc, #24]	; (80036a8 <_read_r+0x24>)
 8003690:	6022      	str	r2, [r4, #0]
 8003692:	001a      	movs	r2, r3
 8003694:	f7fd f988 	bl	80009a8 <_read>
 8003698:	1c43      	adds	r3, r0, #1
 800369a:	d103      	bne.n	80036a4 <_read_r+0x20>
 800369c:	6823      	ldr	r3, [r4, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d000      	beq.n	80036a4 <_read_r+0x20>
 80036a2:	602b      	str	r3, [r5, #0]
 80036a4:	bd70      	pop	{r4, r5, r6, pc}
 80036a6:	46c0      	nop			; (mov r8, r8)
 80036a8:	2000045c 	.word	0x2000045c

080036ac <_init>:
 80036ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ae:	46c0      	nop			; (mov r8, r8)
 80036b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036b2:	bc08      	pop	{r3}
 80036b4:	469e      	mov	lr, r3
 80036b6:	4770      	bx	lr

080036b8 <_fini>:
 80036b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ba:	46c0      	nop			; (mov r8, r8)
 80036bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80036be:	bc08      	pop	{r3}
 80036c0:	469e      	mov	lr, r3
 80036c2:	4770      	bx	lr
