ARM GAS  /tmp/ccGnfi8p.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.cpp"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text._ZL12MX_GPIO_Initv,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	_ZL12MX_GPIO_Initv:
  26              		.fnstart
  27              	.LFB156:
  28              		.file 1 "Core/Src/main.cpp"
   1:Core/Src/main.cpp **** /* USER CODE BEGIN Header */
   2:Core/Src/main.cpp **** /**
   3:Core/Src/main.cpp ****   ******************************************************************************
   4:Core/Src/main.cpp ****   * @file           : main.c
   5:Core/Src/main.cpp ****   * @brief          : Main program body
   6:Core/Src/main.cpp ****   ******************************************************************************
   7:Core/Src/main.cpp ****   * @attention
   8:Core/Src/main.cpp ****   *
   9:Core/Src/main.cpp ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.cpp ****   * All rights reserved.</center></h2>
  11:Core/Src/main.cpp ****   *
  12:Core/Src/main.cpp ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.cpp ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.cpp ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.cpp ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.cpp ****   *
  17:Core/Src/main.cpp ****   ******************************************************************************
  18:Core/Src/main.cpp ****   */
  19:Core/Src/main.cpp **** /* USER CODE END Header */
  20:Core/Src/main.cpp **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.cpp **** #include "main.h"
  22:Core/Src/main.cpp **** 
  23:Core/Src/main.cpp **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.cpp **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.cpp **** #include "oled.h"
  26:Core/Src/main.cpp **** #include "menu.hpp"
  27:Core/Src/main.cpp **** #include "adc.hpp"
  28:Core/Src/main.cpp **** #include "pin.hpp"
  29:Core/Src/main.cpp **** /* USER CODE END Includes */
  30:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccGnfi8p.s 			page 2


  31:Core/Src/main.cpp **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.cpp **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.cpp **** 
  34:Core/Src/main.cpp **** /* USER CODE END PTD */
  35:Core/Src/main.cpp **** 
  36:Core/Src/main.cpp **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.cpp **** /* USER CODE BEGIN PD */
  38:Core/Src/main.cpp **** /* USER CODE END PD */
  39:Core/Src/main.cpp **** 
  40:Core/Src/main.cpp **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.cpp **** /* USER CODE BEGIN PM */
  42:Core/Src/main.cpp **** 
  43:Core/Src/main.cpp **** /* USER CODE END PM */
  44:Core/Src/main.cpp **** 
  45:Core/Src/main.cpp **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.cpp **** ADC_HandleTypeDef hadc1;
  47:Core/Src/main.cpp **** 
  48:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c1;
  49:Core/Src/main.cpp **** I2C_HandleTypeDef hi2c3;
  50:Core/Src/main.cpp **** 
  51:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s2;
  52:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s3;
  53:Core/Src/main.cpp **** I2S_HandleTypeDef hi2s4;
  54:Core/Src/main.cpp **** 
  55:Core/Src/main.cpp **** SD_HandleTypeDef hsd;
  56:Core/Src/main.cpp **** 
  57:Core/Src/main.cpp **** SPI_HandleTypeDef hspi1;
  58:Core/Src/main.cpp **** SPI_HandleTypeDef hspi5;
  59:Core/Src/main.cpp **** 
  60:Core/Src/main.cpp **** TIM_HandleTypeDef htim5;
  61:Core/Src/main.cpp **** TIM_HandleTypeDef htim9;
  62:Core/Src/main.cpp **** TIM_HandleTypeDef htim10;
  63:Core/Src/main.cpp **** 
  64:Core/Src/main.cpp **** UART_HandleTypeDef huart1;
  65:Core/Src/main.cpp **** UART_HandleTypeDef huart2;
  66:Core/Src/main.cpp **** UART_HandleTypeDef huart6;
  67:Core/Src/main.cpp **** 
  68:Core/Src/main.cpp **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  69:Core/Src/main.cpp **** 
  70:Core/Src/main.cpp **** /* USER CODE BEGIN PV */
  71:Core/Src/main.cpp **** 
  72:Core/Src/main.cpp **** /* USER CODE END PV */
  73:Core/Src/main.cpp **** 
  74:Core/Src/main.cpp **** /* Private function prototypes -----------------------------------------------*/
  75:Core/Src/main.cpp **** void SystemClock_Config(void);
  76:Core/Src/main.cpp **** static void MX_GPIO_Init(void);
  77:Core/Src/main.cpp **** static void MX_I2C1_Init(void);
  78:Core/Src/main.cpp **** static void MX_I2C3_Init(void);
  79:Core/Src/main.cpp **** static void MX_I2S2_Init(void);
  80:Core/Src/main.cpp **** static void MX_I2S3_Init(void);
  81:Core/Src/main.cpp **** static void MX_I2S4_Init(void);
  82:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void);
  83:Core/Src/main.cpp **** static void MX_SPI1_Init(void);
  84:Core/Src/main.cpp **** static void MX_SPI5_Init(void);
  85:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void);
  86:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void);
  87:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void);
ARM GAS  /tmp/ccGnfi8p.s 			page 3


  88:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void);
  89:Core/Src/main.cpp **** static void MX_ADC1_Init(void);
  90:Core/Src/main.cpp **** static void MX_TIM10_Init(void);
  91:Core/Src/main.cpp **** static void MX_TIM5_Init(void);
  92:Core/Src/main.cpp **** static void MX_TIM9_Init(void);
  93:Core/Src/main.cpp **** /* USER CODE BEGIN PFP */
  94:Core/Src/main.cpp **** 
  95:Core/Src/main.cpp **** /* USER CODE END PFP */
  96:Core/Src/main.cpp **** 
  97:Core/Src/main.cpp **** /* Private user code ---------------------------------------------------------*/
  98:Core/Src/main.cpp **** /* USER CODE BEGIN 0 */
  99:Core/Src/main.cpp **** oled oled1(&hi2c3,0x78,&htim10);
 100:Core/Src/main.cpp **** menu menu1(&oled1);
 101:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 102:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 103:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 104:Core/Src/main.cpp **** 
 105:Core/Src/main.cpp **** /* USER CODE END 0 */
 106:Core/Src/main.cpp **** 
 107:Core/Src/main.cpp **** /**
 108:Core/Src/main.cpp ****   * @brief  The application entry point.
 109:Core/Src/main.cpp ****   * @retval int
 110:Core/Src/main.cpp ****   */
 111:Core/Src/main.cpp **** int main(void)
 112:Core/Src/main.cpp **** {
 113:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 114:Core/Src/main.cpp **** 
 115:Core/Src/main.cpp ****   /* USER CODE END 1 */
 116:Core/Src/main.cpp **** 
 117:Core/Src/main.cpp ****   /* MCU Configuration--------------------------------------------------------*/
 118:Core/Src/main.cpp **** 
 119:Core/Src/main.cpp ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 120:Core/Src/main.cpp ****   HAL_Init();
 121:Core/Src/main.cpp **** 
 122:Core/Src/main.cpp ****   /* USER CODE BEGIN Init */
 123:Core/Src/main.cpp **** 
 124:Core/Src/main.cpp ****   /* USER CODE END Init */
 125:Core/Src/main.cpp **** 
 126:Core/Src/main.cpp ****   /* Configure the system clock */
 127:Core/Src/main.cpp ****   SystemClock_Config();
 128:Core/Src/main.cpp **** 
 129:Core/Src/main.cpp ****   /* USER CODE BEGIN SysInit */
 130:Core/Src/main.cpp **** 
 131:Core/Src/main.cpp ****   /* USER CODE END SysInit */
 132:Core/Src/main.cpp **** 
 133:Core/Src/main.cpp ****   /* Initialize all configured peripherals */
 134:Core/Src/main.cpp ****   MX_GPIO_Init();
 135:Core/Src/main.cpp ****   MX_I2C1_Init();
 136:Core/Src/main.cpp ****   MX_I2C3_Init();
 137:Core/Src/main.cpp ****   MX_I2S2_Init();
 138:Core/Src/main.cpp ****   MX_I2S3_Init();
 139:Core/Src/main.cpp ****   MX_I2S4_Init();
 140:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 141:Core/Src/main.cpp ****   MX_SPI1_Init();
 142:Core/Src/main.cpp ****   MX_SPI5_Init();
 143:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 144:Core/Src/main.cpp ****   MX_USART2_UART_Init();
ARM GAS  /tmp/ccGnfi8p.s 			page 4


 145:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 146:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 147:Core/Src/main.cpp ****   MX_ADC1_Init();
 148:Core/Src/main.cpp ****   MX_TIM10_Init();
 149:Core/Src/main.cpp ****   MX_TIM5_Init();
 150:Core/Src/main.cpp ****   MX_TIM9_Init();
 151:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 152:Core/Src/main.cpp ****   adc_bat.adc_setEquation(3.3*2/4096,0);
 153:Core/Src/main.cpp ****   oled1.init();
 154:Core/Src/main.cpp ****   radio_pd.init();
 155:Core/Src/main.cpp ****   radio_ptt.init();
 156:Core/Src/main.cpp **** 
 157:Core/Src/main.cpp ****   /* USER CODE END 2 */
 158:Core/Src/main.cpp **** 
 159:Core/Src/main.cpp ****   /* Infinite loop */
 160:Core/Src/main.cpp ****   /* USER CODE BEGIN WHILE */
 161:Core/Src/main.cpp ****   while (1)
 162:Core/Src/main.cpp ****   {
 163:Core/Src/main.cpp ****     /* USER CODE END WHILE */
 164:Core/Src/main.cpp **** 
 165:Core/Src/main.cpp ****     
 166:Core/Src/main.cpp **** 
 167:Core/Src/main.cpp ****     /* USER CODE BEGIN 3 */
 168:Core/Src/main.cpp ****   }
 169:Core/Src/main.cpp ****   /* USER CODE END 3 */
 170:Core/Src/main.cpp **** }
 171:Core/Src/main.cpp **** 
 172:Core/Src/main.cpp **** /**
 173:Core/Src/main.cpp ****   * @brief System Clock Configuration
 174:Core/Src/main.cpp ****   * @retval None
 175:Core/Src/main.cpp ****   */
 176:Core/Src/main.cpp **** void SystemClock_Config(void)
 177:Core/Src/main.cpp **** {
 178:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 179:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 180:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 181:Core/Src/main.cpp **** 
 182:Core/Src/main.cpp ****   /** Configure the main internal regulator output voltage
 183:Core/Src/main.cpp ****   */
 184:Core/Src/main.cpp ****   __HAL_RCC_PWR_CLK_ENABLE();
 185:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 186:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 187:Core/Src/main.cpp ****   * in the RCC_OscInitTypeDef structure.
 188:Core/Src/main.cpp ****   */
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 198:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 199:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 200:Core/Src/main.cpp ****   {
 201:Core/Src/main.cpp ****     Error_Handler();
ARM GAS  /tmp/ccGnfi8p.s 			page 5


 202:Core/Src/main.cpp ****   }
 203:Core/Src/main.cpp ****   /** Initializes the CPU, AHB and APB buses clocks
 204:Core/Src/main.cpp ****   */
 205:Core/Src/main.cpp ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 206:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 210:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 211:Core/Src/main.cpp **** 
 212:Core/Src/main.cpp ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 213:Core/Src/main.cpp ****   {
 214:Core/Src/main.cpp ****     Error_Handler();
 215:Core/Src/main.cpp ****   }
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 219:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 220:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 221:Core/Src/main.cpp ****   {
 222:Core/Src/main.cpp ****     Error_Handler();
 223:Core/Src/main.cpp ****   }
 224:Core/Src/main.cpp **** }
 225:Core/Src/main.cpp **** 
 226:Core/Src/main.cpp **** /**
 227:Core/Src/main.cpp ****   * @brief ADC1 Initialization Function
 228:Core/Src/main.cpp ****   * @param None
 229:Core/Src/main.cpp ****   * @retval None
 230:Core/Src/main.cpp ****   */
 231:Core/Src/main.cpp **** static void MX_ADC1_Init(void)
 232:Core/Src/main.cpp **** {
 233:Core/Src/main.cpp **** 
 234:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 0 */
 235:Core/Src/main.cpp **** 
 236:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 0 */
 237:Core/Src/main.cpp **** 
 238:Core/Src/main.cpp ****   ADC_ChannelConfTypeDef sConfig = {0};
 239:Core/Src/main.cpp **** 
 240:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 1 */
 241:Core/Src/main.cpp **** 
 242:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 1 */
 243:Core/Src/main.cpp ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
 244:Core/Src/main.cpp ****   */
 245:Core/Src/main.cpp ****   hadc1.Instance = ADC1;
 246:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 247:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 248:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 249:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 250:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 251:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 252:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 253:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 254:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 255:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 256:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 257:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 258:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccGnfi8p.s 			page 6


 259:Core/Src/main.cpp ****     Error_Handler();
 260:Core/Src/main.cpp ****   }
 261:Core/Src/main.cpp ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
 262:Core/Src/main.cpp ****   */
 263:Core/Src/main.cpp ****   sConfig.Channel = ADC_CHANNEL_10;
 264:Core/Src/main.cpp ****   sConfig.Rank = 1;
 265:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 266:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 267:Core/Src/main.cpp ****   {
 268:Core/Src/main.cpp ****     Error_Handler();
 269:Core/Src/main.cpp ****   }
 270:Core/Src/main.cpp ****   /* USER CODE BEGIN ADC1_Init 2 */
 271:Core/Src/main.cpp **** 
 272:Core/Src/main.cpp ****   /* USER CODE END ADC1_Init 2 */
 273:Core/Src/main.cpp **** 
 274:Core/Src/main.cpp **** }
 275:Core/Src/main.cpp **** 
 276:Core/Src/main.cpp **** /**
 277:Core/Src/main.cpp ****   * @brief I2C1 Initialization Function
 278:Core/Src/main.cpp ****   * @param None
 279:Core/Src/main.cpp ****   * @retval None
 280:Core/Src/main.cpp ****   */
 281:Core/Src/main.cpp **** static void MX_I2C1_Init(void)
 282:Core/Src/main.cpp **** {
 283:Core/Src/main.cpp **** 
 284:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 0 */
 285:Core/Src/main.cpp **** 
 286:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 0 */
 287:Core/Src/main.cpp **** 
 288:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 1 */
 289:Core/Src/main.cpp **** 
 290:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 1 */
 291:Core/Src/main.cpp ****   hi2c1.Instance = I2C1;
 292:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 293:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 294:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 295:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 296:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 297:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 298:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 299:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 300:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 301:Core/Src/main.cpp ****   {
 302:Core/Src/main.cpp ****     Error_Handler();
 303:Core/Src/main.cpp ****   }
 304:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C1_Init 2 */
 305:Core/Src/main.cpp **** 
 306:Core/Src/main.cpp ****   /* USER CODE END I2C1_Init 2 */
 307:Core/Src/main.cpp **** 
 308:Core/Src/main.cpp **** }
 309:Core/Src/main.cpp **** 
 310:Core/Src/main.cpp **** /**
 311:Core/Src/main.cpp ****   * @brief I2C3 Initialization Function
 312:Core/Src/main.cpp ****   * @param None
 313:Core/Src/main.cpp ****   * @retval None
 314:Core/Src/main.cpp ****   */
 315:Core/Src/main.cpp **** static void MX_I2C3_Init(void)
ARM GAS  /tmp/ccGnfi8p.s 			page 7


 316:Core/Src/main.cpp **** {
 317:Core/Src/main.cpp **** 
 318:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 0 */
 319:Core/Src/main.cpp **** 
 320:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 0 */
 321:Core/Src/main.cpp **** 
 322:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 1 */
 323:Core/Src/main.cpp **** 
 324:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 1 */
 325:Core/Src/main.cpp ****   hi2c3.Instance = I2C3;
 326:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 327:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 328:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 329:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 330:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 331:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 332:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 333:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 334:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 335:Core/Src/main.cpp ****   {
 336:Core/Src/main.cpp ****     Error_Handler();
 337:Core/Src/main.cpp ****   }
 338:Core/Src/main.cpp ****   /* USER CODE BEGIN I2C3_Init 2 */
 339:Core/Src/main.cpp **** 
 340:Core/Src/main.cpp ****   /* USER CODE END I2C3_Init 2 */
 341:Core/Src/main.cpp **** 
 342:Core/Src/main.cpp **** }
 343:Core/Src/main.cpp **** 
 344:Core/Src/main.cpp **** /**
 345:Core/Src/main.cpp ****   * @brief I2S2 Initialization Function
 346:Core/Src/main.cpp ****   * @param None
 347:Core/Src/main.cpp ****   * @retval None
 348:Core/Src/main.cpp ****   */
 349:Core/Src/main.cpp **** static void MX_I2S2_Init(void)
 350:Core/Src/main.cpp **** {
 351:Core/Src/main.cpp **** 
 352:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 0 */
 353:Core/Src/main.cpp **** 
 354:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 0 */
 355:Core/Src/main.cpp **** 
 356:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 1 */
 357:Core/Src/main.cpp **** 
 358:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 1 */
 359:Core/Src/main.cpp ****   hi2s2.Instance = SPI2;
 360:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 361:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 362:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 363:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 364:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 365:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 366:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 367:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 368:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 369:Core/Src/main.cpp ****   {
 370:Core/Src/main.cpp ****     Error_Handler();
 371:Core/Src/main.cpp ****   }
 372:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S2_Init 2 */
ARM GAS  /tmp/ccGnfi8p.s 			page 8


 373:Core/Src/main.cpp **** 
 374:Core/Src/main.cpp ****   /* USER CODE END I2S2_Init 2 */
 375:Core/Src/main.cpp **** 
 376:Core/Src/main.cpp **** }
 377:Core/Src/main.cpp **** 
 378:Core/Src/main.cpp **** /**
 379:Core/Src/main.cpp ****   * @brief I2S3 Initialization Function
 380:Core/Src/main.cpp ****   * @param None
 381:Core/Src/main.cpp ****   * @retval None
 382:Core/Src/main.cpp ****   */
 383:Core/Src/main.cpp **** static void MX_I2S3_Init(void)
 384:Core/Src/main.cpp **** {
 385:Core/Src/main.cpp **** 
 386:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 0 */
 387:Core/Src/main.cpp **** 
 388:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 0 */
 389:Core/Src/main.cpp **** 
 390:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 1 */
 391:Core/Src/main.cpp **** 
 392:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 1 */
 393:Core/Src/main.cpp ****   hi2s3.Instance = SPI3;
 394:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 395:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 396:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 397:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 398:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 399:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 400:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 401:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 402:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 403:Core/Src/main.cpp ****   {
 404:Core/Src/main.cpp ****     Error_Handler();
 405:Core/Src/main.cpp ****   }
 406:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S3_Init 2 */
 407:Core/Src/main.cpp **** 
 408:Core/Src/main.cpp ****   /* USER CODE END I2S3_Init 2 */
 409:Core/Src/main.cpp **** 
 410:Core/Src/main.cpp **** }
 411:Core/Src/main.cpp **** 
 412:Core/Src/main.cpp **** /**
 413:Core/Src/main.cpp ****   * @brief I2S4 Initialization Function
 414:Core/Src/main.cpp ****   * @param None
 415:Core/Src/main.cpp ****   * @retval None
 416:Core/Src/main.cpp ****   */
 417:Core/Src/main.cpp **** static void MX_I2S4_Init(void)
 418:Core/Src/main.cpp **** {
 419:Core/Src/main.cpp **** 
 420:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 0 */
 421:Core/Src/main.cpp **** 
 422:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 0 */
 423:Core/Src/main.cpp **** 
 424:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 1 */
 425:Core/Src/main.cpp **** 
 426:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 1 */
 427:Core/Src/main.cpp ****   hi2s4.Instance = SPI4;
 428:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 429:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
ARM GAS  /tmp/ccGnfi8p.s 			page 9


 430:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 431:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 432:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 433:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 434:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 435:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 436:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 437:Core/Src/main.cpp ****   {
 438:Core/Src/main.cpp ****     Error_Handler();
 439:Core/Src/main.cpp ****   }
 440:Core/Src/main.cpp ****   /* USER CODE BEGIN I2S4_Init 2 */
 441:Core/Src/main.cpp **** 
 442:Core/Src/main.cpp ****   /* USER CODE END I2S4_Init 2 */
 443:Core/Src/main.cpp **** 
 444:Core/Src/main.cpp **** }
 445:Core/Src/main.cpp **** 
 446:Core/Src/main.cpp **** /**
 447:Core/Src/main.cpp ****   * @brief SDIO Initialization Function
 448:Core/Src/main.cpp ****   * @param None
 449:Core/Src/main.cpp ****   * @retval None
 450:Core/Src/main.cpp ****   */
 451:Core/Src/main.cpp **** static void MX_SDIO_SD_Init(void)
 452:Core/Src/main.cpp **** {
 453:Core/Src/main.cpp **** 
 454:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 0 */
 455:Core/Src/main.cpp **** 
 456:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 0 */
 457:Core/Src/main.cpp **** 
 458:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 1 */
 459:Core/Src/main.cpp **** 
 460:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 1 */
 461:Core/Src/main.cpp ****   hsd.Instance = SDIO;
 462:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 463:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 464:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 465:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 466:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 467:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 468:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 469:Core/Src/main.cpp ****   {
 470:Core/Src/main.cpp ****     Error_Handler();
 471:Core/Src/main.cpp ****   }
 472:Core/Src/main.cpp ****   if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 473:Core/Src/main.cpp ****   {
 474:Core/Src/main.cpp ****     Error_Handler();
 475:Core/Src/main.cpp ****   }
 476:Core/Src/main.cpp ****   /* USER CODE BEGIN SDIO_Init 2 */
 477:Core/Src/main.cpp **** 
 478:Core/Src/main.cpp ****   /* USER CODE END SDIO_Init 2 */
 479:Core/Src/main.cpp **** 
 480:Core/Src/main.cpp **** }
 481:Core/Src/main.cpp **** 
 482:Core/Src/main.cpp **** /**
 483:Core/Src/main.cpp ****   * @brief SPI1 Initialization Function
 484:Core/Src/main.cpp ****   * @param None
 485:Core/Src/main.cpp ****   * @retval None
 486:Core/Src/main.cpp ****   */
ARM GAS  /tmp/ccGnfi8p.s 			page 10


 487:Core/Src/main.cpp **** static void MX_SPI1_Init(void)
 488:Core/Src/main.cpp **** {
 489:Core/Src/main.cpp **** 
 490:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 0 */
 491:Core/Src/main.cpp **** 
 492:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 0 */
 493:Core/Src/main.cpp **** 
 494:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 1 */
 495:Core/Src/main.cpp **** 
 496:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 1 */
 497:Core/Src/main.cpp ****   /* SPI1 parameter configuration*/
 498:Core/Src/main.cpp ****   hspi1.Instance = SPI1;
 499:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 500:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 501:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 502:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 503:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 504:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 505:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 506:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 507:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 508:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 509:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 510:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 511:Core/Src/main.cpp ****   {
 512:Core/Src/main.cpp ****     Error_Handler();
 513:Core/Src/main.cpp ****   }
 514:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI1_Init 2 */
 515:Core/Src/main.cpp **** 
 516:Core/Src/main.cpp ****   /* USER CODE END SPI1_Init 2 */
 517:Core/Src/main.cpp **** 
 518:Core/Src/main.cpp **** }
 519:Core/Src/main.cpp **** 
 520:Core/Src/main.cpp **** /**
 521:Core/Src/main.cpp ****   * @brief SPI5 Initialization Function
 522:Core/Src/main.cpp ****   * @param None
 523:Core/Src/main.cpp ****   * @retval None
 524:Core/Src/main.cpp ****   */
 525:Core/Src/main.cpp **** static void MX_SPI5_Init(void)
 526:Core/Src/main.cpp **** {
 527:Core/Src/main.cpp **** 
 528:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 0 */
 529:Core/Src/main.cpp **** 
 530:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 0 */
 531:Core/Src/main.cpp **** 
 532:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 1 */
 533:Core/Src/main.cpp **** 
 534:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 1 */
 535:Core/Src/main.cpp ****   /* SPI5 parameter configuration*/
 536:Core/Src/main.cpp ****   hspi5.Instance = SPI5;
 537:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 538:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 539:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 540:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 541:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 542:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 543:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
ARM GAS  /tmp/ccGnfi8p.s 			page 11


 544:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 545:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 546:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 547:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 548:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 549:Core/Src/main.cpp ****   {
 550:Core/Src/main.cpp ****     Error_Handler();
 551:Core/Src/main.cpp ****   }
 552:Core/Src/main.cpp ****   /* USER CODE BEGIN SPI5_Init 2 */
 553:Core/Src/main.cpp **** 
 554:Core/Src/main.cpp ****   /* USER CODE END SPI5_Init 2 */
 555:Core/Src/main.cpp **** 
 556:Core/Src/main.cpp **** }
 557:Core/Src/main.cpp **** 
 558:Core/Src/main.cpp **** /**
 559:Core/Src/main.cpp ****   * @brief TIM5 Initialization Function
 560:Core/Src/main.cpp ****   * @param None
 561:Core/Src/main.cpp ****   * @retval None
 562:Core/Src/main.cpp ****   */
 563:Core/Src/main.cpp **** static void MX_TIM5_Init(void)
 564:Core/Src/main.cpp **** {
 565:Core/Src/main.cpp **** 
 566:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 0 */
 567:Core/Src/main.cpp **** 
 568:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 0 */
 569:Core/Src/main.cpp **** 
 570:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 571:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 572:Core/Src/main.cpp **** 
 573:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 1 */
 574:Core/Src/main.cpp **** 
 575:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 1 */
 576:Core/Src/main.cpp ****   htim5.Instance = TIM5;
 577:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 578:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 579:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 580:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 581:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 582:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 583:Core/Src/main.cpp ****   {
 584:Core/Src/main.cpp ****     Error_Handler();
 585:Core/Src/main.cpp ****   }
 586:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 587:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 588:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 589:Core/Src/main.cpp ****   {
 590:Core/Src/main.cpp ****     Error_Handler();
 591:Core/Src/main.cpp ****   }
 592:Core/Src/main.cpp ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 593:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 594:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 595:Core/Src/main.cpp ****   {
 596:Core/Src/main.cpp ****     Error_Handler();
 597:Core/Src/main.cpp ****   }
 598:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM5_Init 2 */
 599:Core/Src/main.cpp **** 
 600:Core/Src/main.cpp ****   /* USER CODE END TIM5_Init 2 */
ARM GAS  /tmp/ccGnfi8p.s 			page 12


 601:Core/Src/main.cpp **** 
 602:Core/Src/main.cpp **** }
 603:Core/Src/main.cpp **** 
 604:Core/Src/main.cpp **** /**
 605:Core/Src/main.cpp ****   * @brief TIM9 Initialization Function
 606:Core/Src/main.cpp ****   * @param None
 607:Core/Src/main.cpp ****   * @retval None
 608:Core/Src/main.cpp ****   */
 609:Core/Src/main.cpp **** static void MX_TIM9_Init(void)
 610:Core/Src/main.cpp **** {
 611:Core/Src/main.cpp **** 
 612:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 0 */
 613:Core/Src/main.cpp **** 
 614:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 0 */
 615:Core/Src/main.cpp **** 
 616:Core/Src/main.cpp ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 617:Core/Src/main.cpp **** 
 618:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 1 */
 619:Core/Src/main.cpp **** 
 620:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 1 */
 621:Core/Src/main.cpp ****   htim9.Instance = TIM9;
 622:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 623:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 624:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 625:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 626:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 627:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 628:Core/Src/main.cpp ****   {
 629:Core/Src/main.cpp ****     Error_Handler();
 630:Core/Src/main.cpp ****   }
 631:Core/Src/main.cpp ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 632:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 633:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 634:Core/Src/main.cpp ****   {
 635:Core/Src/main.cpp ****     Error_Handler();
 636:Core/Src/main.cpp ****   }
 637:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM9_Init 2 */
 638:Core/Src/main.cpp **** 
 639:Core/Src/main.cpp ****   /* USER CODE END TIM9_Init 2 */
 640:Core/Src/main.cpp **** 
 641:Core/Src/main.cpp **** }
 642:Core/Src/main.cpp **** 
 643:Core/Src/main.cpp **** /**
 644:Core/Src/main.cpp ****   * @brief TIM10 Initialization Function
 645:Core/Src/main.cpp ****   * @param None
 646:Core/Src/main.cpp ****   * @retval None
 647:Core/Src/main.cpp ****   */
 648:Core/Src/main.cpp **** static void MX_TIM10_Init(void)
 649:Core/Src/main.cpp **** {
 650:Core/Src/main.cpp **** 
 651:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 0 */
 652:Core/Src/main.cpp **** 
 653:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 0 */
 654:Core/Src/main.cpp **** 
 655:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 1 */
 656:Core/Src/main.cpp **** 
 657:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 1 */
ARM GAS  /tmp/ccGnfi8p.s 			page 13


 658:Core/Src/main.cpp ****   htim10.Instance = TIM10;
 659:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 660:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 661:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 662:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 663:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 664:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 665:Core/Src/main.cpp ****   {
 666:Core/Src/main.cpp ****     Error_Handler();
 667:Core/Src/main.cpp ****   }
 668:Core/Src/main.cpp ****   /* USER CODE BEGIN TIM10_Init 2 */
 669:Core/Src/main.cpp **** 
 670:Core/Src/main.cpp ****   /* USER CODE END TIM10_Init 2 */
 671:Core/Src/main.cpp **** 
 672:Core/Src/main.cpp **** }
 673:Core/Src/main.cpp **** 
 674:Core/Src/main.cpp **** /**
 675:Core/Src/main.cpp ****   * @brief USART1 Initialization Function
 676:Core/Src/main.cpp ****   * @param None
 677:Core/Src/main.cpp ****   * @retval None
 678:Core/Src/main.cpp ****   */
 679:Core/Src/main.cpp **** static void MX_USART1_UART_Init(void)
 680:Core/Src/main.cpp **** {
 681:Core/Src/main.cpp **** 
 682:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 0 */
 683:Core/Src/main.cpp **** 
 684:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 0 */
 685:Core/Src/main.cpp **** 
 686:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 1 */
 687:Core/Src/main.cpp **** 
 688:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 1 */
 689:Core/Src/main.cpp ****   huart1.Instance = USART1;
 690:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 691:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 692:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 693:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 694:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 695:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 696:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 697:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 698:Core/Src/main.cpp ****   {
 699:Core/Src/main.cpp ****     Error_Handler();
 700:Core/Src/main.cpp ****   }
 701:Core/Src/main.cpp ****   /* USER CODE BEGIN USART1_Init 2 */
 702:Core/Src/main.cpp **** 
 703:Core/Src/main.cpp ****   /* USER CODE END USART1_Init 2 */
 704:Core/Src/main.cpp **** 
 705:Core/Src/main.cpp **** }
 706:Core/Src/main.cpp **** 
 707:Core/Src/main.cpp **** /**
 708:Core/Src/main.cpp ****   * @brief USART2 Initialization Function
 709:Core/Src/main.cpp ****   * @param None
 710:Core/Src/main.cpp ****   * @retval None
 711:Core/Src/main.cpp ****   */
 712:Core/Src/main.cpp **** static void MX_USART2_UART_Init(void)
 713:Core/Src/main.cpp **** {
 714:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccGnfi8p.s 			page 14


 715:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 0 */
 716:Core/Src/main.cpp **** 
 717:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 0 */
 718:Core/Src/main.cpp **** 
 719:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 1 */
 720:Core/Src/main.cpp **** 
 721:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 1 */
 722:Core/Src/main.cpp ****   huart2.Instance = USART2;
 723:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 724:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 725:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 726:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 727:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 728:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 729:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 730:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 731:Core/Src/main.cpp ****   {
 732:Core/Src/main.cpp ****     Error_Handler();
 733:Core/Src/main.cpp ****   }
 734:Core/Src/main.cpp ****   /* USER CODE BEGIN USART2_Init 2 */
 735:Core/Src/main.cpp **** 
 736:Core/Src/main.cpp ****   /* USER CODE END USART2_Init 2 */
 737:Core/Src/main.cpp **** 
 738:Core/Src/main.cpp **** }
 739:Core/Src/main.cpp **** 
 740:Core/Src/main.cpp **** /**
 741:Core/Src/main.cpp ****   * @brief USART6 Initialization Function
 742:Core/Src/main.cpp ****   * @param None
 743:Core/Src/main.cpp ****   * @retval None
 744:Core/Src/main.cpp ****   */
 745:Core/Src/main.cpp **** static void MX_USART6_UART_Init(void)
 746:Core/Src/main.cpp **** {
 747:Core/Src/main.cpp **** 
 748:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 0 */
 749:Core/Src/main.cpp **** 
 750:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 0 */
 751:Core/Src/main.cpp **** 
 752:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 1 */
 753:Core/Src/main.cpp **** 
 754:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 1 */
 755:Core/Src/main.cpp ****   huart6.Instance = USART6;
 756:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 757:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 758:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 759:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 760:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 761:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 762:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 763:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 764:Core/Src/main.cpp ****   {
 765:Core/Src/main.cpp ****     Error_Handler();
 766:Core/Src/main.cpp ****   }
 767:Core/Src/main.cpp ****   /* USER CODE BEGIN USART6_Init 2 */
 768:Core/Src/main.cpp **** 
 769:Core/Src/main.cpp ****   /* USER CODE END USART6_Init 2 */
 770:Core/Src/main.cpp **** 
 771:Core/Src/main.cpp **** }
ARM GAS  /tmp/ccGnfi8p.s 			page 15


 772:Core/Src/main.cpp **** 
 773:Core/Src/main.cpp **** /**
 774:Core/Src/main.cpp ****   * @brief USB_OTG_FS Initialization Function
 775:Core/Src/main.cpp ****   * @param None
 776:Core/Src/main.cpp ****   * @retval None
 777:Core/Src/main.cpp ****   */
 778:Core/Src/main.cpp **** static void MX_USB_OTG_FS_PCD_Init(void)
 779:Core/Src/main.cpp **** {
 780:Core/Src/main.cpp **** 
 781:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 782:Core/Src/main.cpp **** 
 783:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 0 */
 784:Core/Src/main.cpp **** 
 785:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 786:Core/Src/main.cpp **** 
 787:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 1 */
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 797:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 798:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 799:Core/Src/main.cpp ****   {
 800:Core/Src/main.cpp ****     Error_Handler();
 801:Core/Src/main.cpp ****   }
 802:Core/Src/main.cpp ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 803:Core/Src/main.cpp **** 
 804:Core/Src/main.cpp ****   /* USER CODE END USB_OTG_FS_Init 2 */
 805:Core/Src/main.cpp **** 
 806:Core/Src/main.cpp **** }
 807:Core/Src/main.cpp **** 
 808:Core/Src/main.cpp **** /**
 809:Core/Src/main.cpp ****   * @brief GPIO Initialization Function
 810:Core/Src/main.cpp ****   * @param None
 811:Core/Src/main.cpp ****   * @retval None
 812:Core/Src/main.cpp ****   */
 813:Core/Src/main.cpp **** static void MX_GPIO_Init(void)
 814:Core/Src/main.cpp **** {
  29              		.loc 1 814 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  34              		.save {r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42              		.pad #52
ARM GAS  /tmp/ccGnfi8p.s 			page 16


  43 0002 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 72
 815:Core/Src/main.cpp ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 815 3 view .LVU1
  47              		.loc 1 815 20 is_stmt 0 view .LVU2
  48 0004 0024     		movs	r4, #0
  49 0006 0794     		str	r4, [sp, #28]
  50 0008 0894     		str	r4, [sp, #32]
  51 000a 0994     		str	r4, [sp, #36]
  52 000c 0A94     		str	r4, [sp, #40]
  53 000e 0B94     		str	r4, [sp, #44]
 816:Core/Src/main.cpp **** 
 817:Core/Src/main.cpp ****   /* GPIO Ports Clock Enable */
 818:Core/Src/main.cpp ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 818 3 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 818 3 view .LVU4
  57 0010 0194     		str	r4, [sp, #4]
  58              		.loc 1 818 3 view .LVU5
  59 0012 3A4B     		ldr	r3, .L3
  60 0014 1A6B     		ldr	r2, [r3, #48]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a 1A63     		str	r2, [r3, #48]
  63              		.loc 1 818 3 view .LVU6
  64 001c 1A6B     		ldr	r2, [r3, #48]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
  67              		.loc 1 818 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
 819:Core/Src/main.cpp ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 819 3 view .LVU8
  71              	.LBB5:
  72              		.loc 1 819 3 view .LVU9
  73 0026 0294     		str	r4, [sp, #8]
  74              		.loc 1 819 3 view .LVU10
  75 0028 1A6B     		ldr	r2, [r3, #48]
  76 002a 42F00402 		orr	r2, r2, #4
  77 002e 1A63     		str	r2, [r3, #48]
  78              		.loc 1 819 3 view .LVU11
  79 0030 1A6B     		ldr	r2, [r3, #48]
  80 0032 02F00402 		and	r2, r2, #4
  81 0036 0292     		str	r2, [sp, #8]
  82              		.loc 1 819 3 view .LVU12
  83 0038 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
 820:Core/Src/main.cpp ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  85              		.loc 1 820 3 view .LVU13
  86              	.LBB6:
  87              		.loc 1 820 3 view .LVU14
  88 003a 0394     		str	r4, [sp, #12]
  89              		.loc 1 820 3 view .LVU15
  90 003c 1A6B     		ldr	r2, [r3, #48]
  91 003e 42F08002 		orr	r2, r2, #128
  92 0042 1A63     		str	r2, [r3, #48]
  93              		.loc 1 820 3 view .LVU16
ARM GAS  /tmp/ccGnfi8p.s 			page 17


  94 0044 1A6B     		ldr	r2, [r3, #48]
  95 0046 02F08002 		and	r2, r2, #128
  96 004a 0392     		str	r2, [sp, #12]
  97              		.loc 1 820 3 view .LVU17
  98 004c 039A     		ldr	r2, [sp, #12]
  99              	.LBE6:
 821:Core/Src/main.cpp ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 100              		.loc 1 821 3 view .LVU18
 101              	.LBB7:
 102              		.loc 1 821 3 view .LVU19
 103 004e 0494     		str	r4, [sp, #16]
 104              		.loc 1 821 3 view .LVU20
 105 0050 1A6B     		ldr	r2, [r3, #48]
 106 0052 42F00102 		orr	r2, r2, #1
 107 0056 1A63     		str	r2, [r3, #48]
 108              		.loc 1 821 3 view .LVU21
 109 0058 1A6B     		ldr	r2, [r3, #48]
 110 005a 02F00102 		and	r2, r2, #1
 111 005e 0492     		str	r2, [sp, #16]
 112              		.loc 1 821 3 view .LVU22
 113 0060 049A     		ldr	r2, [sp, #16]
 114              	.LBE7:
 822:Core/Src/main.cpp ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 115              		.loc 1 822 3 view .LVU23
 116              	.LBB8:
 117              		.loc 1 822 3 view .LVU24
 118 0062 0594     		str	r4, [sp, #20]
 119              		.loc 1 822 3 view .LVU25
 120 0064 1A6B     		ldr	r2, [r3, #48]
 121 0066 42F00202 		orr	r2, r2, #2
 122 006a 1A63     		str	r2, [r3, #48]
 123              		.loc 1 822 3 view .LVU26
 124 006c 1A6B     		ldr	r2, [r3, #48]
 125 006e 02F00202 		and	r2, r2, #2
 126 0072 0592     		str	r2, [sp, #20]
 127              		.loc 1 822 3 view .LVU27
 128 0074 059A     		ldr	r2, [sp, #20]
 129              	.LBE8:
 823:Core/Src/main.cpp ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 130              		.loc 1 823 3 view .LVU28
 131              	.LBB9:
 132              		.loc 1 823 3 view .LVU29
 133 0076 0694     		str	r4, [sp, #24]
 134              		.loc 1 823 3 view .LVU30
 135 0078 1A6B     		ldr	r2, [r3, #48]
 136 007a 42F00802 		orr	r2, r2, #8
 137 007e 1A63     		str	r2, [r3, #48]
 138              		.loc 1 823 3 view .LVU31
 139 0080 1B6B     		ldr	r3, [r3, #48]
 140 0082 03F00803 		and	r3, r3, #8
 141 0086 0693     		str	r3, [sp, #24]
 142              		.loc 1 823 3 view .LVU32
 143 0088 069B     		ldr	r3, [sp, #24]
 144              	.LBE9:
 824:Core/Src/main.cpp **** 
 825:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 826:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
ARM GAS  /tmp/ccGnfi8p.s 			page 18


 145              		.loc 1 826 3 view .LVU33
 146              		.loc 1 826 20 is_stmt 0 view .LVU34
 147 008a 1D4F     		ldr	r7, .L3+4
 148 008c 2246     		mov	r2, r4
 149 008e 4FF4F561 		mov	r1, #1960
 150 0092 3846     		mov	r0, r7
 151 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 827:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 828:Core/Src/main.cpp **** 
 829:Core/Src/main.cpp ****   /*Configure GPIO pin Output Level */
 830:Core/Src/main.cpp ****   HAL_GPIO_WritePin(GPIOD, key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 153              		.loc 1 830 3 is_stmt 1 view .LVU35
 154              		.loc 1 830 20 is_stmt 0 view .LVU36
 155 0098 1A4D     		ldr	r5, .L3+8
 156 009a 2246     		mov	r2, r4
 157 009c 47F61101 		movw	r1, #30737
 158 00a0 2846     		mov	r0, r5
 159 00a2 FFF7FEFF 		bl	HAL_GPIO_WritePin
 160              	.LVL1:
 831:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 832:Core/Src/main.cpp **** 
 833:Core/Src/main.cpp ****   /*Configure GPIO pins : PE3 PE5 PE7 PE8
 834:Core/Src/main.cpp ****                            PE9 PE10 */
 835:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8
 161              		.loc 1 835 3 is_stmt 1 view .LVU37
 162              		.loc 1 835 23 is_stmt 0 view .LVU38
 163 00a6 4FF4F563 		mov	r3, #1960
 164 00aa 0793     		str	r3, [sp, #28]
 836:Core/Src/main.cpp ****                           |GPIO_PIN_9|GPIO_PIN_10;
 837:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 165              		.loc 1 837 3 is_stmt 1 view .LVU39
 166              		.loc 1 837 24 is_stmt 0 view .LVU40
 167 00ac 0126     		movs	r6, #1
 168 00ae 0896     		str	r6, [sp, #32]
 838:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 169              		.loc 1 838 3 is_stmt 1 view .LVU41
 170              		.loc 1 838 24 is_stmt 0 view .LVU42
 171 00b0 0994     		str	r4, [sp, #36]
 839:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 172              		.loc 1 839 3 is_stmt 1 view .LVU43
 173              		.loc 1 839 25 is_stmt 0 view .LVU44
 174 00b2 0A94     		str	r4, [sp, #40]
 840:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 175              		.loc 1 840 3 is_stmt 1 view .LVU45
 176              		.loc 1 840 16 is_stmt 0 view .LVU46
 177 00b4 07A9     		add	r1, sp, #28
 178 00b6 3846     		mov	r0, r7
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL2:
 841:Core/Src/main.cpp **** 
 842:Core/Src/main.cpp ****   /*Configure GPIO pin : key_ok_Pin */
 843:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_ok_Pin;
 181              		.loc 1 843 3 is_stmt 1 view .LVU47
 182              		.loc 1 843 23 is_stmt 0 view .LVU48
 183 00bc 4FF40043 		mov	r3, #32768
 184 00c0 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccGnfi8p.s 			page 19


 844:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 844 3 is_stmt 1 view .LVU49
 186              		.loc 1 844 24 is_stmt 0 view .LVU50
 187 00c2 0894     		str	r4, [sp, #32]
 845:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 188              		.loc 1 845 3 is_stmt 1 view .LVU51
 189              		.loc 1 845 24 is_stmt 0 view .LVU52
 190 00c4 0223     		movs	r3, #2
 191 00c6 0993     		str	r3, [sp, #36]
 846:Core/Src/main.cpp ****   HAL_GPIO_Init(key_ok_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 846 3 is_stmt 1 view .LVU53
 193              		.loc 1 846 16 is_stmt 0 view .LVU54
 194 00c8 07A9     		add	r1, sp, #28
 195 00ca 0F48     		ldr	r0, .L3+12
 196 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL3:
 847:Core/Src/main.cpp **** 
 848:Core/Src/main.cpp ****   /*Configure GPIO pins : keyin_4_Pin keyin_3_Pin keyin_2_Pin keyin_1_Pin
 849:Core/Src/main.cpp ****                            PD1 PD3 */
 850:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = keyin_4_Pin|keyin_3_Pin|keyin_2_Pin|keyin_1_Pin
 198              		.loc 1 850 3 is_stmt 1 view .LVU55
 199              		.loc 1 850 23 is_stmt 0 view .LVU56
 200 00d0 48F20A73 		movw	r3, #34570
 201 00d4 0793     		str	r3, [sp, #28]
 851:Core/Src/main.cpp ****                           |GPIO_PIN_1|GPIO_PIN_3;
 852:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 202              		.loc 1 852 3 is_stmt 1 view .LVU57
 203              		.loc 1 852 24 is_stmt 0 view .LVU58
 204 00d6 0894     		str	r4, [sp, #32]
 853:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 205              		.loc 1 853 3 is_stmt 1 view .LVU59
 206              		.loc 1 853 24 is_stmt 0 view .LVU60
 207 00d8 0996     		str	r6, [sp, #36]
 854:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 208              		.loc 1 854 3 is_stmt 1 view .LVU61
 209              		.loc 1 854 16 is_stmt 0 view .LVU62
 210 00da 07A9     		add	r1, sp, #28
 211 00dc 2846     		mov	r0, r5
 212 00de FFF7FEFF 		bl	HAL_GPIO_Init
 213              	.LVL4:
 855:Core/Src/main.cpp **** 
 856:Core/Src/main.cpp ****   /*Configure GPIO pins : key_1_Pin key_2_Pin key_3_Pin key_4_Pin
 857:Core/Src/main.cpp ****                            PD0 PD4 */
 858:Core/Src/main.cpp ****   GPIO_InitStruct.Pin = key_1_Pin|key_2_Pin|key_3_Pin|key_4_Pin
 214              		.loc 1 858 3 is_stmt 1 view .LVU63
 215              		.loc 1 858 23 is_stmt 0 view .LVU64
 216 00e2 47F61103 		movw	r3, #30737
 217 00e6 0793     		str	r3, [sp, #28]
 859:Core/Src/main.cpp ****                           |GPIO_PIN_0|GPIO_PIN_4;
 860:Core/Src/main.cpp ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 860 3 is_stmt 1 view .LVU65
 219              		.loc 1 860 24 is_stmt 0 view .LVU66
 220 00e8 0896     		str	r6, [sp, #32]
 861:Core/Src/main.cpp ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 861 3 is_stmt 1 view .LVU67
 222              		.loc 1 861 24 is_stmt 0 view .LVU68
 223 00ea 0994     		str	r4, [sp, #36]
ARM GAS  /tmp/ccGnfi8p.s 			page 20


 862:Core/Src/main.cpp ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 862 3 is_stmt 1 view .LVU69
 225              		.loc 1 862 25 is_stmt 0 view .LVU70
 226 00ec 0A94     		str	r4, [sp, #40]
 863:Core/Src/main.cpp ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 227              		.loc 1 863 3 is_stmt 1 view .LVU71
 228              		.loc 1 863 16 is_stmt 0 view .LVU72
 229 00ee 07A9     		add	r1, sp, #28
 230 00f0 2846     		mov	r0, r5
 231 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL5:
 864:Core/Src/main.cpp **** 
 865:Core/Src/main.cpp **** }
 233              		.loc 1 865 1 view .LVU73
 234 00f6 0DB0     		add	sp, sp, #52
 235              	.LCFI2:
 236              		.cfi_def_cfa_offset 20
 237              		@ sp needed
 238 00f8 F0BD     		pop	{r4, r5, r6, r7, pc}
 239              	.L4:
 240 00fa 00BF     		.align	2
 241              	.L3:
 242 00fc 00380240 		.word	1073887232
 243 0100 00100240 		.word	1073876992
 244 0104 000C0240 		.word	1073875968
 245 0108 00040240 		.word	1073873920
 246              		.cfi_endproc
 247              	.LFE156:
 248              		.fnend
 250              		.section	.text._Z41__static_initialization_and_destruction_0ii,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 255              		.fpu fpv4-sp-d16
 257              	_Z41__static_initialization_and_destruction_0ii:
 258              		.fnstart
 259              	.LVL6:
 260              	.LFB159:
 866:Core/Src/main.cpp **** 
 867:Core/Src/main.cpp **** /* USER CODE BEGIN 4 */
 868:Core/Src/main.cpp **** uint8_t ok_debounce=0;
 869:Core/Src/main.cpp **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 870:Core/Src/main.cpp **** {
 871:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 872:Core/Src/main.cpp ****   if(htim->Instance==htim10.Instance) //htim10 is now setup to refresh 15 times a second 
 873:Core/Src/main.cpp ****   {
 874:Core/Src/main.cpp ****     //Debounce OK
 875:Core/Src/main.cpp ****     if(HAL_GPIO_ReadPin(key_ok_GPIO_Port,key_ok_Pin))
 876:Core/Src/main.cpp ****     {
 877:Core/Src/main.cpp ****       if(ok_debounce==0||ok_debounce==1){
 878:Core/Src/main.cpp ****         ok_debounce++;
 879:Core/Src/main.cpp ****       }
 880:Core/Src/main.cpp ****       else
 881:Core/Src/main.cpp ****       {
 882:Core/Src/main.cpp ****         if(ok_debounce==2){
 883:Core/Src/main.cpp ****           menu1.menu_ok();
ARM GAS  /tmp/ccGnfi8p.s 			page 21


 884:Core/Src/main.cpp ****           ok_debounce=0;
 885:Core/Src/main.cpp ****         }
 886:Core/Src/main.cpp ****       }
 887:Core/Src/main.cpp ****     }
 888:Core/Src/main.cpp ****     else
 889:Core/Src/main.cpp ****     {
 890:Core/Src/main.cpp ****       ok_debounce=0;
 891:Core/Src/main.cpp ****     }
 892:Core/Src/main.cpp ****     
 893:Core/Src/main.cpp ****     if(oled1.oled_isOledOn())
 894:Core/Src/main.cpp ****     {
 895:Core/Src/main.cpp ****       oled1.oled_update_battery(adc_bat.adc_getValue()); //Get the battery voltage and print it
 896:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 897:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 898:Core/Src/main.cpp ****     }
 899:Core/Src/main.cpp ****     {
 900:Core/Src/main.cpp ****       
 901:Core/Src/main.cpp ****     }
 902:Core/Src/main.cpp **** 
 903:Core/Src/main.cpp ****   }
 904:Core/Src/main.cpp **** }
 905:Core/Src/main.cpp **** 
 906:Core/Src/main.cpp **** 
 907:Core/Src/main.cpp **** /* USER CODE END 4 */
 908:Core/Src/main.cpp **** 
 909:Core/Src/main.cpp **** /**
 910:Core/Src/main.cpp ****   * @brief  This function is executed in case of error occurrence.
 911:Core/Src/main.cpp ****   * @retval None
 912:Core/Src/main.cpp ****   */
 913:Core/Src/main.cpp **** void Error_Handler(void)
 914:Core/Src/main.cpp **** {
 915:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 916:Core/Src/main.cpp ****   /* User can add his own implementation to report the HAL error return state */
 917:Core/Src/main.cpp ****   __disable_irq();
 918:Core/Src/main.cpp ****   while (1)
 919:Core/Src/main.cpp ****   {
 920:Core/Src/main.cpp ****   }
 921:Core/Src/main.cpp ****   /* USER CODE END Error_Handler_Debug */
 922:Core/Src/main.cpp **** }
 261              		.loc 1 922 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		.loc 1 922 1 is_stmt 0 view .LVU75
 266 0000 0128     		cmp	r0, #1
 267 0002 00D0     		beq	.L11
 268              	.L8:
 269 0004 7047     		bx	lr
 270              	.L11:
 271              		.loc 1 922 1 discriminator 1 view .LVU76
 272 0006 4FF6FF73 		movw	r3, #65535
 273 000a 9942     		cmp	r1, r3
 274 000c FAD1     		bne	.L8
 275              		.loc 1 922 1 view .LVU77
 276 000e 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 277              	.LCFI3:
 278              		.cfi_def_cfa_offset 28
ARM GAS  /tmp/ccGnfi8p.s 			page 22


 279              		.cfi_offset 4, -28
 280              		.cfi_offset 5, -24
 281              		.cfi_offset 6, -20
 282              		.cfi_offset 7, -16
 283              		.cfi_offset 8, -12
 284              		.cfi_offset 9, -8
 285              		.cfi_offset 14, -4
 286 0012 83B0     		sub	sp, sp, #12
 287              	.LCFI4:
 288              		.cfi_def_cfa_offset 40
  99:Core/Src/main.cpp **** menu menu1(&oled1);
 289              		.loc 1 99 31 view .LVU78
 290 0014 1B4C     		ldr	r4, .L12
 291 0016 1C4B     		ldr	r3, .L12+4
 292 0018 7822     		movs	r2, #120
 293 001a 1C49     		ldr	r1, .L12+8
 294              	.LVL7:
  99:Core/Src/main.cpp **** menu menu1(&oled1);
 295              		.loc 1 99 31 view .LVU79
 296 001c 2046     		mov	r0, r4
 297              	.LVL8:
  99:Core/Src/main.cpp **** menu menu1(&oled1);
 298              		.loc 1 99 31 view .LVU80
 299 001e FFF7FEFF 		bl	_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
 300              	.LVL9:
 100:Core/Src/main.cpp **** adc adc_bat(&hadc1);
 301              		.loc 1 100 18 view .LVU81
 302 0022 2146     		mov	r1, r4
 303 0024 1A48     		ldr	r0, .L12+12
 304 0026 FFF7FEFF 		bl	_ZN4menuC1EP4oled
 305              	.LVL10:
 101:Core/Src/main.cpp **** pin radio_ptt(GPIOE,pin::PIN1,pin::out, pin::PullDown, pin::SPEED_LOW);
 306              		.loc 1 101 19 view .LVU82
 307 002a 1A49     		ldr	r1, .L12+16
 308 002c 1A48     		ldr	r0, .L12+20
 309 002e FFF7FEFF 		bl	_ZN3adcC1EP17ADC_HandleTypeDef
 310              	.LVL11:
 102:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 311              		.loc 1 102 70 view .LVU83
 312 0032 DFF87880 		ldr	r8, .L12+40
 313 0036 194D     		ldr	r5, .L12+24
 314 0038 4FF00009 		mov	r9, #0
 315 003c CDF80490 		str	r9, [sp, #4]
 316 0040 0224     		movs	r4, #2
 317 0042 0094     		str	r4, [sp]
 318 0044 0123     		movs	r3, #1
 319 0046 2246     		mov	r2, r4
 320 0048 4146     		mov	r1, r8
 321 004a 2846     		mov	r0, r5
 322 004c FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 323              	.LVL12:
 102:Core/Src/main.cpp **** pin radio_pd(GPIOE,pin::PIN3,pin::out, pin::PullDown, pin::SPEED_LOW);
 324              		.loc 1 102 5 view .LVU84
 325 0050 134F     		ldr	r7, .L12+28
 326 0052 144E     		ldr	r6, .L12+32
 327 0054 3A46     		mov	r2, r7
 328 0056 3146     		mov	r1, r6
ARM GAS  /tmp/ccGnfi8p.s 			page 23


 329 0058 2846     		mov	r0, r5
 330 005a FFF7FEFF 		bl	__aeabi_atexit
 331              	.LVL13:
 103:Core/Src/main.cpp **** 
 332              		.loc 1 103 69 view .LVU85
 333 005e 124D     		ldr	r5, .L12+36
 334 0060 CDF80490 		str	r9, [sp, #4]
 335 0064 0094     		str	r4, [sp]
 336 0066 0123     		movs	r3, #1
 337 0068 0822     		movs	r2, #8
 338 006a 4146     		mov	r1, r8
 339 006c 2846     		mov	r0, r5
 340 006e FFF7FEFF 		bl	_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
 341              	.LVL14:
 103:Core/Src/main.cpp **** 
 342              		.loc 1 103 5 view .LVU86
 343 0072 3A46     		mov	r2, r7
 344 0074 3146     		mov	r1, r6
 345 0076 2846     		mov	r0, r5
 346 0078 FFF7FEFF 		bl	__aeabi_atexit
 347              	.LVL15:
 348              		.loc 1 922 1 view .LVU87
 349 007c 03B0     		add	sp, sp, #12
 350              	.LCFI5:
 351              		.cfi_def_cfa_offset 28
 352              		@ sp needed
 353 007e BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 354              	.L13:
 355 0082 00BF     		.align	2
 356              	.L12:
 357 0084 00000000 		.word	.LANCHOR2
 358 0088 00000000 		.word	.LANCHOR0
 359 008c 00000000 		.word	.LANCHOR1
 360 0090 00000000 		.word	.LANCHOR3
 361 0094 00000000 		.word	.LANCHOR4
 362 0098 00000000 		.word	.LANCHOR5
 363 009c 00000000 		.word	.LANCHOR6
 364 00a0 00000000 		.word	__dso_handle
 365 00a4 00000000 		.word	_ZN3pinD1Ev
 366 00a8 00000000 		.word	.LANCHOR7
 367 00ac 00100240 		.word	1073876992
 368              		.cfi_endproc
 369              	.LFE159:
 370              		.cantunwind
 371              		.fnend
 373              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 374              		.align	1
 375              		.global	HAL_TIM_PeriodElapsedCallback
 376              		.syntax unified
 377              		.thumb
 378              		.thumb_func
 379              		.fpu fpv4-sp-d16
 381              	HAL_TIM_PeriodElapsedCallback:
 382              		.fnstart
 383              	.LVL16:
 384              	.LFB157:
 870:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
ARM GAS  /tmp/ccGnfi8p.s 			page 24


 385              		.loc 1 870 1 is_stmt 1 view -0
 386              		.cfi_startproc
 387              		@ args = 0, pretend = 0, frame = 0
 388              		@ frame_needed = 0, uses_anonymous_args = 0
 872:Core/Src/main.cpp ****   {
 389              		.loc 1 872 3 view .LVU89
 872:Core/Src/main.cpp ****   {
 390              		.loc 1 872 12 is_stmt 0 view .LVU90
 391 0000 0268     		ldr	r2, [r0]
 872:Core/Src/main.cpp ****   {
 392              		.loc 1 872 29 view .LVU91
 393 0002 194B     		ldr	r3, .L26
 394 0004 1B68     		ldr	r3, [r3]
 872:Core/Src/main.cpp ****   {
 395              		.loc 1 872 3 view .LVU92
 396 0006 9A42     		cmp	r2, r3
 397 0008 00D0     		beq	.L23
 398 000a 7047     		bx	lr
 399              	.L23:
 870:Core/Src/main.cpp ****   //TODO Check on the htime10 setup 
 400              		.loc 1 870 1 view .LVU93
 401 000c 10B5     		push	{r4, lr}
 402              		.save {r4, lr}
 403              	.LCFI6:
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 4, -8
 406              		.cfi_offset 14, -4
 875:Core/Src/main.cpp ****     {
 407              		.loc 1 875 5 is_stmt 1 view .LVU94
 875:Core/Src/main.cpp ****     {
 408              		.loc 1 875 24 is_stmt 0 view .LVU95
 409 000e 4FF40041 		mov	r1, #32768
 410 0012 1648     		ldr	r0, .L26+4
 411              	.LVL17:
 875:Core/Src/main.cpp ****     {
 412              		.loc 1 875 24 view .LVU96
 413 0014 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 414              	.LVL18:
 875:Core/Src/main.cpp ****     {
 415              		.loc 1 875 5 view .LVU97
 416 0018 80B1     		cbz	r0, .L16
 877:Core/Src/main.cpp ****         ok_debounce++;
 417              		.loc 1 877 7 is_stmt 1 view .LVU98
 877:Core/Src/main.cpp ****         ok_debounce++;
 418              		.loc 1 877 24 is_stmt 0 view .LVU99
 419 001a 154B     		ldr	r3, .L26+8
 420 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 877:Core/Src/main.cpp ****         ok_debounce++;
 421              		.loc 1 877 7 view .LVU100
 422 001e 012B     		cmp	r3, #1
 423 0020 08D9     		bls	.L24
 882:Core/Src/main.cpp ****           menu1.menu_ok();
 424              		.loc 1 882 9 is_stmt 1 view .LVU101
 425 0022 022B     		cmp	r3, #2
 426 0024 0DD1     		bne	.L18
 883:Core/Src/main.cpp ****           ok_debounce=0;
 427              		.loc 1 883 11 view .LVU102
ARM GAS  /tmp/ccGnfi8p.s 			page 25


 883:Core/Src/main.cpp ****           ok_debounce=0;
 428              		.loc 1 883 24 is_stmt 0 view .LVU103
 429 0026 1348     		ldr	r0, .L26+12
 430 0028 FFF7FEFF 		bl	_ZN4menu7menu_okEv
 431              	.LVL19:
 884:Core/Src/main.cpp ****         }
 432              		.loc 1 884 11 is_stmt 1 view .LVU104
 884:Core/Src/main.cpp ****         }
 433              		.loc 1 884 22 is_stmt 0 view .LVU105
 434 002c 104B     		ldr	r3, .L26+8
 435 002e 0022     		movs	r2, #0
 436 0030 1A70     		strb	r2, [r3]
 437 0032 06E0     		b	.L18
 438              	.L24:
 878:Core/Src/main.cpp ****       }
 439              		.loc 1 878 9 is_stmt 1 view .LVU106
 878:Core/Src/main.cpp ****       }
 440              		.loc 1 878 20 is_stmt 0 view .LVU107
 441 0034 0133     		adds	r3, r3, #1
 442 0036 0E4A     		ldr	r2, .L26+8
 443 0038 1370     		strb	r3, [r2]
 444 003a 02E0     		b	.L18
 445              	.L16:
 890:Core/Src/main.cpp ****     }
 446              		.loc 1 890 7 is_stmt 1 view .LVU108
 890:Core/Src/main.cpp ****     }
 447              		.loc 1 890 18 is_stmt 0 view .LVU109
 448 003c 0C4B     		ldr	r3, .L26+8
 449 003e 0022     		movs	r2, #0
 450 0040 1A70     		strb	r2, [r3]
 451              	.L18:
 893:Core/Src/main.cpp ****     {
 452              		.loc 1 893 5 is_stmt 1 view .LVU110
 893:Core/Src/main.cpp ****     {
 453              		.loc 1 893 27 is_stmt 0 view .LVU111
 454 0042 0D48     		ldr	r0, .L26+16
 455 0044 FFF7FEFF 		bl	_ZN4oled13oled_isOledOnEv
 456              	.LVL20:
 893:Core/Src/main.cpp ****     {
 457              		.loc 1 893 5 view .LVU112
 458 0048 00B9     		cbnz	r0, .L25
 459              	.L14:
 904:Core/Src/main.cpp **** 
 460              		.loc 1 904 1 view .LVU113
 461 004a 10BD     		pop	{r4, pc}
 462              	.L25:
 895:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 463              		.loc 1 895 7 is_stmt 1 view .LVU114
 895:Core/Src/main.cpp ****       menu1.menu_print();//update the menu portion of the display
 464              		.loc 1 895 32 is_stmt 0 view .LVU115
 465 004c 0B48     		ldr	r0, .L26+20
 466 004e FFF7FEFF 		bl	_ZN3adc12adc_getValueEv
 467              	.LVL21:
 468 0052 094C     		ldr	r4, .L26+16
 469 0054 2046     		mov	r0, r4
 470 0056 FFF7FEFF 		bl	_ZN4oled19oled_update_batteryEf
 471              	.LVL22:
ARM GAS  /tmp/ccGnfi8p.s 			page 26


 896:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 472              		.loc 1 896 7 is_stmt 1 view .LVU116
 896:Core/Src/main.cpp ****       oled1.oled_refresh();//Send the data to the display
 473              		.loc 1 896 23 is_stmt 0 view .LVU117
 474 005a 0648     		ldr	r0, .L26+12
 475 005c FFF7FEFF 		bl	_ZN4menu10menu_printEv
 476              	.LVL23:
 897:Core/Src/main.cpp ****     }
 477              		.loc 1 897 7 is_stmt 1 view .LVU118
 897:Core/Src/main.cpp ****     }
 478              		.loc 1 897 25 is_stmt 0 view .LVU119
 479 0060 2046     		mov	r0, r4
 480 0062 FFF7FEFF 		bl	_ZN4oled12oled_refreshEv
 481              	.LVL24:
 904:Core/Src/main.cpp **** 
 482              		.loc 1 904 1 view .LVU120
 483 0066 F0E7     		b	.L14
 484              	.L27:
 485              		.align	2
 486              	.L26:
 487 0068 00000000 		.word	.LANCHOR0
 488 006c 00040240 		.word	1073873920
 489 0070 00000000 		.word	.LANCHOR8
 490 0074 00000000 		.word	.LANCHOR3
 491 0078 00000000 		.word	.LANCHOR2
 492 007c 00000000 		.word	.LANCHOR5
 493              		.cfi_endproc
 494              	.LFE157:
 495              		.fnend
 497              		.section	.text.Error_Handler,"ax",%progbits
 498              		.align	1
 499              		.global	Error_Handler
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 503              		.fpu fpv4-sp-d16
 505              	Error_Handler:
 506              		.fnstart
 507              	.LFB158:
 914:Core/Src/main.cpp ****   /* USER CODE BEGIN Error_Handler_Debug */
 508              		.loc 1 914 1 is_stmt 1 view -0
 509              		.cfi_startproc
 510              		@ Volatile: function does not return.
 511              		@ args = 0, pretend = 0, frame = 0
 512              		@ frame_needed = 0, uses_anonymous_args = 0
 513              		@ link register save eliminated.
 917:Core/Src/main.cpp ****   while (1)
 514              		.loc 1 917 3 view .LVU122
 515              	.LBB10:
 516              	.LBI10:
 517              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
ARM GAS  /tmp/ccGnfi8p.s 			page 27


   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccGnfi8p.s 			page 28


  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  /tmp/ccGnfi8p.s 			page 29


 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 518              		.loc 2 140 27 view .LVU123
 519              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 520              		.loc 2 142 3 view .LVU124
 521              		.loc 2 142 44 is_stmt 0 view .LVU125
 522              		.syntax unified
 523              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 524 0000 72B6     		cpsid i
 525              	@ 0 "" 2
 526              		.thumb
 527              		.syntax unified
 528              	.L29:
 529              	.LBE11:
 530              	.LBE10:
 918:Core/Src/main.cpp ****   {
 531              		.loc 1 918 3 is_stmt 1 discriminator 1 view .LVU126
 918:Core/Src/main.cpp ****   {
 532              		.loc 1 918 3 discriminator 1 view .LVU127
 533 0002 FEE7     		b	.L29
 534              		.cfi_endproc
 535              	.LFE158:
 536              		.cantunwind
 537              		.fnend
 539              		.section	.text._ZL12MX_I2C1_Initv,"ax",%progbits
 540              		.align	1
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 544              		.fpu fpv4-sp-d16
 546              	_ZL12MX_I2C1_Initv:
 547              		.fnstart
 548              	.LFB141:
 282:Core/Src/main.cpp **** 
 549              		.loc 1 282 1 view -0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccGnfi8p.s 			page 30


 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553 0000 08B5     		push	{r3, lr}
 554              		.save {r3, lr}
 555              	.LCFI7:
 556              		.cfi_def_cfa_offset 8
 557              		.cfi_offset 3, -8
 558              		.cfi_offset 14, -4
 291:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 559              		.loc 1 291 3 view .LVU129
 291:Core/Src/main.cpp ****   hi2c1.Init.ClockSpeed = 100000;
 560              		.loc 1 291 18 is_stmt 0 view .LVU130
 561 0002 0A48     		ldr	r0, .L34
 562 0004 0A4B     		ldr	r3, .L34+4
 563 0006 0360     		str	r3, [r0]
 292:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 564              		.loc 1 292 3 is_stmt 1 view .LVU131
 292:Core/Src/main.cpp ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 565              		.loc 1 292 25 is_stmt 0 view .LVU132
 566 0008 0A4B     		ldr	r3, .L34+8
 567 000a 4360     		str	r3, [r0, #4]
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 568              		.loc 1 293 3 is_stmt 1 view .LVU133
 293:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress1 = 0;
 569              		.loc 1 293 24 is_stmt 0 view .LVU134
 570 000c 0023     		movs	r3, #0
 571 000e 8360     		str	r3, [r0, #8]
 294:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 572              		.loc 1 294 3 is_stmt 1 view .LVU135
 294:Core/Src/main.cpp ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 573              		.loc 1 294 26 is_stmt 0 view .LVU136
 574 0010 C360     		str	r3, [r0, #12]
 295:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 575              		.loc 1 295 3 is_stmt 1 view .LVU137
 295:Core/Src/main.cpp ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 576              		.loc 1 295 29 is_stmt 0 view .LVU138
 577 0012 4FF48042 		mov	r2, #16384
 578 0016 0261     		str	r2, [r0, #16]
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 579              		.loc 1 296 3 is_stmt 1 view .LVU139
 296:Core/Src/main.cpp ****   hi2c1.Init.OwnAddress2 = 0;
 580              		.loc 1 296 30 is_stmt 0 view .LVU140
 581 0018 4361     		str	r3, [r0, #20]
 297:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 582              		.loc 1 297 3 is_stmt 1 view .LVU141
 297:Core/Src/main.cpp ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 583              		.loc 1 297 26 is_stmt 0 view .LVU142
 584 001a 8361     		str	r3, [r0, #24]
 298:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 585              		.loc 1 298 3 is_stmt 1 view .LVU143
 298:Core/Src/main.cpp ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 586              		.loc 1 298 30 is_stmt 0 view .LVU144
 587 001c C361     		str	r3, [r0, #28]
 299:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 588              		.loc 1 299 3 is_stmt 1 view .LVU145
 299:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 589              		.loc 1 299 28 is_stmt 0 view .LVU146
 590 001e 0362     		str	r3, [r0, #32]
ARM GAS  /tmp/ccGnfi8p.s 			page 31


 300:Core/Src/main.cpp ****   {
 591              		.loc 1 300 3 is_stmt 1 view .LVU147
 300:Core/Src/main.cpp ****   {
 592              		.loc 1 300 19 is_stmt 0 view .LVU148
 593 0020 FFF7FEFF 		bl	HAL_I2C_Init
 594              	.LVL25:
 300:Core/Src/main.cpp ****   {
 595              		.loc 1 300 3 view .LVU149
 596 0024 00B9     		cbnz	r0, .L33
 308:Core/Src/main.cpp **** 
 597              		.loc 1 308 1 view .LVU150
 598 0026 08BD     		pop	{r3, pc}
 599              	.L33:
 302:Core/Src/main.cpp ****   }
 600              		.loc 1 302 5 is_stmt 1 view .LVU151
 302:Core/Src/main.cpp ****   }
 601              		.loc 1 302 18 is_stmt 0 view .LVU152
 602 0028 FFF7FEFF 		bl	Error_Handler
 603              	.LVL26:
 604              	.L35:
 605              		.align	2
 606              	.L34:
 607 002c 00000000 		.word	.LANCHOR9
 608 0030 00540040 		.word	1073763328
 609 0034 A0860100 		.word	100000
 610              		.cfi_endproc
 611              	.LFE141:
 612              		.fnend
 614              		.section	.text._ZL12MX_I2C3_Initv,"ax",%progbits
 615              		.align	1
 616              		.syntax unified
 617              		.thumb
 618              		.thumb_func
 619              		.fpu fpv4-sp-d16
 621              	_ZL12MX_I2C3_Initv:
 622              		.fnstart
 623              	.LFB142:
 316:Core/Src/main.cpp **** 
 624              		.loc 1 316 1 is_stmt 1 view -0
 625              		.cfi_startproc
 626              		@ args = 0, pretend = 0, frame = 0
 627              		@ frame_needed = 0, uses_anonymous_args = 0
 628 0000 08B5     		push	{r3, lr}
 629              		.save {r3, lr}
 630              	.LCFI8:
 631              		.cfi_def_cfa_offset 8
 632              		.cfi_offset 3, -8
 633              		.cfi_offset 14, -4
 325:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 634              		.loc 1 325 3 view .LVU154
 325:Core/Src/main.cpp ****   hi2c3.Init.ClockSpeed = 100000;
 635              		.loc 1 325 18 is_stmt 0 view .LVU155
 636 0002 0A48     		ldr	r0, .L40
 637 0004 0A4B     		ldr	r3, .L40+4
 638 0006 0360     		str	r3, [r0]
 326:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 639              		.loc 1 326 3 is_stmt 1 view .LVU156
ARM GAS  /tmp/ccGnfi8p.s 			page 32


 326:Core/Src/main.cpp ****   hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 640              		.loc 1 326 25 is_stmt 0 view .LVU157
 641 0008 0A4B     		ldr	r3, .L40+8
 642 000a 4360     		str	r3, [r0, #4]
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 643              		.loc 1 327 3 is_stmt 1 view .LVU158
 327:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress1 = 0;
 644              		.loc 1 327 24 is_stmt 0 view .LVU159
 645 000c 0023     		movs	r3, #0
 646 000e 8360     		str	r3, [r0, #8]
 328:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 647              		.loc 1 328 3 is_stmt 1 view .LVU160
 328:Core/Src/main.cpp ****   hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 648              		.loc 1 328 26 is_stmt 0 view .LVU161
 649 0010 C360     		str	r3, [r0, #12]
 329:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 650              		.loc 1 329 3 is_stmt 1 view .LVU162
 329:Core/Src/main.cpp ****   hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 651              		.loc 1 329 29 is_stmt 0 view .LVU163
 652 0012 4FF48042 		mov	r2, #16384
 653 0016 0261     		str	r2, [r0, #16]
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 654              		.loc 1 330 3 is_stmt 1 view .LVU164
 330:Core/Src/main.cpp ****   hi2c3.Init.OwnAddress2 = 0;
 655              		.loc 1 330 30 is_stmt 0 view .LVU165
 656 0018 4361     		str	r3, [r0, #20]
 331:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 657              		.loc 1 331 3 is_stmt 1 view .LVU166
 331:Core/Src/main.cpp ****   hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 658              		.loc 1 331 26 is_stmt 0 view .LVU167
 659 001a 8361     		str	r3, [r0, #24]
 332:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 660              		.loc 1 332 3 is_stmt 1 view .LVU168
 332:Core/Src/main.cpp ****   hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 661              		.loc 1 332 30 is_stmt 0 view .LVU169
 662 001c C361     		str	r3, [r0, #28]
 333:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 663              		.loc 1 333 3 is_stmt 1 view .LVU170
 333:Core/Src/main.cpp ****   if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 664              		.loc 1 333 28 is_stmt 0 view .LVU171
 665 001e 0362     		str	r3, [r0, #32]
 334:Core/Src/main.cpp ****   {
 666              		.loc 1 334 3 is_stmt 1 view .LVU172
 334:Core/Src/main.cpp ****   {
 667              		.loc 1 334 19 is_stmt 0 view .LVU173
 668 0020 FFF7FEFF 		bl	HAL_I2C_Init
 669              	.LVL27:
 334:Core/Src/main.cpp ****   {
 670              		.loc 1 334 3 view .LVU174
 671 0024 00B9     		cbnz	r0, .L39
 342:Core/Src/main.cpp **** 
 672              		.loc 1 342 1 view .LVU175
 673 0026 08BD     		pop	{r3, pc}
 674              	.L39:
 336:Core/Src/main.cpp ****   }
 675              		.loc 1 336 5 is_stmt 1 view .LVU176
 336:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccGnfi8p.s 			page 33


 676              		.loc 1 336 18 is_stmt 0 view .LVU177
 677 0028 FFF7FEFF 		bl	Error_Handler
 678              	.LVL28:
 679              	.L41:
 680              		.align	2
 681              	.L40:
 682 002c 00000000 		.word	.LANCHOR1
 683 0030 005C0040 		.word	1073765376
 684 0034 A0860100 		.word	100000
 685              		.cfi_endproc
 686              	.LFE142:
 687              		.fnend
 689              		.section	.text._ZL12MX_I2S2_Initv,"ax",%progbits
 690              		.align	1
 691              		.syntax unified
 692              		.thumb
 693              		.thumb_func
 694              		.fpu fpv4-sp-d16
 696              	_ZL12MX_I2S2_Initv:
 697              		.fnstart
 698              	.LFB143:
 350:Core/Src/main.cpp **** 
 699              		.loc 1 350 1 is_stmt 1 view -0
 700              		.cfi_startproc
 701              		@ args = 0, pretend = 0, frame = 0
 702              		@ frame_needed = 0, uses_anonymous_args = 0
 703 0000 08B5     		push	{r3, lr}
 704              		.save {r3, lr}
 705              	.LCFI9:
 706              		.cfi_def_cfa_offset 8
 707              		.cfi_offset 3, -8
 708              		.cfi_offset 14, -4
 359:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 709              		.loc 1 359 3 view .LVU179
 359:Core/Src/main.cpp ****   hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 710              		.loc 1 359 18 is_stmt 0 view .LVU180
 711 0002 0B48     		ldr	r0, .L46
 712 0004 0B4B     		ldr	r3, .L46+4
 713 0006 0360     		str	r3, [r0]
 360:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 714              		.loc 1 360 3 is_stmt 1 view .LVU181
 360:Core/Src/main.cpp ****   hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 715              		.loc 1 360 19 is_stmt 0 view .LVU182
 716 0008 4FF40072 		mov	r2, #512
 717 000c 4260     		str	r2, [r0, #4]
 361:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 718              		.loc 1 361 3 is_stmt 1 view .LVU183
 361:Core/Src/main.cpp ****   hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 719              		.loc 1 361 23 is_stmt 0 view .LVU184
 720 000e 0023     		movs	r3, #0
 721 0010 8360     		str	r3, [r0, #8]
 362:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 722              		.loc 1 362 3 is_stmt 1 view .LVU185
 362:Core/Src/main.cpp ****   hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 723              		.loc 1 362 25 is_stmt 0 view .LVU186
 724 0012 C360     		str	r3, [r0, #12]
 363:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
ARM GAS  /tmp/ccGnfi8p.s 			page 34


 725              		.loc 1 363 3 is_stmt 1 view .LVU187
 363:Core/Src/main.cpp ****   hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 726              		.loc 1 363 25 is_stmt 0 view .LVU188
 727 0014 0261     		str	r2, [r0, #16]
 364:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 728              		.loc 1 364 3 is_stmt 1 view .LVU189
 364:Core/Src/main.cpp ****   hi2s2.Init.CPOL = I2S_CPOL_LOW;
 729              		.loc 1 364 24 is_stmt 0 view .LVU190
 730 0016 4FF4FA52 		mov	r2, #8000
 731 001a 4261     		str	r2, [r0, #20]
 365:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 732              		.loc 1 365 3 is_stmt 1 view .LVU191
 365:Core/Src/main.cpp ****   hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 733              		.loc 1 365 19 is_stmt 0 view .LVU192
 734 001c 8361     		str	r3, [r0, #24]
 366:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 735              		.loc 1 366 3 is_stmt 1 view .LVU193
 366:Core/Src/main.cpp ****   hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 736              		.loc 1 366 26 is_stmt 0 view .LVU194
 737 001e C361     		str	r3, [r0, #28]
 367:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 738              		.loc 1 367 3 is_stmt 1 view .LVU195
 367:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 739              		.loc 1 367 29 is_stmt 0 view .LVU196
 740 0020 0362     		str	r3, [r0, #32]
 368:Core/Src/main.cpp ****   {
 741              		.loc 1 368 3 is_stmt 1 view .LVU197
 368:Core/Src/main.cpp ****   {
 742              		.loc 1 368 19 is_stmt 0 view .LVU198
 743 0022 FFF7FEFF 		bl	HAL_I2S_Init
 744              	.LVL29:
 368:Core/Src/main.cpp ****   {
 745              		.loc 1 368 3 view .LVU199
 746 0026 00B9     		cbnz	r0, .L45
 376:Core/Src/main.cpp **** 
 747              		.loc 1 376 1 view .LVU200
 748 0028 08BD     		pop	{r3, pc}
 749              	.L45:
 370:Core/Src/main.cpp ****   }
 750              		.loc 1 370 5 is_stmt 1 view .LVU201
 370:Core/Src/main.cpp ****   }
 751              		.loc 1 370 18 is_stmt 0 view .LVU202
 752 002a FFF7FEFF 		bl	Error_Handler
 753              	.LVL30:
 754              	.L47:
 755 002e 00BF     		.align	2
 756              	.L46:
 757 0030 00000000 		.word	.LANCHOR10
 758 0034 00380040 		.word	1073756160
 759              		.cfi_endproc
 760              	.LFE143:
 761              		.fnend
 763              		.section	.text._ZL12MX_I2S3_Initv,"ax",%progbits
 764              		.align	1
 765              		.syntax unified
 766              		.thumb
 767              		.thumb_func
ARM GAS  /tmp/ccGnfi8p.s 			page 35


 768              		.fpu fpv4-sp-d16
 770              	_ZL12MX_I2S3_Initv:
 771              		.fnstart
 772              	.LFB144:
 384:Core/Src/main.cpp **** 
 773              		.loc 1 384 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777 0000 08B5     		push	{r3, lr}
 778              		.save {r3, lr}
 779              	.LCFI10:
 780              		.cfi_def_cfa_offset 8
 781              		.cfi_offset 3, -8
 782              		.cfi_offset 14, -4
 393:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 783              		.loc 1 393 3 view .LVU204
 393:Core/Src/main.cpp ****   hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 784              		.loc 1 393 18 is_stmt 0 view .LVU205
 785 0002 0B48     		ldr	r0, .L52
 786 0004 0B4B     		ldr	r3, .L52+4
 787 0006 0360     		str	r3, [r0]
 394:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 788              		.loc 1 394 3 is_stmt 1 view .LVU206
 394:Core/Src/main.cpp ****   hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 789              		.loc 1 394 19 is_stmt 0 view .LVU207
 790 0008 4FF40072 		mov	r2, #512
 791 000c 4260     		str	r2, [r0, #4]
 395:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 792              		.loc 1 395 3 is_stmt 1 view .LVU208
 395:Core/Src/main.cpp ****   hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 793              		.loc 1 395 23 is_stmt 0 view .LVU209
 794 000e 0023     		movs	r3, #0
 795 0010 8360     		str	r3, [r0, #8]
 396:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 796              		.loc 1 396 3 is_stmt 1 view .LVU210
 396:Core/Src/main.cpp ****   hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 797              		.loc 1 396 25 is_stmt 0 view .LVU211
 798 0012 C360     		str	r3, [r0, #12]
 397:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 799              		.loc 1 397 3 is_stmt 1 view .LVU212
 397:Core/Src/main.cpp ****   hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800              		.loc 1 397 25 is_stmt 0 view .LVU213
 801 0014 0261     		str	r2, [r0, #16]
 398:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 802              		.loc 1 398 3 is_stmt 1 view .LVU214
 398:Core/Src/main.cpp ****   hi2s3.Init.CPOL = I2S_CPOL_LOW;
 803              		.loc 1 398 24 is_stmt 0 view .LVU215
 804 0016 4AF64442 		movw	r2, #44100
 805 001a 4261     		str	r2, [r0, #20]
 399:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 806              		.loc 1 399 3 is_stmt 1 view .LVU216
 399:Core/Src/main.cpp ****   hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 807              		.loc 1 399 19 is_stmt 0 view .LVU217
 808 001c 8361     		str	r3, [r0, #24]
 400:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 809              		.loc 1 400 3 is_stmt 1 view .LVU218
ARM GAS  /tmp/ccGnfi8p.s 			page 36


 400:Core/Src/main.cpp ****   hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 810              		.loc 1 400 26 is_stmt 0 view .LVU219
 811 001e C361     		str	r3, [r0, #28]
 401:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 812              		.loc 1 401 3 is_stmt 1 view .LVU220
 401:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 813              		.loc 1 401 29 is_stmt 0 view .LVU221
 814 0020 0123     		movs	r3, #1
 815 0022 0362     		str	r3, [r0, #32]
 402:Core/Src/main.cpp ****   {
 816              		.loc 1 402 3 is_stmt 1 view .LVU222
 402:Core/Src/main.cpp ****   {
 817              		.loc 1 402 19 is_stmt 0 view .LVU223
 818 0024 FFF7FEFF 		bl	HAL_I2S_Init
 819              	.LVL31:
 402:Core/Src/main.cpp ****   {
 820              		.loc 1 402 3 view .LVU224
 821 0028 00B9     		cbnz	r0, .L51
 410:Core/Src/main.cpp **** 
 822              		.loc 1 410 1 view .LVU225
 823 002a 08BD     		pop	{r3, pc}
 824              	.L51:
 404:Core/Src/main.cpp ****   }
 825              		.loc 1 404 5 is_stmt 1 view .LVU226
 404:Core/Src/main.cpp ****   }
 826              		.loc 1 404 18 is_stmt 0 view .LVU227
 827 002c FFF7FEFF 		bl	Error_Handler
 828              	.LVL32:
 829              	.L53:
 830              		.align	2
 831              	.L52:
 832 0030 00000000 		.word	.LANCHOR11
 833 0034 003C0040 		.word	1073757184
 834              		.cfi_endproc
 835              	.LFE144:
 836              		.fnend
 838              		.section	.text._ZL12MX_I2S4_Initv,"ax",%progbits
 839              		.align	1
 840              		.syntax unified
 841              		.thumb
 842              		.thumb_func
 843              		.fpu fpv4-sp-d16
 845              	_ZL12MX_I2S4_Initv:
 846              		.fnstart
 847              	.LFB145:
 418:Core/Src/main.cpp **** 
 848              		.loc 1 418 1 is_stmt 1 view -0
 849              		.cfi_startproc
 850              		@ args = 0, pretend = 0, frame = 0
 851              		@ frame_needed = 0, uses_anonymous_args = 0
 852 0000 08B5     		push	{r3, lr}
 853              		.save {r3, lr}
 854              	.LCFI11:
 855              		.cfi_def_cfa_offset 8
 856              		.cfi_offset 3, -8
 857              		.cfi_offset 14, -4
 427:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
ARM GAS  /tmp/ccGnfi8p.s 			page 37


 858              		.loc 1 427 3 view .LVU229
 427:Core/Src/main.cpp ****   hi2s4.Init.Mode = I2S_MODE_MASTER_TX;
 859              		.loc 1 427 18 is_stmt 0 view .LVU230
 860 0002 0B48     		ldr	r0, .L58
 861 0004 0B4B     		ldr	r3, .L58+4
 862 0006 0360     		str	r3, [r0]
 428:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 863              		.loc 1 428 3 is_stmt 1 view .LVU231
 428:Core/Src/main.cpp ****   hi2s4.Init.Standard = I2S_STANDARD_PHILIPS;
 864              		.loc 1 428 19 is_stmt 0 view .LVU232
 865 0008 4FF40073 		mov	r3, #512
 866 000c 4360     		str	r3, [r0, #4]
 429:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 867              		.loc 1 429 3 is_stmt 1 view .LVU233
 429:Core/Src/main.cpp ****   hi2s4.Init.DataFormat = I2S_DATAFORMAT_16B;
 868              		.loc 1 429 23 is_stmt 0 view .LVU234
 869 000e 0023     		movs	r3, #0
 870 0010 8360     		str	r3, [r0, #8]
 430:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 871              		.loc 1 430 3 is_stmt 1 view .LVU235
 430:Core/Src/main.cpp ****   hi2s4.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 872              		.loc 1 430 25 is_stmt 0 view .LVU236
 873 0012 C360     		str	r3, [r0, #12]
 431:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 874              		.loc 1 431 3 is_stmt 1 view .LVU237
 431:Core/Src/main.cpp ****   hi2s4.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 875              		.loc 1 431 25 is_stmt 0 view .LVU238
 876 0014 0361     		str	r3, [r0, #16]
 432:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 877              		.loc 1 432 3 is_stmt 1 view .LVU239
 432:Core/Src/main.cpp ****   hi2s4.Init.CPOL = I2S_CPOL_LOW;
 878              		.loc 1 432 24 is_stmt 0 view .LVU240
 879 0016 4AF64442 		movw	r2, #44100
 880 001a 4261     		str	r2, [r0, #20]
 433:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 881              		.loc 1 433 3 is_stmt 1 view .LVU241
 433:Core/Src/main.cpp ****   hi2s4.Init.ClockSource = I2S_CLOCK_PLL;
 882              		.loc 1 433 19 is_stmt 0 view .LVU242
 883 001c 8361     		str	r3, [r0, #24]
 434:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 884              		.loc 1 434 3 is_stmt 1 view .LVU243
 434:Core/Src/main.cpp ****   hi2s4.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 885              		.loc 1 434 26 is_stmt 0 view .LVU244
 886 001e C361     		str	r3, [r0, #28]
 435:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 887              		.loc 1 435 3 is_stmt 1 view .LVU245
 435:Core/Src/main.cpp ****   if (HAL_I2S_Init(&hi2s4) != HAL_OK)
 888              		.loc 1 435 29 is_stmt 0 view .LVU246
 889 0020 0362     		str	r3, [r0, #32]
 436:Core/Src/main.cpp ****   {
 890              		.loc 1 436 3 is_stmt 1 view .LVU247
 436:Core/Src/main.cpp ****   {
 891              		.loc 1 436 19 is_stmt 0 view .LVU248
 892 0022 FFF7FEFF 		bl	HAL_I2S_Init
 893              	.LVL33:
 436:Core/Src/main.cpp ****   {
 894              		.loc 1 436 3 view .LVU249
ARM GAS  /tmp/ccGnfi8p.s 			page 38


 895 0026 00B9     		cbnz	r0, .L57
 444:Core/Src/main.cpp **** 
 896              		.loc 1 444 1 view .LVU250
 897 0028 08BD     		pop	{r3, pc}
 898              	.L57:
 438:Core/Src/main.cpp ****   }
 899              		.loc 1 438 5 is_stmt 1 view .LVU251
 438:Core/Src/main.cpp ****   }
 900              		.loc 1 438 18 is_stmt 0 view .LVU252
 901 002a FFF7FEFF 		bl	Error_Handler
 902              	.LVL34:
 903              	.L59:
 904 002e 00BF     		.align	2
 905              	.L58:
 906 0030 00000000 		.word	.LANCHOR12
 907 0034 00340140 		.word	1073820672
 908              		.cfi_endproc
 909              	.LFE145:
 910              		.fnend
 912              		.section	.text._ZL15MX_SDIO_SD_Initv,"ax",%progbits
 913              		.align	1
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 917              		.fpu fpv4-sp-d16
 919              	_ZL15MX_SDIO_SD_Initv:
 920              		.fnstart
 921              	.LFB146:
 452:Core/Src/main.cpp **** 
 922              		.loc 1 452 1 is_stmt 1 view -0
 923              		.cfi_startproc
 924              		@ args = 0, pretend = 0, frame = 0
 925              		@ frame_needed = 0, uses_anonymous_args = 0
 926 0000 08B5     		push	{r3, lr}
 927              		.save {r3, lr}
 928              	.LCFI12:
 929              		.cfi_def_cfa_offset 8
 930              		.cfi_offset 3, -8
 931              		.cfi_offset 14, -4
 461:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 932              		.loc 1 461 3 view .LVU254
 461:Core/Src/main.cpp ****   hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 933              		.loc 1 461 16 is_stmt 0 view .LVU255
 934 0002 0C48     		ldr	r0, .L66
 935 0004 0C4B     		ldr	r3, .L66+4
 936 0006 0360     		str	r3, [r0]
 462:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 937              		.loc 1 462 3 is_stmt 1 view .LVU256
 462:Core/Src/main.cpp ****   hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 938              		.loc 1 462 22 is_stmt 0 view .LVU257
 939 0008 0023     		movs	r3, #0
 940 000a 4360     		str	r3, [r0, #4]
 463:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 941              		.loc 1 463 3 is_stmt 1 view .LVU258
 463:Core/Src/main.cpp ****   hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 942              		.loc 1 463 24 is_stmt 0 view .LVU259
 943 000c 8360     		str	r3, [r0, #8]
ARM GAS  /tmp/ccGnfi8p.s 			page 39


 464:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 944              		.loc 1 464 3 is_stmt 1 view .LVU260
 464:Core/Src/main.cpp ****   hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 945              		.loc 1 464 27 is_stmt 0 view .LVU261
 946 000e C360     		str	r3, [r0, #12]
 465:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 947              		.loc 1 465 3 is_stmt 1 view .LVU262
 465:Core/Src/main.cpp ****   hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 948              		.loc 1 465 20 is_stmt 0 view .LVU263
 949 0010 0361     		str	r3, [r0, #16]
 466:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 950              		.loc 1 466 3 is_stmt 1 view .LVU264
 466:Core/Src/main.cpp ****   hsd.Init.ClockDiv = 0;
 951              		.loc 1 466 32 is_stmt 0 view .LVU265
 952 0012 4361     		str	r3, [r0, #20]
 467:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 953              		.loc 1 467 3 is_stmt 1 view .LVU266
 467:Core/Src/main.cpp ****   if (HAL_SD_Init(&hsd) != HAL_OK)
 954              		.loc 1 467 21 is_stmt 0 view .LVU267
 955 0014 8361     		str	r3, [r0, #24]
 468:Core/Src/main.cpp ****   {
 956              		.loc 1 468 3 is_stmt 1 view .LVU268
 468:Core/Src/main.cpp ****   {
 957              		.loc 1 468 18 is_stmt 0 view .LVU269
 958 0016 FFF7FEFF 		bl	HAL_SD_Init
 959              	.LVL35:
 468:Core/Src/main.cpp ****   {
 960              		.loc 1 468 3 view .LVU270
 961 001a 30B9     		cbnz	r0, .L64
 472:Core/Src/main.cpp ****   {
 962              		.loc 1 472 3 is_stmt 1 view .LVU271
 472:Core/Src/main.cpp ****   {
 963              		.loc 1 472 36 is_stmt 0 view .LVU272
 964 001c 4FF40061 		mov	r1, #2048
 965 0020 0448     		ldr	r0, .L66
 966 0022 FFF7FEFF 		bl	HAL_SD_ConfigWideBusOperation
 967              	.LVL36:
 472:Core/Src/main.cpp ****   {
 968              		.loc 1 472 3 view .LVU273
 969 0026 10B9     		cbnz	r0, .L65
 480:Core/Src/main.cpp **** 
 970              		.loc 1 480 1 view .LVU274
 971 0028 08BD     		pop	{r3, pc}
 972              	.L64:
 470:Core/Src/main.cpp ****   }
 973              		.loc 1 470 5 is_stmt 1 view .LVU275
 470:Core/Src/main.cpp ****   }
 974              		.loc 1 470 18 is_stmt 0 view .LVU276
 975 002a FFF7FEFF 		bl	Error_Handler
 976              	.LVL37:
 977              	.L65:
 474:Core/Src/main.cpp ****   }
 978              		.loc 1 474 5 is_stmt 1 view .LVU277
 474:Core/Src/main.cpp ****   }
 979              		.loc 1 474 18 is_stmt 0 view .LVU278
 980 002e FFF7FEFF 		bl	Error_Handler
 981              	.LVL38:
ARM GAS  /tmp/ccGnfi8p.s 			page 40


 982              	.L67:
 983 0032 00BF     		.align	2
 984              	.L66:
 985 0034 00000000 		.word	.LANCHOR13
 986 0038 002C0140 		.word	1073818624
 987              		.cfi_endproc
 988              	.LFE146:
 989              		.fnend
 991              		.section	.text._ZL12MX_SPI1_Initv,"ax",%progbits
 992              		.align	1
 993              		.syntax unified
 994              		.thumb
 995              		.thumb_func
 996              		.fpu fpv4-sp-d16
 998              	_ZL12MX_SPI1_Initv:
 999              		.fnstart
 1000              	.LFB147:
 488:Core/Src/main.cpp **** 
 1001              		.loc 1 488 1 is_stmt 1 view -0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 0
 1004              		@ frame_needed = 0, uses_anonymous_args = 0
 1005 0000 08B5     		push	{r3, lr}
 1006              		.save {r3, lr}
 1007              	.LCFI13:
 1008              		.cfi_def_cfa_offset 8
 1009              		.cfi_offset 3, -8
 1010              		.cfi_offset 14, -4
 498:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1011              		.loc 1 498 3 view .LVU280
 498:Core/Src/main.cpp ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1012              		.loc 1 498 18 is_stmt 0 view .LVU281
 1013 0002 0C48     		ldr	r0, .L72
 1014 0004 0C4B     		ldr	r3, .L72+4
 1015 0006 0360     		str	r3, [r0]
 499:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1016              		.loc 1 499 3 is_stmt 1 view .LVU282
 499:Core/Src/main.cpp ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1017              		.loc 1 499 19 is_stmt 0 view .LVU283
 1018 0008 4FF48273 		mov	r3, #260
 1019 000c 4360     		str	r3, [r0, #4]
 500:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1020              		.loc 1 500 3 is_stmt 1 view .LVU284
 500:Core/Src/main.cpp ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1021              		.loc 1 500 24 is_stmt 0 view .LVU285
 1022 000e 0023     		movs	r3, #0
 1023 0010 8360     		str	r3, [r0, #8]
 501:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1024              		.loc 1 501 3 is_stmt 1 view .LVU286
 501:Core/Src/main.cpp ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1025              		.loc 1 501 23 is_stmt 0 view .LVU287
 1026 0012 C360     		str	r3, [r0, #12]
 502:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1027              		.loc 1 502 3 is_stmt 1 view .LVU288
 502:Core/Src/main.cpp ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1028              		.loc 1 502 26 is_stmt 0 view .LVU289
 1029 0014 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccGnfi8p.s 			page 41


 503:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1030              		.loc 1 503 3 is_stmt 1 view .LVU290
 503:Core/Src/main.cpp ****   hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 1031              		.loc 1 503 23 is_stmt 0 view .LVU291
 1032 0016 4361     		str	r3, [r0, #20]
 504:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1033              		.loc 1 504 3 is_stmt 1 view .LVU292
 504:Core/Src/main.cpp ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1034              		.loc 1 504 18 is_stmt 0 view .LVU293
 1035 0018 8361     		str	r3, [r0, #24]
 505:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1036              		.loc 1 505 3 is_stmt 1 view .LVU294
 505:Core/Src/main.cpp ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1037              		.loc 1 505 32 is_stmt 0 view .LVU295
 1038 001a C361     		str	r3, [r0, #28]
 506:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1039              		.loc 1 506 3 is_stmt 1 view .LVU296
 506:Core/Src/main.cpp ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1040              		.loc 1 506 23 is_stmt 0 view .LVU297
 1041 001c 0362     		str	r3, [r0, #32]
 507:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1042              		.loc 1 507 3 is_stmt 1 view .LVU298
 507:Core/Src/main.cpp ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1043              		.loc 1 507 21 is_stmt 0 view .LVU299
 1044 001e 4362     		str	r3, [r0, #36]
 508:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1045              		.loc 1 508 3 is_stmt 1 view .LVU300
 508:Core/Src/main.cpp ****   hspi1.Init.CRCPolynomial = 10;
 1046              		.loc 1 508 29 is_stmt 0 view .LVU301
 1047 0020 8362     		str	r3, [r0, #40]
 509:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1048              		.loc 1 509 3 is_stmt 1 view .LVU302
 509:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1049              		.loc 1 509 28 is_stmt 0 view .LVU303
 1050 0022 0A23     		movs	r3, #10
 1051 0024 C362     		str	r3, [r0, #44]
 510:Core/Src/main.cpp ****   {
 1052              		.loc 1 510 3 is_stmt 1 view .LVU304
 510:Core/Src/main.cpp ****   {
 1053              		.loc 1 510 19 is_stmt 0 view .LVU305
 1054 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1055              	.LVL39:
 510:Core/Src/main.cpp ****   {
 1056              		.loc 1 510 3 view .LVU306
 1057 002a 00B9     		cbnz	r0, .L71
 518:Core/Src/main.cpp **** 
 1058              		.loc 1 518 1 view .LVU307
 1059 002c 08BD     		pop	{r3, pc}
 1060              	.L71:
 512:Core/Src/main.cpp ****   }
 1061              		.loc 1 512 5 is_stmt 1 view .LVU308
 512:Core/Src/main.cpp ****   }
 1062              		.loc 1 512 18 is_stmt 0 view .LVU309
 1063 002e FFF7FEFF 		bl	Error_Handler
 1064              	.LVL40:
 1065              	.L73:
 1066 0032 00BF     		.align	2
ARM GAS  /tmp/ccGnfi8p.s 			page 42


 1067              	.L72:
 1068 0034 00000000 		.word	.LANCHOR14
 1069 0038 00300140 		.word	1073819648
 1070              		.cfi_endproc
 1071              	.LFE147:
 1072              		.fnend
 1074              		.section	.text._ZL12MX_SPI5_Initv,"ax",%progbits
 1075              		.align	1
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1079              		.fpu fpv4-sp-d16
 1081              	_ZL12MX_SPI5_Initv:
 1082              		.fnstart
 1083              	.LFB148:
 526:Core/Src/main.cpp **** 
 1084              		.loc 1 526 1 is_stmt 1 view -0
 1085              		.cfi_startproc
 1086              		@ args = 0, pretend = 0, frame = 0
 1087              		@ frame_needed = 0, uses_anonymous_args = 0
 1088 0000 08B5     		push	{r3, lr}
 1089              		.save {r3, lr}
 1090              	.LCFI14:
 1091              		.cfi_def_cfa_offset 8
 1092              		.cfi_offset 3, -8
 1093              		.cfi_offset 14, -4
 536:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1094              		.loc 1 536 3 view .LVU311
 536:Core/Src/main.cpp ****   hspi5.Init.Mode = SPI_MODE_MASTER;
 1095              		.loc 1 536 18 is_stmt 0 view .LVU312
 1096 0002 0C48     		ldr	r0, .L78
 1097 0004 0C4B     		ldr	r3, .L78+4
 1098 0006 0360     		str	r3, [r0]
 537:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1099              		.loc 1 537 3 is_stmt 1 view .LVU313
 537:Core/Src/main.cpp ****   hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1100              		.loc 1 537 19 is_stmt 0 view .LVU314
 1101 0008 4FF48273 		mov	r3, #260
 1102 000c 4360     		str	r3, [r0, #4]
 538:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1103              		.loc 1 538 3 is_stmt 1 view .LVU315
 538:Core/Src/main.cpp ****   hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1104              		.loc 1 538 24 is_stmt 0 view .LVU316
 1105 000e 0023     		movs	r3, #0
 1106 0010 8360     		str	r3, [r0, #8]
 539:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1107              		.loc 1 539 3 is_stmt 1 view .LVU317
 539:Core/Src/main.cpp ****   hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1108              		.loc 1 539 23 is_stmt 0 view .LVU318
 1109 0012 C360     		str	r3, [r0, #12]
 540:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1110              		.loc 1 540 3 is_stmt 1 view .LVU319
 540:Core/Src/main.cpp ****   hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1111              		.loc 1 540 26 is_stmt 0 view .LVU320
 1112 0014 0361     		str	r3, [r0, #16]
 541:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1113              		.loc 1 541 3 is_stmt 1 view .LVU321
ARM GAS  /tmp/ccGnfi8p.s 			page 43


 541:Core/Src/main.cpp ****   hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 1114              		.loc 1 541 23 is_stmt 0 view .LVU322
 1115 0016 4361     		str	r3, [r0, #20]
 542:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1116              		.loc 1 542 3 is_stmt 1 view .LVU323
 542:Core/Src/main.cpp ****   hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1117              		.loc 1 542 18 is_stmt 0 view .LVU324
 1118 0018 8361     		str	r3, [r0, #24]
 543:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1119              		.loc 1 543 3 is_stmt 1 view .LVU325
 543:Core/Src/main.cpp ****   hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1120              		.loc 1 543 32 is_stmt 0 view .LVU326
 1121 001a C361     		str	r3, [r0, #28]
 544:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1122              		.loc 1 544 3 is_stmt 1 view .LVU327
 544:Core/Src/main.cpp ****   hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1123              		.loc 1 544 23 is_stmt 0 view .LVU328
 1124 001c 0362     		str	r3, [r0, #32]
 545:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1125              		.loc 1 545 3 is_stmt 1 view .LVU329
 545:Core/Src/main.cpp ****   hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1126              		.loc 1 545 21 is_stmt 0 view .LVU330
 1127 001e 4362     		str	r3, [r0, #36]
 546:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1128              		.loc 1 546 3 is_stmt 1 view .LVU331
 546:Core/Src/main.cpp ****   hspi5.Init.CRCPolynomial = 10;
 1129              		.loc 1 546 29 is_stmt 0 view .LVU332
 1130 0020 8362     		str	r3, [r0, #40]
 547:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1131              		.loc 1 547 3 is_stmt 1 view .LVU333
 547:Core/Src/main.cpp ****   if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1132              		.loc 1 547 28 is_stmt 0 view .LVU334
 1133 0022 0A23     		movs	r3, #10
 1134 0024 C362     		str	r3, [r0, #44]
 548:Core/Src/main.cpp ****   {
 1135              		.loc 1 548 3 is_stmt 1 view .LVU335
 548:Core/Src/main.cpp ****   {
 1136              		.loc 1 548 19 is_stmt 0 view .LVU336
 1137 0026 FFF7FEFF 		bl	HAL_SPI_Init
 1138              	.LVL41:
 548:Core/Src/main.cpp ****   {
 1139              		.loc 1 548 3 view .LVU337
 1140 002a 00B9     		cbnz	r0, .L77
 556:Core/Src/main.cpp **** 
 1141              		.loc 1 556 1 view .LVU338
 1142 002c 08BD     		pop	{r3, pc}
 1143              	.L77:
 550:Core/Src/main.cpp ****   }
 1144              		.loc 1 550 5 is_stmt 1 view .LVU339
 550:Core/Src/main.cpp ****   }
 1145              		.loc 1 550 18 is_stmt 0 view .LVU340
 1146 002e FFF7FEFF 		bl	Error_Handler
 1147              	.LVL42:
 1148              	.L79:
 1149 0032 00BF     		.align	2
 1150              	.L78:
 1151 0034 00000000 		.word	.LANCHOR15
ARM GAS  /tmp/ccGnfi8p.s 			page 44


 1152 0038 00500140 		.word	1073827840
 1153              		.cfi_endproc
 1154              	.LFE148:
 1155              		.fnend
 1157              		.section	.text._ZL19MX_USART1_UART_Initv,"ax",%progbits
 1158              		.align	1
 1159              		.syntax unified
 1160              		.thumb
 1161              		.thumb_func
 1162              		.fpu fpv4-sp-d16
 1164              	_ZL19MX_USART1_UART_Initv:
 1165              		.fnstart
 1166              	.LFB152:
 680:Core/Src/main.cpp **** 
 1167              		.loc 1 680 1 is_stmt 1 view -0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 0
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 1171 0000 08B5     		push	{r3, lr}
 1172              		.save {r3, lr}
 1173              	.LCFI15:
 1174              		.cfi_def_cfa_offset 8
 1175              		.cfi_offset 3, -8
 1176              		.cfi_offset 14, -4
 689:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1177              		.loc 1 689 3 view .LVU342
 689:Core/Src/main.cpp ****   huart1.Init.BaudRate = 115200;
 1178              		.loc 1 689 19 is_stmt 0 view .LVU343
 1179 0002 0A48     		ldr	r0, .L84
 1180 0004 0A4B     		ldr	r3, .L84+4
 1181 0006 0360     		str	r3, [r0]
 690:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1182              		.loc 1 690 3 is_stmt 1 view .LVU344
 690:Core/Src/main.cpp ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1183              		.loc 1 690 24 is_stmt 0 view .LVU345
 1184 0008 4FF4E133 		mov	r3, #115200
 1185 000c 4360     		str	r3, [r0, #4]
 691:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1186              		.loc 1 691 3 is_stmt 1 view .LVU346
 691:Core/Src/main.cpp ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1187              		.loc 1 691 26 is_stmt 0 view .LVU347
 1188 000e 0023     		movs	r3, #0
 1189 0010 8360     		str	r3, [r0, #8]
 692:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1190              		.loc 1 692 3 is_stmt 1 view .LVU348
 692:Core/Src/main.cpp ****   huart1.Init.Parity = UART_PARITY_NONE;
 1191              		.loc 1 692 24 is_stmt 0 view .LVU349
 1192 0012 C360     		str	r3, [r0, #12]
 693:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1193              		.loc 1 693 3 is_stmt 1 view .LVU350
 693:Core/Src/main.cpp ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1194              		.loc 1 693 22 is_stmt 0 view .LVU351
 1195 0014 0361     		str	r3, [r0, #16]
 694:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1196              		.loc 1 694 3 is_stmt 1 view .LVU352
 694:Core/Src/main.cpp ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1197              		.loc 1 694 20 is_stmt 0 view .LVU353
ARM GAS  /tmp/ccGnfi8p.s 			page 45


 1198 0016 0C22     		movs	r2, #12
 1199 0018 4261     		str	r2, [r0, #20]
 695:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1200              		.loc 1 695 3 is_stmt 1 view .LVU354
 695:Core/Src/main.cpp ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1201              		.loc 1 695 25 is_stmt 0 view .LVU355
 1202 001a 8361     		str	r3, [r0, #24]
 696:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1203              		.loc 1 696 3 is_stmt 1 view .LVU356
 696:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1204              		.loc 1 696 28 is_stmt 0 view .LVU357
 1205 001c C361     		str	r3, [r0, #28]
 697:Core/Src/main.cpp ****   {
 1206              		.loc 1 697 3 is_stmt 1 view .LVU358
 697:Core/Src/main.cpp ****   {
 1207              		.loc 1 697 20 is_stmt 0 view .LVU359
 1208 001e FFF7FEFF 		bl	HAL_UART_Init
 1209              	.LVL43:
 697:Core/Src/main.cpp ****   {
 1210              		.loc 1 697 3 view .LVU360
 1211 0022 00B9     		cbnz	r0, .L83
 705:Core/Src/main.cpp **** 
 1212              		.loc 1 705 1 view .LVU361
 1213 0024 08BD     		pop	{r3, pc}
 1214              	.L83:
 699:Core/Src/main.cpp ****   }
 1215              		.loc 1 699 5 is_stmt 1 view .LVU362
 699:Core/Src/main.cpp ****   }
 1216              		.loc 1 699 18 is_stmt 0 view .LVU363
 1217 0026 FFF7FEFF 		bl	Error_Handler
 1218              	.LVL44:
 1219              	.L85:
 1220 002a 00BF     		.align	2
 1221              	.L84:
 1222 002c 00000000 		.word	.LANCHOR16
 1223 0030 00100140 		.word	1073811456
 1224              		.cfi_endproc
 1225              	.LFE152:
 1226              		.fnend
 1228              		.section	.text._ZL19MX_USART2_UART_Initv,"ax",%progbits
 1229              		.align	1
 1230              		.syntax unified
 1231              		.thumb
 1232              		.thumb_func
 1233              		.fpu fpv4-sp-d16
 1235              	_ZL19MX_USART2_UART_Initv:
 1236              		.fnstart
 1237              	.LFB153:
 713:Core/Src/main.cpp **** 
 1238              		.loc 1 713 1 is_stmt 1 view -0
 1239              		.cfi_startproc
 1240              		@ args = 0, pretend = 0, frame = 0
 1241              		@ frame_needed = 0, uses_anonymous_args = 0
 1242 0000 08B5     		push	{r3, lr}
 1243              		.save {r3, lr}
 1244              	.LCFI16:
 1245              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccGnfi8p.s 			page 46


 1246              		.cfi_offset 3, -8
 1247              		.cfi_offset 14, -4
 722:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1248              		.loc 1 722 3 view .LVU365
 722:Core/Src/main.cpp ****   huart2.Init.BaudRate = 115200;
 1249              		.loc 1 722 19 is_stmt 0 view .LVU366
 1250 0002 0A48     		ldr	r0, .L90
 1251 0004 0A4B     		ldr	r3, .L90+4
 1252 0006 0360     		str	r3, [r0]
 723:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1253              		.loc 1 723 3 is_stmt 1 view .LVU367
 723:Core/Src/main.cpp ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1254              		.loc 1 723 24 is_stmt 0 view .LVU368
 1255 0008 4FF4E133 		mov	r3, #115200
 1256 000c 4360     		str	r3, [r0, #4]
 724:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1257              		.loc 1 724 3 is_stmt 1 view .LVU369
 724:Core/Src/main.cpp ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1258              		.loc 1 724 26 is_stmt 0 view .LVU370
 1259 000e 0023     		movs	r3, #0
 1260 0010 8360     		str	r3, [r0, #8]
 725:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1261              		.loc 1 725 3 is_stmt 1 view .LVU371
 725:Core/Src/main.cpp ****   huart2.Init.Parity = UART_PARITY_NONE;
 1262              		.loc 1 725 24 is_stmt 0 view .LVU372
 1263 0012 C360     		str	r3, [r0, #12]
 726:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1264              		.loc 1 726 3 is_stmt 1 view .LVU373
 726:Core/Src/main.cpp ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1265              		.loc 1 726 22 is_stmt 0 view .LVU374
 1266 0014 0361     		str	r3, [r0, #16]
 727:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1267              		.loc 1 727 3 is_stmt 1 view .LVU375
 727:Core/Src/main.cpp ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1268              		.loc 1 727 20 is_stmt 0 view .LVU376
 1269 0016 0C22     		movs	r2, #12
 1270 0018 4261     		str	r2, [r0, #20]
 728:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1271              		.loc 1 728 3 is_stmt 1 view .LVU377
 728:Core/Src/main.cpp ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1272              		.loc 1 728 25 is_stmt 0 view .LVU378
 1273 001a 8361     		str	r3, [r0, #24]
 729:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1274              		.loc 1 729 3 is_stmt 1 view .LVU379
 729:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1275              		.loc 1 729 28 is_stmt 0 view .LVU380
 1276 001c C361     		str	r3, [r0, #28]
 730:Core/Src/main.cpp ****   {
 1277              		.loc 1 730 3 is_stmt 1 view .LVU381
 730:Core/Src/main.cpp ****   {
 1278              		.loc 1 730 20 is_stmt 0 view .LVU382
 1279 001e FFF7FEFF 		bl	HAL_UART_Init
 1280              	.LVL45:
 730:Core/Src/main.cpp ****   {
 1281              		.loc 1 730 3 view .LVU383
 1282 0022 00B9     		cbnz	r0, .L89
 738:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccGnfi8p.s 			page 47


 1283              		.loc 1 738 1 view .LVU384
 1284 0024 08BD     		pop	{r3, pc}
 1285              	.L89:
 732:Core/Src/main.cpp ****   }
 1286              		.loc 1 732 5 is_stmt 1 view .LVU385
 732:Core/Src/main.cpp ****   }
 1287              		.loc 1 732 18 is_stmt 0 view .LVU386
 1288 0026 FFF7FEFF 		bl	Error_Handler
 1289              	.LVL46:
 1290              	.L91:
 1291 002a 00BF     		.align	2
 1292              	.L90:
 1293 002c 00000000 		.word	.LANCHOR17
 1294 0030 00440040 		.word	1073759232
 1295              		.cfi_endproc
 1296              	.LFE153:
 1297              		.fnend
 1299              		.section	.text._ZL19MX_USART6_UART_Initv,"ax",%progbits
 1300              		.align	1
 1301              		.syntax unified
 1302              		.thumb
 1303              		.thumb_func
 1304              		.fpu fpv4-sp-d16
 1306              	_ZL19MX_USART6_UART_Initv:
 1307              		.fnstart
 1308              	.LFB154:
 746:Core/Src/main.cpp **** 
 1309              		.loc 1 746 1 is_stmt 1 view -0
 1310              		.cfi_startproc
 1311              		@ args = 0, pretend = 0, frame = 0
 1312              		@ frame_needed = 0, uses_anonymous_args = 0
 1313 0000 08B5     		push	{r3, lr}
 1314              		.save {r3, lr}
 1315              	.LCFI17:
 1316              		.cfi_def_cfa_offset 8
 1317              		.cfi_offset 3, -8
 1318              		.cfi_offset 14, -4
 755:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1319              		.loc 1 755 3 view .LVU388
 755:Core/Src/main.cpp ****   huart6.Init.BaudRate = 115200;
 1320              		.loc 1 755 19 is_stmt 0 view .LVU389
 1321 0002 0A48     		ldr	r0, .L96
 1322 0004 0A4B     		ldr	r3, .L96+4
 1323 0006 0360     		str	r3, [r0]
 756:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1324              		.loc 1 756 3 is_stmt 1 view .LVU390
 756:Core/Src/main.cpp ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 1325              		.loc 1 756 24 is_stmt 0 view .LVU391
 1326 0008 4FF4E133 		mov	r3, #115200
 1327 000c 4360     		str	r3, [r0, #4]
 757:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1328              		.loc 1 757 3 is_stmt 1 view .LVU392
 757:Core/Src/main.cpp ****   huart6.Init.StopBits = UART_STOPBITS_1;
 1329              		.loc 1 757 26 is_stmt 0 view .LVU393
 1330 000e 0023     		movs	r3, #0
 1331 0010 8360     		str	r3, [r0, #8]
 758:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
ARM GAS  /tmp/ccGnfi8p.s 			page 48


 1332              		.loc 1 758 3 is_stmt 1 view .LVU394
 758:Core/Src/main.cpp ****   huart6.Init.Parity = UART_PARITY_NONE;
 1333              		.loc 1 758 24 is_stmt 0 view .LVU395
 1334 0012 C360     		str	r3, [r0, #12]
 759:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1335              		.loc 1 759 3 is_stmt 1 view .LVU396
 759:Core/Src/main.cpp ****   huart6.Init.Mode = UART_MODE_TX_RX;
 1336              		.loc 1 759 22 is_stmt 0 view .LVU397
 1337 0014 0361     		str	r3, [r0, #16]
 760:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1338              		.loc 1 760 3 is_stmt 1 view .LVU398
 760:Core/Src/main.cpp ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1339              		.loc 1 760 20 is_stmt 0 view .LVU399
 1340 0016 0C22     		movs	r2, #12
 1341 0018 4261     		str	r2, [r0, #20]
 761:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1342              		.loc 1 761 3 is_stmt 1 view .LVU400
 761:Core/Src/main.cpp ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 1343              		.loc 1 761 25 is_stmt 0 view .LVU401
 1344 001a 8361     		str	r3, [r0, #24]
 762:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1345              		.loc 1 762 3 is_stmt 1 view .LVU402
 762:Core/Src/main.cpp ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 1346              		.loc 1 762 28 is_stmt 0 view .LVU403
 1347 001c C361     		str	r3, [r0, #28]
 763:Core/Src/main.cpp ****   {
 1348              		.loc 1 763 3 is_stmt 1 view .LVU404
 763:Core/Src/main.cpp ****   {
 1349              		.loc 1 763 20 is_stmt 0 view .LVU405
 1350 001e FFF7FEFF 		bl	HAL_UART_Init
 1351              	.LVL47:
 763:Core/Src/main.cpp ****   {
 1352              		.loc 1 763 3 view .LVU406
 1353 0022 00B9     		cbnz	r0, .L95
 771:Core/Src/main.cpp **** 
 1354              		.loc 1 771 1 view .LVU407
 1355 0024 08BD     		pop	{r3, pc}
 1356              	.L95:
 765:Core/Src/main.cpp ****   }
 1357              		.loc 1 765 5 is_stmt 1 view .LVU408
 765:Core/Src/main.cpp ****   }
 1358              		.loc 1 765 18 is_stmt 0 view .LVU409
 1359 0026 FFF7FEFF 		bl	Error_Handler
 1360              	.LVL48:
 1361              	.L97:
 1362 002a 00BF     		.align	2
 1363              	.L96:
 1364 002c 00000000 		.word	.LANCHOR18
 1365 0030 00140140 		.word	1073812480
 1366              		.cfi_endproc
 1367              	.LFE154:
 1368              		.fnend
 1370              		.section	.text._ZL22MX_USB_OTG_FS_PCD_Initv,"ax",%progbits
 1371              		.align	1
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
ARM GAS  /tmp/ccGnfi8p.s 			page 49


 1375              		.fpu fpv4-sp-d16
 1377              	_ZL22MX_USB_OTG_FS_PCD_Initv:
 1378              		.fnstart
 1379              	.LFB155:
 779:Core/Src/main.cpp **** 
 1380              		.loc 1 779 1 is_stmt 1 view -0
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 0
 1383              		@ frame_needed = 0, uses_anonymous_args = 0
 1384 0000 08B5     		push	{r3, lr}
 1385              		.save {r3, lr}
 1386              	.LCFI18:
 1387              		.cfi_def_cfa_offset 8
 1388              		.cfi_offset 3, -8
 1389              		.cfi_offset 14, -4
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1390              		.loc 1 788 3 view .LVU411
 788:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 1391              		.loc 1 788 28 is_stmt 0 view .LVU412
 1392 0002 0B48     		ldr	r0, .L102
 1393 0004 4FF0A043 		mov	r3, #1342177280
 1394 0008 0360     		str	r3, [r0]
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1395              		.loc 1 789 3 is_stmt 1 view .LVU413
 789:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1396              		.loc 1 789 38 is_stmt 0 view .LVU414
 1397 000a 0423     		movs	r3, #4
 1398 000c 4360     		str	r3, [r0, #4]
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1399              		.loc 1 790 3 is_stmt 1 view .LVU415
 790:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 1400              		.loc 1 790 30 is_stmt 0 view .LVU416
 1401 000e 0222     		movs	r2, #2
 1402 0010 C260     		str	r2, [r0, #12]
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1403              		.loc 1 791 3 is_stmt 1 view .LVU417
 791:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1404              		.loc 1 791 35 is_stmt 0 view .LVU418
 1405 0012 0023     		movs	r3, #0
 1406 0014 0361     		str	r3, [r0, #16]
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1407              		.loc 1 792 3 is_stmt 1 view .LVU419
 792:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1408              		.loc 1 792 35 is_stmt 0 view .LVU420
 1409 0016 8261     		str	r2, [r0, #24]
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1410              		.loc 1 793 3 is_stmt 1 view .LVU421
 793:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1411              		.loc 1 793 35 is_stmt 0 view .LVU422
 1412 0018 C361     		str	r3, [r0, #28]
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1413              		.loc 1 794 3 is_stmt 1 view .LVU423
 794:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1414              		.loc 1 794 41 is_stmt 0 view .LVU424
 1415 001a 0362     		str	r3, [r0, #32]
 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1416              		.loc 1 795 3 is_stmt 1 view .LVU425
ARM GAS  /tmp/ccGnfi8p.s 			page 50


 795:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1417              		.loc 1 795 35 is_stmt 0 view .LVU426
 1418 001c 4362     		str	r3, [r0, #36]
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1419              		.loc 1 796 3 is_stmt 1 view .LVU427
 796:Core/Src/main.cpp ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1420              		.loc 1 796 44 is_stmt 0 view .LVU428
 1421 001e C362     		str	r3, [r0, #44]
 797:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1422              		.loc 1 797 3 is_stmt 1 view .LVU429
 797:Core/Src/main.cpp ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1423              		.loc 1 797 42 is_stmt 0 view .LVU430
 1424 0020 0363     		str	r3, [r0, #48]
 798:Core/Src/main.cpp ****   {
 1425              		.loc 1 798 3 is_stmt 1 view .LVU431
 798:Core/Src/main.cpp ****   {
 1426              		.loc 1 798 19 is_stmt 0 view .LVU432
 1427 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1428              	.LVL49:
 798:Core/Src/main.cpp ****   {
 1429              		.loc 1 798 3 view .LVU433
 1430 0026 00B9     		cbnz	r0, .L101
 806:Core/Src/main.cpp **** 
 1431              		.loc 1 806 1 view .LVU434
 1432 0028 08BD     		pop	{r3, pc}
 1433              	.L101:
 800:Core/Src/main.cpp ****   }
 1434              		.loc 1 800 5 is_stmt 1 view .LVU435
 800:Core/Src/main.cpp ****   }
 1435              		.loc 1 800 18 is_stmt 0 view .LVU436
 1436 002a FFF7FEFF 		bl	Error_Handler
 1437              	.LVL50:
 1438              	.L103:
 1439 002e 00BF     		.align	2
 1440              	.L102:
 1441 0030 00000000 		.word	.LANCHOR19
 1442              		.cfi_endproc
 1443              	.LFE155:
 1444              		.fnend
 1446              		.section	.text._ZL12MX_ADC1_Initv,"ax",%progbits
 1447              		.align	1
 1448              		.syntax unified
 1449              		.thumb
 1450              		.thumb_func
 1451              		.fpu fpv4-sp-d16
 1453              	_ZL12MX_ADC1_Initv:
 1454              		.fnstart
 1455              	.LFB140:
 232:Core/Src/main.cpp **** 
 1456              		.loc 1 232 1 is_stmt 1 view -0
 1457              		.cfi_startproc
 1458              		@ args = 0, pretend = 0, frame = 16
 1459              		@ frame_needed = 0, uses_anonymous_args = 0
 1460 0000 00B5     		push	{lr}
 1461              		.save {lr}
 1462              	.LCFI19:
 1463              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccGnfi8p.s 			page 51


 1464              		.cfi_offset 14, -4
 1465              		.pad #20
 1466 0002 85B0     		sub	sp, sp, #20
 1467              	.LCFI20:
 1468              		.cfi_def_cfa_offset 24
 238:Core/Src/main.cpp **** 
 1469              		.loc 1 238 3 view .LVU438
 238:Core/Src/main.cpp **** 
 1470              		.loc 1 238 26 is_stmt 0 view .LVU439
 1471 0004 0023     		movs	r3, #0
 1472 0006 0093     		str	r3, [sp]
 1473 0008 0193     		str	r3, [sp, #4]
 1474 000a 0293     		str	r3, [sp, #8]
 1475 000c 0393     		str	r3, [sp, #12]
 245:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1476              		.loc 1 245 3 is_stmt 1 view .LVU440
 245:Core/Src/main.cpp ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 1477              		.loc 1 245 18 is_stmt 0 view .LVU441
 1478 000e 1348     		ldr	r0, .L110
 1479 0010 134A     		ldr	r2, .L110+4
 1480 0012 0260     		str	r2, [r0]
 246:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1481              		.loc 1 246 3 is_stmt 1 view .LVU442
 246:Core/Src/main.cpp ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1482              		.loc 1 246 29 is_stmt 0 view .LVU443
 1483 0014 4360     		str	r3, [r0, #4]
 247:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1484              		.loc 1 247 3 is_stmt 1 view .LVU444
 247:Core/Src/main.cpp ****   hadc1.Init.ScanConvMode = DISABLE;
 1485              		.loc 1 247 25 is_stmt 0 view .LVU445
 1486 0016 8360     		str	r3, [r0, #8]
 248:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1487              		.loc 1 248 3 is_stmt 1 view .LVU446
 248:Core/Src/main.cpp ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1488              		.loc 1 248 27 is_stmt 0 view .LVU447
 1489 0018 0361     		str	r3, [r0, #16]
 249:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1490              		.loc 1 249 3 is_stmt 1 view .LVU448
 249:Core/Src/main.cpp ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1491              		.loc 1 249 33 is_stmt 0 view .LVU449
 1492 001a 0376     		strb	r3, [r0, #24]
 250:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1493              		.loc 1 250 3 is_stmt 1 view .LVU450
 250:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1494              		.loc 1 250 36 is_stmt 0 view .LVU451
 1495 001c 80F82030 		strb	r3, [r0, #32]
 251:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1496              		.loc 1 251 3 is_stmt 1 view .LVU452
 251:Core/Src/main.cpp ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1497              		.loc 1 251 35 is_stmt 0 view .LVU453
 1498 0020 C362     		str	r3, [r0, #44]
 252:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1499              		.loc 1 252 3 is_stmt 1 view .LVU454
 252:Core/Src/main.cpp ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1500              		.loc 1 252 31 is_stmt 0 view .LVU455
 1501 0022 104A     		ldr	r2, .L110+8
 1502 0024 8262     		str	r2, [r0, #40]
ARM GAS  /tmp/ccGnfi8p.s 			page 52


 253:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1503              		.loc 1 253 3 is_stmt 1 view .LVU456
 253:Core/Src/main.cpp ****   hadc1.Init.NbrOfConversion = 1;
 1504              		.loc 1 253 24 is_stmt 0 view .LVU457
 1505 0026 C360     		str	r3, [r0, #12]
 254:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1506              		.loc 1 254 3 is_stmt 1 view .LVU458
 254:Core/Src/main.cpp ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 1507              		.loc 1 254 30 is_stmt 0 view .LVU459
 1508 0028 0122     		movs	r2, #1
 1509 002a C261     		str	r2, [r0, #28]
 255:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1510              		.loc 1 255 3 is_stmt 1 view .LVU460
 255:Core/Src/main.cpp ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1511              		.loc 1 255 36 is_stmt 0 view .LVU461
 1512 002c 80F83030 		strb	r3, [r0, #48]
 256:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1513              		.loc 1 256 3 is_stmt 1 view .LVU462
 256:Core/Src/main.cpp ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1514              		.loc 1 256 27 is_stmt 0 view .LVU463
 1515 0030 4261     		str	r2, [r0, #20]
 257:Core/Src/main.cpp ****   {
 1516              		.loc 1 257 3 is_stmt 1 view .LVU464
 257:Core/Src/main.cpp ****   {
 1517              		.loc 1 257 19 is_stmt 0 view .LVU465
 1518 0032 FFF7FEFF 		bl	HAL_ADC_Init
 1519              	.LVL51:
 257:Core/Src/main.cpp ****   {
 1520              		.loc 1 257 3 view .LVU466
 1521 0036 68B9     		cbnz	r0, .L108
 263:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1522              		.loc 1 263 3 is_stmt 1 view .LVU467
 263:Core/Src/main.cpp ****   sConfig.Rank = 1;
 1523              		.loc 1 263 19 is_stmt 0 view .LVU468
 1524 0038 0A23     		movs	r3, #10
 1525 003a 0093     		str	r3, [sp]
 264:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1526              		.loc 1 264 3 is_stmt 1 view .LVU469
 264:Core/Src/main.cpp ****   sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 1527              		.loc 1 264 16 is_stmt 0 view .LVU470
 1528 003c 0123     		movs	r3, #1
 1529 003e 0193     		str	r3, [sp, #4]
 265:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1530              		.loc 1 265 3 is_stmt 1 view .LVU471
 265:Core/Src/main.cpp ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1531              		.loc 1 265 24 is_stmt 0 view .LVU472
 1532 0040 0023     		movs	r3, #0
 1533 0042 0293     		str	r3, [sp, #8]
 266:Core/Src/main.cpp ****   {
 1534              		.loc 1 266 3 is_stmt 1 view .LVU473
 266:Core/Src/main.cpp ****   {
 1535              		.loc 1 266 28 is_stmt 0 view .LVU474
 1536 0044 6946     		mov	r1, sp
 1537 0046 0548     		ldr	r0, .L110
 1538 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1539              	.LVL52:
 266:Core/Src/main.cpp ****   {
ARM GAS  /tmp/ccGnfi8p.s 			page 53


 1540              		.loc 1 266 3 view .LVU475
 1541 004c 20B9     		cbnz	r0, .L109
 274:Core/Src/main.cpp **** 
 1542              		.loc 1 274 1 view .LVU476
 1543 004e 05B0     		add	sp, sp, #20
 1544              	.LCFI21:
 1545              		.cfi_remember_state
 1546              		.cfi_def_cfa_offset 4
 1547              		@ sp needed
 1548 0050 5DF804FB 		ldr	pc, [sp], #4
 1549              	.L108:
 1550              	.LCFI22:
 1551              		.cfi_restore_state
 259:Core/Src/main.cpp ****   }
 1552              		.loc 1 259 5 is_stmt 1 view .LVU477
 259:Core/Src/main.cpp ****   }
 1553              		.loc 1 259 18 is_stmt 0 view .LVU478
 1554 0054 FFF7FEFF 		bl	Error_Handler
 1555              	.LVL53:
 1556              	.L109:
 268:Core/Src/main.cpp ****   }
 1557              		.loc 1 268 5 is_stmt 1 view .LVU479
 268:Core/Src/main.cpp ****   }
 1558              		.loc 1 268 18 is_stmt 0 view .LVU480
 1559 0058 FFF7FEFF 		bl	Error_Handler
 1560              	.LVL54:
 1561              	.L111:
 1562              		.align	2
 1563              	.L110:
 1564 005c 00000000 		.word	.LANCHOR4
 1565 0060 00200140 		.word	1073815552
 1566 0064 0100000F 		.word	251658241
 1567              		.cfi_endproc
 1568              	.LFE140:
 1569              		.fnend
 1571              		.section	.text._ZL13MX_TIM10_Initv,"ax",%progbits
 1572              		.align	1
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1576              		.fpu fpv4-sp-d16
 1578              	_ZL13MX_TIM10_Initv:
 1579              		.fnstart
 1580              	.LFB151:
 649:Core/Src/main.cpp **** 
 1581              		.loc 1 649 1 is_stmt 1 view -0
 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 0
 1584              		@ frame_needed = 0, uses_anonymous_args = 0
 1585 0000 08B5     		push	{r3, lr}
 1586              		.save {r3, lr}
 1587              	.LCFI23:
 1588              		.cfi_def_cfa_offset 8
 1589              		.cfi_offset 3, -8
 1590              		.cfi_offset 14, -4
 658:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1591              		.loc 1 658 3 view .LVU482
ARM GAS  /tmp/ccGnfi8p.s 			page 54


 658:Core/Src/main.cpp ****   htim10.Init.Prescaler = 15;
 1592              		.loc 1 658 19 is_stmt 0 view .LVU483
 1593 0002 0948     		ldr	r0, .L116
 1594 0004 094B     		ldr	r3, .L116+4
 1595 0006 0360     		str	r3, [r0]
 659:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1596              		.loc 1 659 3 is_stmt 1 view .LVU484
 659:Core/Src/main.cpp ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 1597              		.loc 1 659 25 is_stmt 0 view .LVU485
 1598 0008 0F23     		movs	r3, #15
 1599 000a 4360     		str	r3, [r0, #4]
 660:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1600              		.loc 1 660 3 is_stmt 1 view .LVU486
 660:Core/Src/main.cpp ****   htim10.Init.Period = 65535;
 1601              		.loc 1 660 27 is_stmt 0 view .LVU487
 1602 000c 0023     		movs	r3, #0
 1603 000e 8360     		str	r3, [r0, #8]
 661:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1604              		.loc 1 661 3 is_stmt 1 view .LVU488
 661:Core/Src/main.cpp ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1605              		.loc 1 661 22 is_stmt 0 view .LVU489
 1606 0010 4FF6FF72 		movw	r2, #65535
 1607 0014 C260     		str	r2, [r0, #12]
 662:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1608              		.loc 1 662 3 is_stmt 1 view .LVU490
 662:Core/Src/main.cpp ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1609              		.loc 1 662 29 is_stmt 0 view .LVU491
 1610 0016 0361     		str	r3, [r0, #16]
 663:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1611              		.loc 1 663 3 is_stmt 1 view .LVU492
 663:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 1612              		.loc 1 663 33 is_stmt 0 view .LVU493
 1613 0018 8361     		str	r3, [r0, #24]
 664:Core/Src/main.cpp ****   {
 1614              		.loc 1 664 3 is_stmt 1 view .LVU494
 664:Core/Src/main.cpp ****   {
 1615              		.loc 1 664 24 is_stmt 0 view .LVU495
 1616 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1617              	.LVL55:
 664:Core/Src/main.cpp ****   {
 1618              		.loc 1 664 3 view .LVU496
 1619 001e 00B9     		cbnz	r0, .L115
 672:Core/Src/main.cpp **** 
 1620              		.loc 1 672 1 view .LVU497
 1621 0020 08BD     		pop	{r3, pc}
 1622              	.L115:
 666:Core/Src/main.cpp ****   }
 1623              		.loc 1 666 5 is_stmt 1 view .LVU498
 666:Core/Src/main.cpp ****   }
 1624              		.loc 1 666 18 is_stmt 0 view .LVU499
 1625 0022 FFF7FEFF 		bl	Error_Handler
 1626              	.LVL56:
 1627              	.L117:
 1628 0026 00BF     		.align	2
 1629              	.L116:
 1630 0028 00000000 		.word	.LANCHOR0
 1631 002c 00440140 		.word	1073824768
ARM GAS  /tmp/ccGnfi8p.s 			page 55


 1632              		.cfi_endproc
 1633              	.LFE151:
 1634              		.fnend
 1636              		.section	.text._ZL12MX_TIM5_Initv,"ax",%progbits
 1637              		.align	1
 1638              		.syntax unified
 1639              		.thumb
 1640              		.thumb_func
 1641              		.fpu fpv4-sp-d16
 1643              	_ZL12MX_TIM5_Initv:
 1644              		.fnstart
 1645              	.LFB149:
 564:Core/Src/main.cpp **** 
 1646              		.loc 1 564 1 is_stmt 1 view -0
 1647              		.cfi_startproc
 1648              		@ args = 0, pretend = 0, frame = 32
 1649              		@ frame_needed = 0, uses_anonymous_args = 0
 1650 0000 00B5     		push	{lr}
 1651              		.save {lr}
 1652              	.LCFI24:
 1653              		.cfi_def_cfa_offset 4
 1654              		.cfi_offset 14, -4
 1655              		.pad #36
 1656 0002 89B0     		sub	sp, sp, #36
 1657              	.LCFI25:
 1658              		.cfi_def_cfa_offset 40
 570:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1659              		.loc 1 570 3 view .LVU501
 570:Core/Src/main.cpp ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1660              		.loc 1 570 26 is_stmt 0 view .LVU502
 1661 0004 0023     		movs	r3, #0
 1662 0006 0393     		str	r3, [sp, #12]
 1663 0008 0493     		str	r3, [sp, #16]
 1664 000a 0593     		str	r3, [sp, #20]
 1665 000c 0693     		str	r3, [sp, #24]
 1666 000e 0793     		str	r3, [sp, #28]
 571:Core/Src/main.cpp **** 
 1667              		.loc 1 571 3 is_stmt 1 view .LVU503
 571:Core/Src/main.cpp **** 
 1668              		.loc 1 571 27 is_stmt 0 view .LVU504
 1669 0010 0193     		str	r3, [sp, #4]
 1670 0012 0293     		str	r3, [sp, #8]
 576:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1671              		.loc 1 576 3 is_stmt 1 view .LVU505
 576:Core/Src/main.cpp ****   htim5.Init.Prescaler = 0;
 1672              		.loc 1 576 18 is_stmt 0 view .LVU506
 1673 0014 1248     		ldr	r0, .L126
 1674 0016 134A     		ldr	r2, .L126+4
 1675 0018 0260     		str	r2, [r0]
 577:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1676              		.loc 1 577 3 is_stmt 1 view .LVU507
 577:Core/Src/main.cpp ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1677              		.loc 1 577 24 is_stmt 0 view .LVU508
 1678 001a 4360     		str	r3, [r0, #4]
 578:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
 1679              		.loc 1 578 3 is_stmt 1 view .LVU509
 578:Core/Src/main.cpp ****   htim5.Init.Period = 4294967295;
ARM GAS  /tmp/ccGnfi8p.s 			page 56


 1680              		.loc 1 578 26 is_stmt 0 view .LVU510
 1681 001c 8360     		str	r3, [r0, #8]
 579:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1682              		.loc 1 579 3 is_stmt 1 view .LVU511
 579:Core/Src/main.cpp ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1683              		.loc 1 579 21 is_stmt 0 view .LVU512
 1684 001e 4FF0FF32 		mov	r2, #-1
 1685 0022 C260     		str	r2, [r0, #12]
 580:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1686              		.loc 1 580 3 is_stmt 1 view .LVU513
 580:Core/Src/main.cpp ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1687              		.loc 1 580 28 is_stmt 0 view .LVU514
 1688 0024 0361     		str	r3, [r0, #16]
 581:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1689              		.loc 1 581 3 is_stmt 1 view .LVU515
 581:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1690              		.loc 1 581 32 is_stmt 0 view .LVU516
 1691 0026 8361     		str	r3, [r0, #24]
 582:Core/Src/main.cpp ****   {
 1692              		.loc 1 582 3 is_stmt 1 view .LVU517
 582:Core/Src/main.cpp ****   {
 1693              		.loc 1 582 24 is_stmt 0 view .LVU518
 1694 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1695              	.LVL57:
 582:Core/Src/main.cpp ****   {
 1696              		.loc 1 582 3 view .LVU519
 1697 002c 90B9     		cbnz	r0, .L123
 586:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1698              		.loc 1 586 3 is_stmt 1 view .LVU520
 586:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1699              		.loc 1 586 26 is_stmt 0 view .LVU521
 1700 002e 0023     		movs	r3, #0
 1701 0030 0393     		str	r3, [sp, #12]
 587:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1702              		.loc 1 587 3 is_stmt 1 view .LVU522
 587:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 1703              		.loc 1 587 29 is_stmt 0 view .LVU523
 1704 0032 0493     		str	r3, [sp, #16]
 588:Core/Src/main.cpp ****   {
 1705              		.loc 1 588 3 is_stmt 1 view .LVU524
 588:Core/Src/main.cpp ****   {
 1706              		.loc 1 588 33 is_stmt 0 view .LVU525
 1707 0034 03A9     		add	r1, sp, #12
 1708 0036 0A48     		ldr	r0, .L126
 1709 0038 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1710              	.LVL58:
 588:Core/Src/main.cpp ****   {
 1711              		.loc 1 588 3 view .LVU526
 1712 003c 60B9     		cbnz	r0, .L124
 592:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1713              		.loc 1 592 3 is_stmt 1 view .LVU527
 592:Core/Src/main.cpp ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1714              		.loc 1 592 37 is_stmt 0 view .LVU528
 1715 003e 0023     		movs	r3, #0
 1716 0040 0193     		str	r3, [sp, #4]
 593:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1717              		.loc 1 593 3 is_stmt 1 view .LVU529
ARM GAS  /tmp/ccGnfi8p.s 			page 57


 593:Core/Src/main.cpp ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1718              		.loc 1 593 33 is_stmt 0 view .LVU530
 1719 0042 0293     		str	r3, [sp, #8]
 594:Core/Src/main.cpp ****   {
 1720              		.loc 1 594 3 is_stmt 1 view .LVU531
 594:Core/Src/main.cpp ****   {
 1721              		.loc 1 594 44 is_stmt 0 view .LVU532
 1722 0044 01A9     		add	r1, sp, #4
 1723 0046 0648     		ldr	r0, .L126
 1724 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1725              	.LVL59:
 594:Core/Src/main.cpp ****   {
 1726              		.loc 1 594 3 view .LVU533
 1727 004c 30B9     		cbnz	r0, .L125
 602:Core/Src/main.cpp **** 
 1728              		.loc 1 602 1 view .LVU534
 1729 004e 09B0     		add	sp, sp, #36
 1730              	.LCFI26:
 1731              		.cfi_remember_state
 1732              		.cfi_def_cfa_offset 4
 1733              		@ sp needed
 1734 0050 5DF804FB 		ldr	pc, [sp], #4
 1735              	.L123:
 1736              	.LCFI27:
 1737              		.cfi_restore_state
 584:Core/Src/main.cpp ****   }
 1738              		.loc 1 584 5 is_stmt 1 view .LVU535
 584:Core/Src/main.cpp ****   }
 1739              		.loc 1 584 18 is_stmt 0 view .LVU536
 1740 0054 FFF7FEFF 		bl	Error_Handler
 1741              	.LVL60:
 1742              	.L124:
 590:Core/Src/main.cpp ****   }
 1743              		.loc 1 590 5 is_stmt 1 view .LVU537
 590:Core/Src/main.cpp ****   }
 1744              		.loc 1 590 18 is_stmt 0 view .LVU538
 1745 0058 FFF7FEFF 		bl	Error_Handler
 1746              	.LVL61:
 1747              	.L125:
 596:Core/Src/main.cpp ****   }
 1748              		.loc 1 596 5 is_stmt 1 view .LVU539
 596:Core/Src/main.cpp ****   }
 1749              		.loc 1 596 18 is_stmt 0 view .LVU540
 1750 005c FFF7FEFF 		bl	Error_Handler
 1751              	.LVL62:
 1752              	.L127:
 1753              		.align	2
 1754              	.L126:
 1755 0060 00000000 		.word	.LANCHOR20
 1756 0064 000C0040 		.word	1073744896
 1757              		.cfi_endproc
 1758              	.LFE149:
 1759              		.fnend
 1761              		.section	.text._ZL12MX_TIM9_Initv,"ax",%progbits
 1762              		.align	1
 1763              		.syntax unified
 1764              		.thumb
ARM GAS  /tmp/ccGnfi8p.s 			page 58


 1765              		.thumb_func
 1766              		.fpu fpv4-sp-d16
 1768              	_ZL12MX_TIM9_Initv:
 1769              		.fnstart
 1770              	.LFB150:
 610:Core/Src/main.cpp **** 
 1771              		.loc 1 610 1 is_stmt 1 view -0
 1772              		.cfi_startproc
 1773              		@ args = 0, pretend = 0, frame = 24
 1774              		@ frame_needed = 0, uses_anonymous_args = 0
 1775 0000 00B5     		push	{lr}
 1776              		.save {lr}
 1777              	.LCFI28:
 1778              		.cfi_def_cfa_offset 4
 1779              		.cfi_offset 14, -4
 1780              		.pad #28
 1781 0002 87B0     		sub	sp, sp, #28
 1782              	.LCFI29:
 1783              		.cfi_def_cfa_offset 32
 616:Core/Src/main.cpp **** 
 1784              		.loc 1 616 3 view .LVU542
 616:Core/Src/main.cpp **** 
 1785              		.loc 1 616 26 is_stmt 0 view .LVU543
 1786 0004 0023     		movs	r3, #0
 1787 0006 0193     		str	r3, [sp, #4]
 1788 0008 0293     		str	r3, [sp, #8]
 1789 000a 0393     		str	r3, [sp, #12]
 1790 000c 0493     		str	r3, [sp, #16]
 1791 000e 0593     		str	r3, [sp, #20]
 621:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1792              		.loc 1 621 3 is_stmt 1 view .LVU544
 621:Core/Src/main.cpp ****   htim9.Init.Prescaler = 0;
 1793              		.loc 1 621 18 is_stmt 0 view .LVU545
 1794 0010 0D48     		ldr	r0, .L134
 1795 0012 0E4A     		ldr	r2, .L134+4
 1796 0014 0260     		str	r2, [r0]
 622:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1797              		.loc 1 622 3 is_stmt 1 view .LVU546
 622:Core/Src/main.cpp ****   htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 1798              		.loc 1 622 24 is_stmt 0 view .LVU547
 1799 0016 4360     		str	r3, [r0, #4]
 623:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1800              		.loc 1 623 3 is_stmt 1 view .LVU548
 623:Core/Src/main.cpp ****   htim9.Init.Period = 65535;
 1801              		.loc 1 623 26 is_stmt 0 view .LVU549
 1802 0018 8360     		str	r3, [r0, #8]
 624:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1803              		.loc 1 624 3 is_stmt 1 view .LVU550
 624:Core/Src/main.cpp ****   htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1804              		.loc 1 624 21 is_stmt 0 view .LVU551
 1805 001a 4FF6FF72 		movw	r2, #65535
 1806 001e C260     		str	r2, [r0, #12]
 625:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1807              		.loc 1 625 3 is_stmt 1 view .LVU552
 625:Core/Src/main.cpp ****   htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1808              		.loc 1 625 28 is_stmt 0 view .LVU553
 1809 0020 0361     		str	r3, [r0, #16]
ARM GAS  /tmp/ccGnfi8p.s 			page 59


 626:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1810              		.loc 1 626 3 is_stmt 1 view .LVU554
 626:Core/Src/main.cpp ****   if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 1811              		.loc 1 626 32 is_stmt 0 view .LVU555
 1812 0022 8361     		str	r3, [r0, #24]
 627:Core/Src/main.cpp ****   {
 1813              		.loc 1 627 3 is_stmt 1 view .LVU556
 627:Core/Src/main.cpp ****   {
 1814              		.loc 1 627 24 is_stmt 0 view .LVU557
 1815 0024 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1816              	.LVL63:
 627:Core/Src/main.cpp ****   {
 1817              		.loc 1 627 3 view .LVU558
 1818 0028 50B9     		cbnz	r0, .L132
 631:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1819              		.loc 1 631 3 is_stmt 1 view .LVU559
 631:Core/Src/main.cpp ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 1820              		.loc 1 631 26 is_stmt 0 view .LVU560
 1821 002a 0023     		movs	r3, #0
 1822 002c 0193     		str	r3, [sp, #4]
 632:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1823              		.loc 1 632 3 is_stmt 1 view .LVU561
 632:Core/Src/main.cpp ****   if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 1824              		.loc 1 632 29 is_stmt 0 view .LVU562
 1825 002e 0293     		str	r3, [sp, #8]
 633:Core/Src/main.cpp ****   {
 1826              		.loc 1 633 3 is_stmt 1 view .LVU563
 633:Core/Src/main.cpp ****   {
 1827              		.loc 1 633 33 is_stmt 0 view .LVU564
 1828 0030 01A9     		add	r1, sp, #4
 1829 0032 0548     		ldr	r0, .L134
 1830 0034 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 1831              	.LVL64:
 633:Core/Src/main.cpp ****   {
 1832              		.loc 1 633 3 view .LVU565
 1833 0038 20B9     		cbnz	r0, .L133
 641:Core/Src/main.cpp **** 
 1834              		.loc 1 641 1 view .LVU566
 1835 003a 07B0     		add	sp, sp, #28
 1836              	.LCFI30:
 1837              		.cfi_remember_state
 1838              		.cfi_def_cfa_offset 4
 1839              		@ sp needed
 1840 003c 5DF804FB 		ldr	pc, [sp], #4
 1841              	.L132:
 1842              	.LCFI31:
 1843              		.cfi_restore_state
 629:Core/Src/main.cpp ****   }
 1844              		.loc 1 629 5 is_stmt 1 view .LVU567
 629:Core/Src/main.cpp ****   }
 1845              		.loc 1 629 18 is_stmt 0 view .LVU568
 1846 0040 FFF7FEFF 		bl	Error_Handler
 1847              	.LVL65:
 1848              	.L133:
 635:Core/Src/main.cpp ****   }
 1849              		.loc 1 635 5 is_stmt 1 view .LVU569
 635:Core/Src/main.cpp ****   }
ARM GAS  /tmp/ccGnfi8p.s 			page 60


 1850              		.loc 1 635 18 is_stmt 0 view .LVU570
 1851 0044 FFF7FEFF 		bl	Error_Handler
 1852              	.LVL66:
 1853              	.L135:
 1854              		.align	2
 1855              	.L134:
 1856 0048 00000000 		.word	.LANCHOR21
 1857 004c 00400140 		.word	1073823744
 1858              		.cfi_endproc
 1859              	.LFE150:
 1860              		.fnend
 1862              		.section	.text._Z18SystemClock_Configv,"ax",%progbits
 1863              		.align	1
 1864              		.global	_Z18SystemClock_Configv
 1865              		.syntax unified
 1866              		.thumb
 1867              		.thumb_func
 1868              		.fpu fpv4-sp-d16
 1870              	_Z18SystemClock_Configv:
 1871              		.fnstart
 1872              	.LFB139:
 177:Core/Src/main.cpp ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1873              		.loc 1 177 1 is_stmt 1 view -0
 1874              		.cfi_startproc
 1875              		@ args = 0, pretend = 0, frame = 104
 1876              		@ frame_needed = 0, uses_anonymous_args = 0
 1877 0000 00B5     		push	{lr}
 1878              		.save {lr}
 1879              	.LCFI32:
 1880              		.cfi_def_cfa_offset 4
 1881              		.cfi_offset 14, -4
 1882              		.pad #108
 1883 0002 9BB0     		sub	sp, sp, #108
 1884              	.LCFI33:
 1885              		.cfi_def_cfa_offset 112
 178:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1886              		.loc 1 178 3 view .LVU572
 178:Core/Src/main.cpp ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1887              		.loc 1 178 22 is_stmt 0 view .LVU573
 1888 0004 3022     		movs	r2, #48
 1889 0006 0021     		movs	r1, #0
 1890 0008 0EA8     		add	r0, sp, #56
 1891 000a FFF7FEFF 		bl	memset
 1892              	.LVL67:
 179:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1893              		.loc 1 179 3 is_stmt 1 view .LVU574
 179:Core/Src/main.cpp ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1894              		.loc 1 179 22 is_stmt 0 view .LVU575
 1895 000e 0023     		movs	r3, #0
 1896 0010 0993     		str	r3, [sp, #36]
 1897 0012 0A93     		str	r3, [sp, #40]
 1898 0014 0B93     		str	r3, [sp, #44]
 1899 0016 0C93     		str	r3, [sp, #48]
 1900 0018 0D93     		str	r3, [sp, #52]
 180:Core/Src/main.cpp **** 
 1901              		.loc 1 180 3 is_stmt 1 view .LVU576
 180:Core/Src/main.cpp **** 
ARM GAS  /tmp/ccGnfi8p.s 			page 61


 1902              		.loc 1 180 28 is_stmt 0 view .LVU577
 1903 001a 0393     		str	r3, [sp, #12]
 1904 001c 0493     		str	r3, [sp, #16]
 1905 001e 0593     		str	r3, [sp, #20]
 1906 0020 0693     		str	r3, [sp, #24]
 1907 0022 0793     		str	r3, [sp, #28]
 1908 0024 0893     		str	r3, [sp, #32]
 184:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1909              		.loc 1 184 3 is_stmt 1 view .LVU578
 1910              	.LBB12:
 184:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1911              		.loc 1 184 3 view .LVU579
 1912 0026 0193     		str	r3, [sp, #4]
 184:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1913              		.loc 1 184 3 view .LVU580
 1914 0028 264A     		ldr	r2, .L144
 1915 002a 116C     		ldr	r1, [r2, #64]
 1916 002c 41F08051 		orr	r1, r1, #268435456
 1917 0030 1164     		str	r1, [r2, #64]
 184:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1918              		.loc 1 184 3 view .LVU581
 1919 0032 126C     		ldr	r2, [r2, #64]
 1920 0034 02F08052 		and	r2, r2, #268435456
 1921 0038 0192     		str	r2, [sp, #4]
 184:Core/Src/main.cpp ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1922              		.loc 1 184 3 view .LVU582
 1923 003a 019A     		ldr	r2, [sp, #4]
 1924              	.LBE12:
 185:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1925              		.loc 1 185 3 view .LVU583
 1926              	.LBB13:
 185:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1927              		.loc 1 185 3 view .LVU584
 1928 003c 0293     		str	r3, [sp, #8]
 185:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1929              		.loc 1 185 3 view .LVU585
 1930 003e 224B     		ldr	r3, .L144+4
 1931 0040 1A68     		ldr	r2, [r3]
 1932 0042 42F44042 		orr	r2, r2, #49152
 1933 0046 1A60     		str	r2, [r3]
 185:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1934              		.loc 1 185 3 view .LVU586
 1935 0048 1B68     		ldr	r3, [r3]
 1936 004a 03F44043 		and	r3, r3, #49152
 1937 004e 0293     		str	r3, [sp, #8]
 185:Core/Src/main.cpp ****   /** Initializes the RCC Oscillators according to the specified parameters
 1938              		.loc 1 185 3 view .LVU587
 1939 0050 029B     		ldr	r3, [sp, #8]
 1940              	.LBE13:
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1941              		.loc 1 189 3 view .LVU588
 189:Core/Src/main.cpp ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1942              		.loc 1 189 36 is_stmt 0 view .LVU589
 1943 0052 0323     		movs	r3, #3
 1944 0054 0E93     		str	r3, [sp, #56]
 190:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1945              		.loc 1 190 3 is_stmt 1 view .LVU590
ARM GAS  /tmp/ccGnfi8p.s 			page 62


 190:Core/Src/main.cpp ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1946              		.loc 1 190 30 is_stmt 0 view .LVU591
 1947 0056 4FF48032 		mov	r2, #65536
 1948 005a 0F92     		str	r2, [sp, #60]
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1949              		.loc 1 191 3 is_stmt 1 view .LVU592
 191:Core/Src/main.cpp ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1950              		.loc 1 191 30 is_stmt 0 view .LVU593
 1951 005c 0122     		movs	r2, #1
 1952 005e 1192     		str	r2, [sp, #68]
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1953              		.loc 1 192 3 is_stmt 1 view .LVU594
 192:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1954              		.loc 1 192 41 is_stmt 0 view .LVU595
 1955 0060 1022     		movs	r2, #16
 1956 0062 1292     		str	r2, [sp, #72]
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1957              		.loc 1 193 3 is_stmt 1 view .LVU596
 193:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1958              		.loc 1 193 34 is_stmt 0 view .LVU597
 1959 0064 0222     		movs	r2, #2
 1960 0066 1492     		str	r2, [sp, #80]
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1961              		.loc 1 194 3 is_stmt 1 view .LVU598
 194:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1962              		.loc 1 194 35 is_stmt 0 view .LVU599
 1963 0068 4FF48001 		mov	r1, #4194304
 1964 006c 1591     		str	r1, [sp, #84]
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1965              		.loc 1 195 3 is_stmt 1 view .LVU600
 195:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLN = 72;
 1966              		.loc 1 195 30 is_stmt 0 view .LVU601
 1967 006e 0421     		movs	r1, #4
 1968 0070 1691     		str	r1, [sp, #88]
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1969              		.loc 1 196 3 is_stmt 1 view .LVU602
 196:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1970              		.loc 1 196 30 is_stmt 0 view .LVU603
 1971 0072 4821     		movs	r1, #72
 1972 0074 1791     		str	r1, [sp, #92]
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1973              		.loc 1 197 3 is_stmt 1 view .LVU604
 197:Core/Src/main.cpp ****   RCC_OscInitStruct.PLL.PLLQ = 3;
 1974              		.loc 1 197 30 is_stmt 0 view .LVU605
 1975 0076 1892     		str	r2, [sp, #96]
 198:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1976              		.loc 1 198 3 is_stmt 1 view .LVU606
 198:Core/Src/main.cpp ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1977              		.loc 1 198 30 is_stmt 0 view .LVU607
 1978 0078 1993     		str	r3, [sp, #100]
 199:Core/Src/main.cpp ****   {
 1979              		.loc 1 199 3 is_stmt 1 view .LVU608
 199:Core/Src/main.cpp ****   {
 1980              		.loc 1 199 24 is_stmt 0 view .LVU609
 1981 007a 0EA8     		add	r0, sp, #56
 1982 007c FFF7FEFF 		bl	HAL_RCC_OscConfig
 1983              	.LVL68:
ARM GAS  /tmp/ccGnfi8p.s 			page 63


 199:Core/Src/main.cpp ****   {
 1984              		.loc 1 199 3 view .LVU610
 1985 0080 C8B9     		cbnz	r0, .L141
 205:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1986              		.loc 1 205 3 is_stmt 1 view .LVU611
 205:Core/Src/main.cpp ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1987              		.loc 1 205 31 is_stmt 0 view .LVU612
 1988 0082 0F23     		movs	r3, #15
 1989 0084 0993     		str	r3, [sp, #36]
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1990              		.loc 1 207 3 is_stmt 1 view .LVU613
 207:Core/Src/main.cpp ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1991              		.loc 1 207 34 is_stmt 0 view .LVU614
 1992 0086 0021     		movs	r1, #0
 1993 0088 0A91     		str	r1, [sp, #40]
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1994              		.loc 1 208 3 is_stmt 1 view .LVU615
 208:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1995              		.loc 1 208 35 is_stmt 0 view .LVU616
 1996 008a 0B91     		str	r1, [sp, #44]
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1997              		.loc 1 209 3 is_stmt 1 view .LVU617
 209:Core/Src/main.cpp ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1998              		.loc 1 209 36 is_stmt 0 view .LVU618
 1999 008c 0C91     		str	r1, [sp, #48]
 210:Core/Src/main.cpp **** 
 2000              		.loc 1 210 3 is_stmt 1 view .LVU619
 210:Core/Src/main.cpp **** 
 2001              		.loc 1 210 36 is_stmt 0 view .LVU620
 2002 008e 0D91     		str	r1, [sp, #52]
 212:Core/Src/main.cpp ****   {
 2003              		.loc 1 212 3 is_stmt 1 view .LVU621
 212:Core/Src/main.cpp ****   {
 2004              		.loc 1 212 26 is_stmt 0 view .LVU622
 2005 0090 09A8     		add	r0, sp, #36
 2006 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2007              	.LVL69:
 212:Core/Src/main.cpp ****   {
 2008              		.loc 1 212 3 view .LVU623
 2009 0096 80B9     		cbnz	r0, .L142
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 2010              		.loc 1 216 3 is_stmt 1 view .LVU624
 216:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 2011              		.loc 1 216 44 is_stmt 0 view .LVU625
 2012 0098 0123     		movs	r3, #1
 2013 009a 0393     		str	r3, [sp, #12]
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2014              		.loc 1 217 3 is_stmt 1 view .LVU626
 217:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 2015              		.loc 1 217 38 is_stmt 0 view .LVU627
 2016 009c C023     		movs	r3, #192
 2017 009e 0593     		str	r3, [sp, #20]
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2018              		.loc 1 218 3 is_stmt 1 view .LVU628
 218:Core/Src/main.cpp ****   PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 2019              		.loc 1 218 38 is_stmt 0 view .LVU629
 2020 00a0 0423     		movs	r3, #4
ARM GAS  /tmp/ccGnfi8p.s 			page 64


 2021 00a2 0493     		str	r3, [sp, #16]
 219:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2022              		.loc 1 219 3 is_stmt 1 view .LVU630
 219:Core/Src/main.cpp ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2023              		.loc 1 219 38 is_stmt 0 view .LVU631
 2024 00a4 0223     		movs	r3, #2
 2025 00a6 0693     		str	r3, [sp, #24]
 220:Core/Src/main.cpp ****   {
 2026              		.loc 1 220 3 is_stmt 1 view .LVU632
 220:Core/Src/main.cpp ****   {
 2027              		.loc 1 220 32 is_stmt 0 view .LVU633
 2028 00a8 03A8     		add	r0, sp, #12
 2029 00aa FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2030              	.LVL70:
 220:Core/Src/main.cpp ****   {
 2031              		.loc 1 220 3 view .LVU634
 2032 00ae 30B9     		cbnz	r0, .L143
 224:Core/Src/main.cpp **** 
 2033              		.loc 1 224 1 view .LVU635
 2034 00b0 1BB0     		add	sp, sp, #108
 2035              	.LCFI34:
 2036              		.cfi_remember_state
 2037              		.cfi_def_cfa_offset 4
 2038              		@ sp needed
 2039 00b2 5DF804FB 		ldr	pc, [sp], #4
 2040              	.L141:
 2041              	.LCFI35:
 2042              		.cfi_restore_state
 201:Core/Src/main.cpp ****   }
 2043              		.loc 1 201 5 is_stmt 1 view .LVU636
 201:Core/Src/main.cpp ****   }
 2044              		.loc 1 201 18 is_stmt 0 view .LVU637
 2045 00b6 FFF7FEFF 		bl	Error_Handler
 2046              	.LVL71:
 2047              	.L142:
 214:Core/Src/main.cpp ****   }
 2048              		.loc 1 214 5 is_stmt 1 view .LVU638
 214:Core/Src/main.cpp ****   }
 2049              		.loc 1 214 18 is_stmt 0 view .LVU639
 2050 00ba FFF7FEFF 		bl	Error_Handler
 2051              	.LVL72:
 2052              	.L143:
 222:Core/Src/main.cpp ****   }
 2053              		.loc 1 222 5 is_stmt 1 view .LVU640
 222:Core/Src/main.cpp ****   }
 2054              		.loc 1 222 18 is_stmt 0 view .LVU641
 2055 00be FFF7FEFF 		bl	Error_Handler
 2056              	.LVL73:
 2057              	.L145:
 2058 00c2 00BF     		.align	2
 2059              	.L144:
 2060 00c4 00380240 		.word	1073887232
 2061 00c8 00700040 		.word	1073770496
 2062              		.cfi_endproc
 2063              	.LFE139:
 2064              		.fnend
 2066              		.section	.text.main,"ax",%progbits
ARM GAS  /tmp/ccGnfi8p.s 			page 65


 2067              		.align	1
 2068              		.global	main
 2069              		.syntax unified
 2070              		.thumb
 2071              		.thumb_func
 2072              		.fpu fpv4-sp-d16
 2074              	main:
 2075              		.fnstart
 2076              	.LFB138:
 112:Core/Src/main.cpp ****   /* USER CODE BEGIN 1 */
 2077              		.loc 1 112 1 is_stmt 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 0
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 2081 0000 08B5     		push	{r3, lr}
 2082              		.save {r3, lr}
 2083              	.LCFI36:
 2084              		.cfi_def_cfa_offset 8
 2085              		.cfi_offset 3, -8
 2086              		.cfi_offset 14, -4
 120:Core/Src/main.cpp **** 
 2087              		.loc 1 120 3 view .LVU643
 120:Core/Src/main.cpp **** 
 2088              		.loc 1 120 11 is_stmt 0 view .LVU644
 2089 0002 FFF7FEFF 		bl	HAL_Init
 2090              	.LVL74:
 127:Core/Src/main.cpp **** 
 2091              		.loc 1 127 3 is_stmt 1 view .LVU645
 127:Core/Src/main.cpp **** 
 2092              		.loc 1 127 21 is_stmt 0 view .LVU646
 2093 0006 FFF7FEFF 		bl	_Z18SystemClock_Configv
 2094              	.LVL75:
 134:Core/Src/main.cpp ****   MX_I2C1_Init();
 2095              		.loc 1 134 3 is_stmt 1 view .LVU647
 134:Core/Src/main.cpp ****   MX_I2C1_Init();
 2096              		.loc 1 134 15 is_stmt 0 view .LVU648
 2097 000a FFF7FEFF 		bl	_ZL12MX_GPIO_Initv
 2098              	.LVL76:
 135:Core/Src/main.cpp ****   MX_I2C3_Init();
 2099              		.loc 1 135 3 is_stmt 1 view .LVU649
 135:Core/Src/main.cpp ****   MX_I2C3_Init();
 2100              		.loc 1 135 15 is_stmt 0 view .LVU650
 2101 000e FFF7FEFF 		bl	_ZL12MX_I2C1_Initv
 2102              	.LVL77:
 136:Core/Src/main.cpp ****   MX_I2S2_Init();
 2103              		.loc 1 136 3 is_stmt 1 view .LVU651
 136:Core/Src/main.cpp ****   MX_I2S2_Init();
 2104              		.loc 1 136 15 is_stmt 0 view .LVU652
 2105 0012 FFF7FEFF 		bl	_ZL12MX_I2C3_Initv
 2106              	.LVL78:
 137:Core/Src/main.cpp ****   MX_I2S3_Init();
 2107              		.loc 1 137 3 is_stmt 1 view .LVU653
 137:Core/Src/main.cpp ****   MX_I2S3_Init();
 2108              		.loc 1 137 15 is_stmt 0 view .LVU654
 2109 0016 FFF7FEFF 		bl	_ZL12MX_I2S2_Initv
 2110              	.LVL79:
 138:Core/Src/main.cpp ****   MX_I2S4_Init();
ARM GAS  /tmp/ccGnfi8p.s 			page 66


 2111              		.loc 1 138 3 is_stmt 1 view .LVU655
 138:Core/Src/main.cpp ****   MX_I2S4_Init();
 2112              		.loc 1 138 15 is_stmt 0 view .LVU656
 2113 001a FFF7FEFF 		bl	_ZL12MX_I2S3_Initv
 2114              	.LVL80:
 139:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2115              		.loc 1 139 3 is_stmt 1 view .LVU657
 139:Core/Src/main.cpp ****   MX_SDIO_SD_Init();
 2116              		.loc 1 139 15 is_stmt 0 view .LVU658
 2117 001e FFF7FEFF 		bl	_ZL12MX_I2S4_Initv
 2118              	.LVL81:
 140:Core/Src/main.cpp ****   MX_SPI1_Init();
 2119              		.loc 1 140 3 is_stmt 1 view .LVU659
 140:Core/Src/main.cpp ****   MX_SPI1_Init();
 2120              		.loc 1 140 18 is_stmt 0 view .LVU660
 2121 0022 FFF7FEFF 		bl	_ZL15MX_SDIO_SD_Initv
 2122              	.LVL82:
 141:Core/Src/main.cpp ****   MX_SPI5_Init();
 2123              		.loc 1 141 3 is_stmt 1 view .LVU661
 141:Core/Src/main.cpp ****   MX_SPI5_Init();
 2124              		.loc 1 141 15 is_stmt 0 view .LVU662
 2125 0026 FFF7FEFF 		bl	_ZL12MX_SPI1_Initv
 2126              	.LVL83:
 142:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2127              		.loc 1 142 3 is_stmt 1 view .LVU663
 142:Core/Src/main.cpp ****   MX_USART1_UART_Init();
 2128              		.loc 1 142 15 is_stmt 0 view .LVU664
 2129 002a FFF7FEFF 		bl	_ZL12MX_SPI5_Initv
 2130              	.LVL84:
 143:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2131              		.loc 1 143 3 is_stmt 1 view .LVU665
 143:Core/Src/main.cpp ****   MX_USART2_UART_Init();
 2132              		.loc 1 143 22 is_stmt 0 view .LVU666
 2133 002e FFF7FEFF 		bl	_ZL19MX_USART1_UART_Initv
 2134              	.LVL85:
 144:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2135              		.loc 1 144 3 is_stmt 1 view .LVU667
 144:Core/Src/main.cpp ****   MX_USART6_UART_Init();
 2136              		.loc 1 144 22 is_stmt 0 view .LVU668
 2137 0032 FFF7FEFF 		bl	_ZL19MX_USART2_UART_Initv
 2138              	.LVL86:
 145:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2139              		.loc 1 145 3 is_stmt 1 view .LVU669
 145:Core/Src/main.cpp ****   MX_USB_OTG_FS_PCD_Init();
 2140              		.loc 1 145 22 is_stmt 0 view .LVU670
 2141 0036 FFF7FEFF 		bl	_ZL19MX_USART6_UART_Initv
 2142              	.LVL87:
 146:Core/Src/main.cpp ****   MX_ADC1_Init();
 2143              		.loc 1 146 3 is_stmt 1 view .LVU671
 146:Core/Src/main.cpp ****   MX_ADC1_Init();
 2144              		.loc 1 146 25 is_stmt 0 view .LVU672
 2145 003a FFF7FEFF 		bl	_ZL22MX_USB_OTG_FS_PCD_Initv
 2146              	.LVL88:
 147:Core/Src/main.cpp ****   MX_TIM10_Init();
 2147              		.loc 1 147 3 is_stmt 1 view .LVU673
 147:Core/Src/main.cpp ****   MX_TIM10_Init();
 2148              		.loc 1 147 15 is_stmt 0 view .LVU674
ARM GAS  /tmp/ccGnfi8p.s 			page 67


 2149 003e FFF7FEFF 		bl	_ZL12MX_ADC1_Initv
 2150              	.LVL89:
 148:Core/Src/main.cpp ****   MX_TIM5_Init();
 2151              		.loc 1 148 3 is_stmt 1 view .LVU675
 148:Core/Src/main.cpp ****   MX_TIM5_Init();
 2152              		.loc 1 148 16 is_stmt 0 view .LVU676
 2153 0042 FFF7FEFF 		bl	_ZL13MX_TIM10_Initv
 2154              	.LVL90:
 149:Core/Src/main.cpp ****   MX_TIM9_Init();
 2155              		.loc 1 149 3 is_stmt 1 view .LVU677
 149:Core/Src/main.cpp ****   MX_TIM9_Init();
 2156              		.loc 1 149 15 is_stmt 0 view .LVU678
 2157 0046 FFF7FEFF 		bl	_ZL12MX_TIM5_Initv
 2158              	.LVL91:
 150:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2159              		.loc 1 150 3 is_stmt 1 view .LVU679
 150:Core/Src/main.cpp ****   /* USER CODE BEGIN 2 */
 2160              		.loc 1 150 15 is_stmt 0 view .LVU680
 2161 004a FFF7FEFF 		bl	_ZL12MX_TIM9_Initv
 2162              	.LVL92:
 152:Core/Src/main.cpp ****   oled1.init();
 2163              		.loc 1 152 3 is_stmt 1 view .LVU681
 152:Core/Src/main.cpp ****   oled1.init();
 2164              		.loc 1 152 26 is_stmt 0 view .LVU682
 2165 004e DFED080A 		vldr.32	s1, .L149
 2166 0052 9FED080A 		vldr.32	s0, .L149+4
 2167 0056 0848     		ldr	r0, .L149+8
 2168 0058 FFF7FEFF 		bl	_ZN3adc15adc_setEquationEff
 2169              	.LVL93:
 153:Core/Src/main.cpp ****   radio_pd.init();
 2170              		.loc 1 153 3 is_stmt 1 view .LVU683
 153:Core/Src/main.cpp ****   radio_pd.init();
 2171              		.loc 1 153 13 is_stmt 0 view .LVU684
 2172 005c 0748     		ldr	r0, .L149+12
 2173 005e FFF7FEFF 		bl	_ZN4oled4initEv
 2174              	.LVL94:
 154:Core/Src/main.cpp ****   radio_ptt.init();
 2175              		.loc 1 154 3 is_stmt 1 view .LVU685
 154:Core/Src/main.cpp ****   radio_ptt.init();
 2176              		.loc 1 154 16 is_stmt 0 view .LVU686
 2177 0062 0748     		ldr	r0, .L149+16
 2178 0064 FFF7FEFF 		bl	_ZN3pin4initEv
 2179              	.LVL95:
 155:Core/Src/main.cpp **** 
 2180              		.loc 1 155 3 is_stmt 1 view .LVU687
 155:Core/Src/main.cpp **** 
 2181              		.loc 1 155 17 is_stmt 0 view .LVU688
 2182 0068 0648     		ldr	r0, .L149+20
 2183 006a FFF7FEFF 		bl	_ZN3pin4initEv
 2184              	.LVL96:
 2185              	.L147:
 161:Core/Src/main.cpp ****   {
 2186              		.loc 1 161 3 is_stmt 1 discriminator 1 view .LVU689
 161:Core/Src/main.cpp ****   {
 2187              		.loc 1 161 3 discriminator 1 view .LVU690
 2188 006e FEE7     		b	.L147
 2189              	.L150:
ARM GAS  /tmp/ccGnfi8p.s 			page 68


 2190              		.align	2
 2191              	.L149:
 2192 0070 00000000 		.word	0
 2193 0074 3333D33A 		.word	986919731
 2194 0078 00000000 		.word	.LANCHOR5
 2195 007c 00000000 		.word	.LANCHOR2
 2196 0080 00000000 		.word	.LANCHOR7
 2197 0084 00000000 		.word	.LANCHOR6
 2198              		.cfi_endproc
 2199              	.LFE138:
 2200              		.fnend
 2202              		.section	.text._GLOBAL__sub_I_hadc1,"ax",%progbits
 2203              		.align	1
 2204              		.syntax unified
 2205              		.thumb
 2206              		.thumb_func
 2207              		.fpu fpv4-sp-d16
 2209              	_GLOBAL__sub_I_hadc1:
 2210              		.fnstart
 2211              	.LFB160:
 2212              		.loc 1 922 1 view -0
 2213              		.cfi_startproc
 2214              		@ args = 0, pretend = 0, frame = 0
 2215              		@ frame_needed = 0, uses_anonymous_args = 0
 2216 0000 08B5     		push	{r3, lr}
 2217              	.LCFI37:
 2218              		.cfi_def_cfa_offset 8
 2219              		.cfi_offset 3, -8
 2220              		.cfi_offset 14, -4
 2221              		.loc 1 922 1 is_stmt 0 view .LVU692
 2222 0002 4FF6FF71 		movw	r1, #65535
 2223 0006 0120     		movs	r0, #1
 2224 0008 FFF7FEFF 		bl	_Z41__static_initialization_and_destruction_0ii
 2225              	.LVL97:
 2226 000c 08BD     		pop	{r3, pc}
 2227              		.cfi_endproc
 2228              	.LFE160:
 2229              		.cantunwind
 2230              		.fnend
 2232              		.section	.init_array,"aw",%init_array
 2233              		.align	2
 2234 0000 00000000 		.word	_GLOBAL__sub_I_hadc1(target1)
 2235              		.global	ok_debounce
 2236              		.global	radio_pd
 2237              		.global	radio_ptt
 2238              		.global	adc_bat
 2239              		.global	menu1
 2240              		.global	oled1
 2241              		.global	hpcd_USB_OTG_FS
 2242              		.global	huart6
 2243              		.global	huart2
 2244              		.global	huart1
 2245              		.global	htim10
 2246              		.global	htim9
 2247              		.global	htim5
 2248              		.global	hspi5
 2249              		.global	hspi1
ARM GAS  /tmp/ccGnfi8p.s 			page 69


 2250              		.global	hsd
 2251              		.global	hi2s4
 2252              		.global	hi2s3
 2253              		.global	hi2s2
 2254              		.global	hi2c3
 2255              		.global	hi2c1
 2256              		.global	hadc1
 2257              		.section	.bss.adc_bat,"aw",%nobits
 2258              		.align	2
 2259              		.set	.LANCHOR5,. + 0
 2262              	adc_bat:
 2263 0000 00000000 		.space	12
 2263      00000000 
 2263      00000000 
 2264              		.section	.bss.hadc1,"aw",%nobits
 2265              		.align	2
 2266              		.set	.LANCHOR4,. + 0
 2269              	hadc1:
 2270 0000 00000000 		.space	72
 2270      00000000 
 2270      00000000 
 2270      00000000 
 2270      00000000 
 2271              		.section	.bss.hi2c1,"aw",%nobits
 2272              		.align	2
 2273              		.set	.LANCHOR9,. + 0
 2276              	hi2c1:
 2277 0000 00000000 		.space	84
 2277      00000000 
 2277      00000000 
 2277      00000000 
 2277      00000000 
 2278              		.section	.bss.hi2c3,"aw",%nobits
 2279              		.align	2
 2280              		.set	.LANCHOR1,. + 0
 2283              	hi2c3:
 2284 0000 00000000 		.space	84
 2284      00000000 
 2284      00000000 
 2284      00000000 
 2284      00000000 
 2285              		.section	.bss.hi2s2,"aw",%nobits
 2286              		.align	2
 2287              		.set	.LANCHOR10,. + 0
 2290              	hi2s2:
 2291 0000 00000000 		.space	72
 2291      00000000 
 2291      00000000 
 2291      00000000 
 2291      00000000 
 2292              		.section	.bss.hi2s3,"aw",%nobits
 2293              		.align	2
 2294              		.set	.LANCHOR11,. + 0
 2297              	hi2s3:
 2298 0000 00000000 		.space	72
 2298      00000000 
 2298      00000000 
ARM GAS  /tmp/ccGnfi8p.s 			page 70


 2298      00000000 
 2298      00000000 
 2299              		.section	.bss.hi2s4,"aw",%nobits
 2300              		.align	2
 2301              		.set	.LANCHOR12,. + 0
 2304              	hi2s4:
 2305 0000 00000000 		.space	72
 2305      00000000 
 2305      00000000 
 2305      00000000 
 2305      00000000 
 2306              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 2307              		.align	2
 2308              		.set	.LANCHOR19,. + 0
 2311              	hpcd_USB_OTG_FS:
 2312 0000 00000000 		.space	1032
 2312      00000000 
 2312      00000000 
 2312      00000000 
 2312      00000000 
 2313              		.section	.bss.hsd,"aw",%nobits
 2314              		.align	2
 2315              		.set	.LANCHOR13,. + 0
 2318              	hsd:
 2319 0000 00000000 		.space	132
 2319      00000000 
 2319      00000000 
 2319      00000000 
 2319      00000000 
 2320              		.section	.bss.hspi1,"aw",%nobits
 2321              		.align	2
 2322              		.set	.LANCHOR14,. + 0
 2325              	hspi1:
 2326 0000 00000000 		.space	88
 2326      00000000 
 2326      00000000 
 2326      00000000 
 2326      00000000 
 2327              		.section	.bss.hspi5,"aw",%nobits
 2328              		.align	2
 2329              		.set	.LANCHOR15,. + 0
 2332              	hspi5:
 2333 0000 00000000 		.space	88
 2333      00000000 
 2333      00000000 
 2333      00000000 
 2333      00000000 
 2334              		.section	.bss.htim10,"aw",%nobits
 2335              		.align	2
 2336              		.set	.LANCHOR0,. + 0
 2339              	htim10:
 2340 0000 00000000 		.space	64
 2340      00000000 
 2340      00000000 
 2340      00000000 
 2340      00000000 
 2341              		.section	.bss.htim5,"aw",%nobits
ARM GAS  /tmp/ccGnfi8p.s 			page 71


 2342              		.align	2
 2343              		.set	.LANCHOR20,. + 0
 2346              	htim5:
 2347 0000 00000000 		.space	64
 2347      00000000 
 2347      00000000 
 2347      00000000 
 2347      00000000 
 2348              		.section	.bss.htim9,"aw",%nobits
 2349              		.align	2
 2350              		.set	.LANCHOR21,. + 0
 2353              	htim9:
 2354 0000 00000000 		.space	64
 2354      00000000 
 2354      00000000 
 2354      00000000 
 2354      00000000 
 2355              		.section	.bss.huart1,"aw",%nobits
 2356              		.align	2
 2357              		.set	.LANCHOR16,. + 0
 2360              	huart1:
 2361 0000 00000000 		.space	64
 2361      00000000 
 2361      00000000 
 2361      00000000 
 2361      00000000 
 2362              		.section	.bss.huart2,"aw",%nobits
 2363              		.align	2
 2364              		.set	.LANCHOR17,. + 0
 2367              	huart2:
 2368 0000 00000000 		.space	64
 2368      00000000 
 2368      00000000 
 2368      00000000 
 2368      00000000 
 2369              		.section	.bss.huart6,"aw",%nobits
 2370              		.align	2
 2371              		.set	.LANCHOR18,. + 0
 2374              	huart6:
 2375 0000 00000000 		.space	64
 2375      00000000 
 2375      00000000 
 2375      00000000 
 2375      00000000 
 2376              		.section	.bss.menu1,"aw",%nobits
 2377              		.align	2
 2378              		.set	.LANCHOR3,. + 0
 2381              	menu1:
 2382 0000 00000000 		.space	20
 2382      00000000 
 2382      00000000 
 2382      00000000 
 2382      00000000 
 2383              		.section	.bss.ok_debounce,"aw",%nobits
 2384              		.set	.LANCHOR8,. + 0
 2387              	ok_debounce:
 2388 0000 00       		.space	1
ARM GAS  /tmp/ccGnfi8p.s 			page 72


 2389              		.section	.bss.oled1,"aw",%nobits
 2390              		.align	2
 2391              		.set	.LANCHOR2,. + 0
 2394              	oled1:
 2395 0000 00000000 		.space	1052
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2395      00000000 
 2396              		.section	.bss.radio_pd,"aw",%nobits
 2397              		.align	2
 2398              		.set	.LANCHOR7,. + 0
 2401              	radio_pd:
 2402 0000 00000000 		.space	24
 2402      00000000 
 2402      00000000 
 2402      00000000 
 2402      00000000 
 2403              		.section	.bss.radio_ptt,"aw",%nobits
 2404              		.align	2
 2405              		.set	.LANCHOR6,. + 0
 2408              	radio_ptt:
 2409 0000 00000000 		.space	24
 2409      00000000 
 2409      00000000 
 2409      00000000 
 2409      00000000 
 2410              		.text
 2411              	.Letext0:
 2412              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2413              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 2414              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2415              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2416              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2417              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 2418              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2419              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2420              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2421              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2422              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2423              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2424              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2425              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 2426              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 2427              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 2428              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2429              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2430              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2431              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usb.h"
 2432              		.file 23 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pcd.h"
 2433              		.file 24 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2434              		.file 25 "/usr/include/newlib/sys/_types.h"
 2435              		.file 26 "/usr/include/newlib/sys/reent.h"
 2436              		.file 27 "/usr/include/newlib/sys/lock.h"
 2437              		.file 28 "Core/Inc/fonts.h"
 2438              		.file 29 "Core/Inc/oled.h"
 2439              		.file 30 "/usr/include/newlib/c++/9.2.1/cstdlib"
ARM GAS  /tmp/ccGnfi8p.s 			page 73


 2440              		.file 31 "/usr/include/newlib/c++/9.2.1/bits/std_abs.h"
 2441              		.file 32 "/usr/include/newlib/c++/9.2.1/arm-none-eabi/thumb/v7e-m+fp/hard/bits/c++config.h"
 2442              		.file 33 "/usr/include/newlib/stdlib.h"
 2443              		.file 34 "/usr/include/newlib/c++/9.2.1/stdlib.h"
 2444              		.file 35 "Core/Inc/menu.hpp"
 2445              		.file 36 "Core/Inc/adc.hpp"
 2446              		.file 37 "Core/Inc/pin.hpp"
 2447              		.file 38 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 2448              		.file 39 "<built-in>"
ARM GAS  /tmp/ccGnfi8p.s 			page 74


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccGnfi8p.s:18     .text._ZL12MX_GPIO_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:25     .text._ZL12MX_GPIO_Initv:0000000000000000 _ZL12MX_GPIO_Initv
     /tmp/ccGnfi8p.s:242    .text._ZL12MX_GPIO_Initv:00000000000000fc $d
.ARM.exidx.text._ZL12MX_GPIO_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:251    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $t
     /tmp/ccGnfi8p.s:257    .text._Z41__static_initialization_and_destruction_0ii:0000000000000000 _Z41__static_initialization_and_destruction_0ii
     /tmp/ccGnfi8p.s:357    .text._Z41__static_initialization_and_destruction_0ii:0000000000000084 $d
.ARM.exidx.text._Z41__static_initialization_and_destruction_0ii:0000000000000000 $d
     /tmp/ccGnfi8p.s:374    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccGnfi8p.s:381    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccGnfi8p.s:487    .text.HAL_TIM_PeriodElapsedCallback:0000000000000068 $d
.ARM.exidx.text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $d
     /tmp/ccGnfi8p.s:498    .text.Error_Handler:0000000000000000 $t
     /tmp/ccGnfi8p.s:505    .text.Error_Handler:0000000000000000 Error_Handler
    .ARM.exidx.text.Error_Handler:0000000000000000 $d
     /tmp/ccGnfi8p.s:540    .text._ZL12MX_I2C1_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:546    .text._ZL12MX_I2C1_Initv:0000000000000000 _ZL12MX_I2C1_Initv
     /tmp/ccGnfi8p.s:607    .text._ZL12MX_I2C1_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C1_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:615    .text._ZL12MX_I2C3_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:621    .text._ZL12MX_I2C3_Initv:0000000000000000 _ZL12MX_I2C3_Initv
     /tmp/ccGnfi8p.s:682    .text._ZL12MX_I2C3_Initv:000000000000002c $d
.ARM.extab.text._ZL12MX_I2C3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2C3_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:690    .text._ZL12MX_I2S2_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:696    .text._ZL12MX_I2S2_Initv:0000000000000000 _ZL12MX_I2S2_Initv
     /tmp/ccGnfi8p.s:757    .text._ZL12MX_I2S2_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S2_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S2_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:764    .text._ZL12MX_I2S3_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:770    .text._ZL12MX_I2S3_Initv:0000000000000000 _ZL12MX_I2S3_Initv
     /tmp/ccGnfi8p.s:832    .text._ZL12MX_I2S3_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S3_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S3_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:839    .text._ZL12MX_I2S4_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:845    .text._ZL12MX_I2S4_Initv:0000000000000000 _ZL12MX_I2S4_Initv
     /tmp/ccGnfi8p.s:906    .text._ZL12MX_I2S4_Initv:0000000000000030 $d
.ARM.extab.text._ZL12MX_I2S4_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_I2S4_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:913    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:919    .text._ZL15MX_SDIO_SD_Initv:0000000000000000 _ZL15MX_SDIO_SD_Initv
     /tmp/ccGnfi8p.s:985    .text._ZL15MX_SDIO_SD_Initv:0000000000000034 $d
.ARM.extab.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL15MX_SDIO_SD_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:992    .text._ZL12MX_SPI1_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:998    .text._ZL12MX_SPI1_Initv:0000000000000000 _ZL12MX_SPI1_Initv
     /tmp/ccGnfi8p.s:1068   .text._ZL12MX_SPI1_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI1_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI1_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1075   .text._ZL12MX_SPI5_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1081   .text._ZL12MX_SPI5_Initv:0000000000000000 _ZL12MX_SPI5_Initv
     /tmp/ccGnfi8p.s:1151   .text._ZL12MX_SPI5_Initv:0000000000000034 $d
.ARM.extab.text._ZL12MX_SPI5_Initv:0000000000000000 $d
.ARM.exidx.text._ZL12MX_SPI5_Initv:0000000000000000 $d
ARM GAS  /tmp/ccGnfi8p.s 			page 75


     /tmp/ccGnfi8p.s:1158   .text._ZL19MX_USART1_UART_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1164   .text._ZL19MX_USART1_UART_Initv:0000000000000000 _ZL19MX_USART1_UART_Initv
     /tmp/ccGnfi8p.s:1222   .text._ZL19MX_USART1_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART1_UART_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1229   .text._ZL19MX_USART2_UART_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1235   .text._ZL19MX_USART2_UART_Initv:0000000000000000 _ZL19MX_USART2_UART_Initv
     /tmp/ccGnfi8p.s:1293   .text._ZL19MX_USART2_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART2_UART_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1300   .text._ZL19MX_USART6_UART_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1306   .text._ZL19MX_USART6_UART_Initv:0000000000000000 _ZL19MX_USART6_UART_Initv
     /tmp/ccGnfi8p.s:1364   .text._ZL19MX_USART6_UART_Initv:000000000000002c $d
.ARM.extab.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
.ARM.exidx.text._ZL19MX_USART6_UART_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1371   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1377   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 _ZL22MX_USB_OTG_FS_PCD_Initv
     /tmp/ccGnfi8p.s:1441   .text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000030 $d
.ARM.extab.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
.ARM.exidx.text._ZL22MX_USB_OTG_FS_PCD_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1447   .text._ZL12MX_ADC1_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1453   .text._ZL12MX_ADC1_Initv:0000000000000000 _ZL12MX_ADC1_Initv
     /tmp/ccGnfi8p.s:1564   .text._ZL12MX_ADC1_Initv:000000000000005c $d
.ARM.exidx.text._ZL12MX_ADC1_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1572   .text._ZL13MX_TIM10_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1578   .text._ZL13MX_TIM10_Initv:0000000000000000 _ZL13MX_TIM10_Initv
     /tmp/ccGnfi8p.s:1630   .text._ZL13MX_TIM10_Initv:0000000000000028 $d
.ARM.extab.text._ZL13MX_TIM10_Initv:0000000000000000 $d
.ARM.exidx.text._ZL13MX_TIM10_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1637   .text._ZL12MX_TIM5_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1643   .text._ZL12MX_TIM5_Initv:0000000000000000 _ZL12MX_TIM5_Initv
     /tmp/ccGnfi8p.s:1755   .text._ZL12MX_TIM5_Initv:0000000000000060 $d
.ARM.exidx.text._ZL12MX_TIM5_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1762   .text._ZL12MX_TIM9_Initv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1768   .text._ZL12MX_TIM9_Initv:0000000000000000 _ZL12MX_TIM9_Initv
     /tmp/ccGnfi8p.s:1856   .text._ZL12MX_TIM9_Initv:0000000000000048 $d
.ARM.exidx.text._ZL12MX_TIM9_Initv:0000000000000000 $d
     /tmp/ccGnfi8p.s:1863   .text._Z18SystemClock_Configv:0000000000000000 $t
     /tmp/ccGnfi8p.s:1870   .text._Z18SystemClock_Configv:0000000000000000 _Z18SystemClock_Configv
     /tmp/ccGnfi8p.s:2060   .text._Z18SystemClock_Configv:00000000000000c4 $d
.ARM.exidx.text._Z18SystemClock_Configv:0000000000000000 $d
     /tmp/ccGnfi8p.s:2067   .text.main:0000000000000000 $t
     /tmp/ccGnfi8p.s:2074   .text.main:0000000000000000 main
     /tmp/ccGnfi8p.s:2192   .text.main:0000000000000070 $d
             .ARM.extab.text.main:0000000000000000 $d
             .ARM.exidx.text.main:0000000000000000 $d
     /tmp/ccGnfi8p.s:2203   .text._GLOBAL__sub_I_hadc1:0000000000000000 $t
     /tmp/ccGnfi8p.s:2209   .text._GLOBAL__sub_I_hadc1:0000000000000000 _GLOBAL__sub_I_hadc1
.ARM.exidx.text._GLOBAL__sub_I_hadc1:0000000000000000 $d
     /tmp/ccGnfi8p.s:2233   .init_array:0000000000000000 $d
     /tmp/ccGnfi8p.s:2387   .bss.ok_debounce:0000000000000000 ok_debounce
     /tmp/ccGnfi8p.s:2401   .bss.radio_pd:0000000000000000 radio_pd
     /tmp/ccGnfi8p.s:2408   .bss.radio_ptt:0000000000000000 radio_ptt
     /tmp/ccGnfi8p.s:2262   .bss.adc_bat:0000000000000000 adc_bat
     /tmp/ccGnfi8p.s:2381   .bss.menu1:0000000000000000 menu1
     /tmp/ccGnfi8p.s:2394   .bss.oled1:0000000000000000 oled1
     /tmp/ccGnfi8p.s:2311   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
ARM GAS  /tmp/ccGnfi8p.s 			page 76


     /tmp/ccGnfi8p.s:2374   .bss.huart6:0000000000000000 huart6
     /tmp/ccGnfi8p.s:2367   .bss.huart2:0000000000000000 huart2
     /tmp/ccGnfi8p.s:2360   .bss.huart1:0000000000000000 huart1
     /tmp/ccGnfi8p.s:2339   .bss.htim10:0000000000000000 htim10
     /tmp/ccGnfi8p.s:2353   .bss.htim9:0000000000000000 htim9
     /tmp/ccGnfi8p.s:2346   .bss.htim5:0000000000000000 htim5
     /tmp/ccGnfi8p.s:2332   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccGnfi8p.s:2325   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccGnfi8p.s:2318   .bss.hsd:0000000000000000 hsd
     /tmp/ccGnfi8p.s:2304   .bss.hi2s4:0000000000000000 hi2s4
     /tmp/ccGnfi8p.s:2297   .bss.hi2s3:0000000000000000 hi2s3
     /tmp/ccGnfi8p.s:2290   .bss.hi2s2:0000000000000000 hi2s2
     /tmp/ccGnfi8p.s:2283   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccGnfi8p.s:2276   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccGnfi8p.s:2269   .bss.hadc1:0000000000000000 hadc1
     /tmp/ccGnfi8p.s:2258   .bss.adc_bat:0000000000000000 $d
     /tmp/ccGnfi8p.s:2265   .bss.hadc1:0000000000000000 $d
     /tmp/ccGnfi8p.s:2272   .bss.hi2c1:0000000000000000 $d
     /tmp/ccGnfi8p.s:2279   .bss.hi2c3:0000000000000000 $d
     /tmp/ccGnfi8p.s:2286   .bss.hi2s2:0000000000000000 $d
     /tmp/ccGnfi8p.s:2293   .bss.hi2s3:0000000000000000 $d
     /tmp/ccGnfi8p.s:2300   .bss.hi2s4:0000000000000000 $d
     /tmp/ccGnfi8p.s:2307   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccGnfi8p.s:2314   .bss.hsd:0000000000000000 $d
     /tmp/ccGnfi8p.s:2321   .bss.hspi1:0000000000000000 $d
     /tmp/ccGnfi8p.s:2328   .bss.hspi5:0000000000000000 $d
     /tmp/ccGnfi8p.s:2335   .bss.htim10:0000000000000000 $d
     /tmp/ccGnfi8p.s:2342   .bss.htim5:0000000000000000 $d
     /tmp/ccGnfi8p.s:2349   .bss.htim9:0000000000000000 $d
     /tmp/ccGnfi8p.s:2356   .bss.huart1:0000000000000000 $d
     /tmp/ccGnfi8p.s:2363   .bss.huart2:0000000000000000 $d
     /tmp/ccGnfi8p.s:2370   .bss.huart6:0000000000000000 $d
     /tmp/ccGnfi8p.s:2377   .bss.menu1:0000000000000000 $d
     /tmp/ccGnfi8p.s:2388   .bss.ok_debounce:0000000000000000 $d
     /tmp/ccGnfi8p.s:2390   .bss.oled1:0000000000000000 $d
     /tmp/ccGnfi8p.s:2397   .bss.radio_pd:0000000000000000 $d
     /tmp/ccGnfi8p.s:2404   .bss.radio_ptt:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
__aeabi_unwind_cpp_pr0
_ZN4oledC1EP17I2C_HandleTypeDefhP17TIM_HandleTypeDef
_ZN4menuC1EP4oled
_ZN3adcC1EP17ADC_HandleTypeDef
_ZN3pinC1EP12GPIO_TypeDefNS_9PinNumberENS_5InOutENS_4PullENS_5SpeedE
__aeabi_atexit
__dso_handle
_ZN3pinD1Ev
HAL_GPIO_ReadPin
_ZN4menu7menu_okEv
_ZN4oled13oled_isOledOnEv
_ZN3adc12adc_getValueEv
_ZN4oled19oled_update_batteryEf
_ZN4menu10menu_printEv
_ZN4oled12oled_refreshEv
HAL_I2C_Init
ARM GAS  /tmp/ccGnfi8p.s 			page 77


__aeabi_unwind_cpp_pr1
HAL_I2S_Init
HAL_SD_Init
HAL_SD_ConfigWideBusOperation
HAL_SPI_Init
HAL_UART_Init
HAL_PCD_Init
HAL_ADC_Init
HAL_ADC_ConfigChannel
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
_ZN3adc15adc_setEquationEff
_ZN4oled4initEv
_ZN3pin4initEv
