Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=bottleneck MAXSOURCEDIRS=../../src:../../../src \
	maxJavaRun -v -m 8192 BottleneckManager \
	DFEModel=MAIA maxFileName=Bottleneck target='DFE' enableMPCX=false \
	bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=0 SEQ1=0 SEQ2=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
]0; maxJavaRun: BottleneckManager DFEModel=MAIA maxFileName=Bottleneck target=DFE enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=0 SEQ1=0 SEQ2=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:../../../src:../../../test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:../../../src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : bottleneck
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : bottleneck.BottleneckManager
Class arguments     : DFEModel=MAIA maxFileName=Bottleneck target=DFE enableMPCX=false bitWidth=16 PF=1 PC=1 PK=1 H=32 W=32 C=32 F=32 K=3 SEQ0=0 SEQ1=0 SEQ2=1 USE_DRAM=true FREQ=200 COEFF_ON_CHIP=true
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      ../../../src:
                      ../../../test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Thu 09:14: MaxCompiler version: 2021.1
Thu 09:14: Build "Bottleneck" start time: Thu Dec 09 09:14:56 GMT 2021
Thu 09:14: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Thu 09:14: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200
Thu 09:14: Detailed build log available in "_build.log"
Thu 09:14: 
Thu 09:14: ENGINE BUILD PARAMETERS
Thu 09:14: 	              Build name: Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200
Thu 09:14: 	             maxFileName: Bottleneck                                                                    
Thu 09:14: 	                  target: DFE                                                                           
Thu 09:14: 	                DFEModel: MAIA                                                                          
Thu 09:14: 	              enableMPCX: false                                                                         
Thu 09:14: 	                bitWidth: 16                                                                            
Thu 09:14: 	                   DTYPE: fixed                                                                         
Thu 09:14: 	           NUM_FRAC_BITS: 8                                                                             
Thu 09:14: 	                      PF: 1                                                                             
Thu 09:14: 	                      PC: 1                                                                             
Thu 09:14: 	                      PK: 1                                                                             
Thu 09:14: 	                       H: 32                                                                            
Thu 09:14: 	                       W: 32                                                                            
Thu 09:14: 	                       C: 32                                                                            
Thu 09:14: 	                       F: 32                                                                            
Thu 09:14: 	                       K: 3                                                                             
Thu 09:14: 	                     SEQ: 0                                                                             
Thu 09:14: 	                    FREQ: 200                                                                           
Thu 09:14: 	                USE_DRAM: true                                                                          
Thu 09:14: 	                 USE_BNN: false                                                                         
Thu 09:14: 	            USE_WINOGRAD: false                                                                         
Thu 09:14: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                         
Thu 09:14: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                             
Thu 09:14: 	                   DEBUG: false                                                                         
Thu 09:14: 	           COEFF_ON_CHIP: true                                                                          
Thu 09:14: 	                    SEQ0: 0                                                                             
Thu 09:14: 	                    SEQ1: 0                                                                             
Thu 09:14: 	                    SEQ2: 1                                                                             
Thu 09:16: Generating kernel conv0 ...
Thu 09:16: Instantiating kernel "conv0"
Thu 09:16: Building pointwise convolution:
Thu 09:16: F = 32 C = 32 PF = 1 PC = 1
Thu 09:16: Seq = FILTER_MAJOR
Thu 09:16: Created new memory for coeff: conv0_coeff_f0_c0_k0
Thu 09:16: Ifmap buffer configuration 32768 x 1
Thu 09:16: loop = false
Thu 09:16: [ConvLayerOfmapBuffer] depth =  1024 addr_bits =    10
Thu 09:16: Compiling kernel "conv0"
Thu 09:16: 
Thu 09:16: Generating kernel conv1 ...
Thu 09:16: Instantiating kernel "conv1"
Thu 09:16: coeffOnChip = true
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k0
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k1
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k2
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k3
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k4
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k5
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k6
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k7
Thu 09:16: Created new memory for coeff: conv1_coeff_f0_c0_k8
Thu 09:16: Ifmap buffer configuration 32768 x 1
Thu 09:16: loop = false
Thu 09:16: Building line buffer for "conv1" ...
Thu 09:16: Line buffer shape 3 x 32, produces 1 number of 3 x 3 tiles per cycle
Thu 09:16: Line buffer input vector size: 1, output vector size: 9.
Thu 09:16: Number of separated line buffers: 1
Thu 09:16: Initialising line buffer kernel with 3 x 32 x 1
Thu 09:16: Size of line buffer output: 3
Thu 09:16: Number of line buffer output chunks: 3
Thu 09:16: Connecting outputs from chunk (#000) ...
Thu 09:16: Connecting outputs from chunk (#001) ...
Thu 09:16: Connecting outputs from chunk (#002) ...
Thu 09:16: Building the CORE arithmetic unit for "conv1" ...
Thu 09:16: CORE ifmap vector size: 9
Thu 09:16: CORE coefficient vector size: 9
Thu 09:16: CORE ofmap vector size: 1
Thu 09:16: [ConvLayerOfmapBuffer] depth =   900 addr_bits =    10
Thu 09:16: Compiling kernel "conv1"
Thu 09:16: 
Thu 09:16: Generating kernel conv2 ...
Thu 09:16: Instantiating kernel "conv2"
Thu 09:16: Building pointwise convolution:
Thu 09:16: F = 32 C = 32 PF = 1 PC = 1
Thu 09:16: Seq = CHANNEL_MAJOR
Thu 09:16: Created new memory for coeff: conv2_coeff_f0_c0_k0
Thu 09:16: Ifmap buffer configuration 28800 x 1
Thu 09:16: loop = false
Thu 09:16: [ConvLayerOfmapBuffer] depth = 28800 addr_bits =    15
Thu 09:16: Compiling kernel "conv2"
Thu 09:16: 
Thu 09:16: Generating padding kernels for DRAM access
Thu 09:16: Instantiating kernel "ifmap_unpad"
Thu 09:16: Compiling kernel "ifmap_unpad"
Thu 09:16: 
Thu 09:16: Instantiating kernel "ofmap_pad"
Thu 09:16: Compiling kernel "ofmap_pad"
Thu 09:16: 
Thu 09:16: Setting up stream connections for conv0
Thu 09:16: Setting up stream connections for conv1
Thu 09:16: Setting up stream connections for conv2
Thu 09:16: Generating input files (VHDL, netlists, vendor specific IP cores)
Thu 11:04: Running back-end  build (15 phases)
Thu 11:04: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Thu 11:04: (2/15) - Synthesize DFE Modules (VivadoSynth)
Thu 11:04: Executing Synthesis Strategy VIVADO_DEFAULT
Thu 11:20: (3/15) - Generate Resource Report (VivadoResourceUsage)
Thu 11:20: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 11:20: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Thu 11:20: 
Thu 11:20: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Thu 11:20: For this compile, we estimate this process may take longer than 1 hour.
Thu 11:20: We recommend running in simulation to verify correctness before building hardware.
Thu 11:20: 
Thu 11:20: PRELIMINARY RESOURCE USAGE
Thu 11:20: FPGA: xcVU9P-FLGB2104-2-E
Thu 11:20: Logic utilization:      219554 / 3546720 (6.19%)
Thu 11:20:   LUTs:                  86829 / 1182240 (7.34%)
Thu 11:20:   Primary FFs:          132725 / 2364480 (5.61%)
Thu 11:20: DSP blocks:                 20 / 6840    (0.29%)
Thu 11:20: Block memory (BRAM18):     659 / 4320    (15.25%)
Thu 11:20: Block memory (URAM):         5 / 960     (0.52%)
Thu 11:20: 
Thu 11:20: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Thu 11:20: 
Thu 11:20: PRELIMINARY POWER REPORT
Thu 11:20: Total On-Chip Power (W) 9.74 (budget: 91.80) 
Thu 11:20: Dynamic Power (W)       7.08 
Thu 11:20: Device Static Power(W)  2.66 
Thu 11:20: 
Thu 11:20: (7/15) - Place DFE (VivadoImplementation)
Thu 11:20: Executing the following 1 Implementation Strategy in 1 thread:
Thu 11:20:  - VIVADO_DEFAULT
Thu 12:41: Implementation: Strategy "VIVADO_DEFAULT" met timing with score 0 (best score 0)
Thu 12:41: (8/15) - Generate Resource Report (VivadoResourceUsage)
Thu 12:41: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Thu 12:41: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Thu 12:41: 
Thu 12:41: FINAL POWER REPORT
Thu 12:41: Total On-Chip Power (W) 10.82 (budget: 91.80) 
Thu 12:41: Dynamic Power (W)        8.14 
Thu 12:41: Device Static Power(W)   2.68 
Thu 12:41: 
Thu 12:41: (11/15) - Generate Configuration (VivadoBitgen)
Thu 12:50: (12/15) - Update Checksum (VivadoUpdateChecksum)
Thu 12:52: (13/15) - Convert Programming File (VivadoCfgfileGen)
Thu 12:52: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Thu 12:52: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Thu 12:52: 
Thu 12:52: FINAL RESOURCE USAGE
Thu 12:52: FPGA: xcVU9P-FLGB2104-2-E
Thu 12:52: Logic utilization:      201687 / 3546720 (5.69%)
Thu 12:52:   LUTs:                  77839 / 1182240 (6.58%)
Thu 12:52:   Primary FFs:          123848 / 2364480 (5.24%)
Thu 12:52: DSP blocks:                 20 / 6840    (0.29%)
Thu 12:52: Block memory (BRAM18):     659 / 4320    (15.25%)
Thu 12:52: Block memory (URAM):         5 / 960     (0.52%)
Thu 12:52: 
Thu 12:52: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max (MD5Sum: e0190fffe3559c1479191e35d98f3a56)
Thu 12:52: Build completed: Thu Dec 09 12:52:38 GMT 2021 (took 3 hours, 37 mins, 42 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/../scratch/Bottleneck.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/../scratch/Bottleneck.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_6948953584895814808/cobject/max_1081999854441851214.c -o /tmp/sliccompile_6948953584895814808/cobject/max_1081999854441851214.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results/Bottleneck.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_104587744339990394.o 
ld -r /tmp/sliccompile_6948953584895814808/cobject/max_1081999854441851214.c.o max_104587744339990394.o -o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/build/bottleneck'
g++ ../../src/bottleneck/BottleneckCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM  -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Bottleneck_MAIA_DFE_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200/results -DDESIGN_NAME=Bottleneck -c -o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I../../../runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I../../../lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_ -DUSE_DRAM  -o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200_dfe Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200_dfe.o Bottleneck_b16_H32_W32_C32_F32_K3_f1_c1_k1_SEQ0_0_1_DRAM_COC_FREQ_200_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
