Timing Analyzer report for air_hdmi_top
Mon Jan  2 18:04:21 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Output Ports
 52. Unconstrained Output Ports
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; air_hdmi_top                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.0%      ;
;     Processor 3            ;   6.9%      ;
;     Processor 4            ;   5.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; peridot_air.sdc ; OK     ; Mon Jan  2 18:04:19 2023 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.461 ; 74.29 MHz  ; 0.000 ; 6.730  ; 50.00      ; 35        ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.692  ; 371.43 MHz ; 0.000 ; 1.346  ; 50.00      ; 7         ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 105.92 MHz ; 105.92 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 383.14 MHz ; 383.14 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.082 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.020 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.445 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.446 ; 0.000         ;
; CLOCK_50                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.082 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.114     ; 2.039      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 2.202      ;
; 0.354 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.773      ;
; 0.563 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.887      ;
; 0.610 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.517      ;
; 0.618 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.509      ;
; 0.698 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.427      ;
; 0.745 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.700      ;
; 0.750 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.237      ;
; 0.772 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.215      ;
; 0.778 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.209      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.825      ;
; 0.795 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.815      ;
; 0.798 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.812      ;
; 0.799 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.811      ;
; 0.802 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.643      ;
; 0.803 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.807      ;
; 0.815 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.636      ;
; 0.836 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.679      ;
; 0.846 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.605      ;
; 0.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.657      ;
; 0.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.753      ;
; 0.859 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.752      ;
; 0.861 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.750      ;
; 0.862 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.583      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.652      ;
; 0.875 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.576      ;
; 0.885 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.631      ;
; 1.008 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.601      ;
; 1.015 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.594      ;
; 1.038 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.573      ;
; 1.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.463      ;
; 1.056 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.459      ;
; 1.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.553      ;
; 1.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.553      ;
; 1.064 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.451      ;
; 1.065 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.545      ;
; 1.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.448      ;
; 1.077 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.438      ;
; 1.084 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.431      ;
; 1.085 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.430      ;
; 1.086 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.429      ;
; 1.088 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.427      ;
; 1.089 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.426      ;
; 1.092 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.423      ;
; 1.095 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.420      ;
; 1.098 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.417      ;
; 1.101 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.414      ;
; 1.107 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.408      ;
; 1.108 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.407      ;
; 1.109 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.502      ;
; 1.148 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.463      ;
; 1.153 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.458      ;
; 1.153 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.458      ;
; 1.154 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.457      ;
; 1.157 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.454      ;
; 1.158 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.453      ;
; 1.158 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.453      ;
; 1.159 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.452      ;
; 1.160 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.451      ;
; 1.161 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.448      ;
; 1.173 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.342      ;
; 1.176 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.434      ;
; 1.186 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.423      ;
; 1.187 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.422      ;
; 1.187 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.422      ;
; 1.212 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.303      ;
; 1.221 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.390      ;
; 1.222 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.389      ;
; 1.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 1.380      ;
; 1.231 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.381      ;
; 1.242 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.273      ;
; 1.242 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.273      ;
; 1.244 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.368      ;
; 1.248 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.268      ;
; 1.249 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.266      ;
; 1.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.264      ;
; 1.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.361      ;
; 1.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.261      ;
; 1.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.358      ;
; 1.272 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.243      ;
; 1.273 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.338      ;
; 1.284 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.231      ;
; 1.307 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.305      ;
; 1.342 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.269      ;
; 1.423 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.188      ;
; 1.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.186      ;
; 1.432 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.178      ;
; 1.529 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.082      ;
; 1.531 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.081      ;
; 1.532 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.079      ;
; 1.533 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.078      ;
; 1.533 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.078      ;
; 1.539 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.072      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
; 1.543 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.068      ;
; 1.543 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.068      ;
; 1.544 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.067      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.020 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 9.368      ;
; 4.080 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.909      ;
; 4.099 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.103     ; 9.260      ;
; 4.110 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.508     ; 8.844      ;
; 4.145 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.844      ;
; 4.284 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.705      ;
; 4.290 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.108     ; 9.064      ;
; 4.307 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.682      ;
; 4.318 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 9.070      ;
; 4.320 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 9.068      ;
; 4.354 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.508     ; 8.600      ;
; 4.372 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 9.008      ;
; 4.409 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 8.951      ;
; 4.446 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.508     ; 8.508      ;
; 4.447 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.508     ; 8.507      ;
; 4.453 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.505     ; 8.504      ;
; 4.458 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.505     ; 8.499      ;
; 4.458 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.505     ; 8.499      ;
; 4.474 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.500      ;
; 4.474 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.912      ;
; 4.483 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.103     ; 8.876      ;
; 4.485 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.503      ;
; 4.489 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 8.871      ;
; 4.497 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.506     ; 8.459      ;
; 4.499 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[12]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.506     ; 8.457      ;
; 4.511 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.467      ;
; 4.512 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.868      ;
; 4.512 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.466      ;
; 4.513 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.465      ;
; 4.514 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.464      ;
; 4.517 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.112     ; 8.833      ;
; 4.522 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.103     ; 8.837      ;
; 4.534 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.518     ; 8.410      ;
; 4.542 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.844      ;
; 4.558 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.430      ;
; 4.561 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 8.799      ;
; 4.588 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.792      ;
; 4.592 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[81]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.480     ; 8.390      ;
; 4.616 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.109     ; 8.737      ;
; 4.618 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.770      ;
; 4.635 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 8.725      ;
; 4.650 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.106     ; 8.706      ;
; 4.656 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[161] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.492     ; 8.314      ;
; 4.657 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[56]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.321      ;
; 4.660 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.728      ;
; 4.663 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.101     ; 8.698      ;
; 4.670 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[27]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.492     ; 8.300      ;
; 4.671 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[19]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.492     ; 8.299      ;
; 4.671 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.715      ;
; 4.672 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.106     ; 8.684      ;
; 4.675 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.103     ; 8.684      ;
; 4.690 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.508     ; 8.264      ;
; 4.691 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.508     ; 8.263      ;
; 4.697 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.505     ; 8.260      ;
; 4.699 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.682      ;
; 4.699 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.688      ;
; 4.702 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[105] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.287      ;
; 4.702 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.505     ; 8.255      ;
; 4.702 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.505     ; 8.255      ;
; 4.703 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[97]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.286      ;
; 4.704 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.509     ; 8.249      ;
; 4.709 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[71]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.269      ;
; 4.710 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[63]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.268      ;
; 4.724 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[191] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.485     ; 8.253      ;
; 4.726 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.654      ;
; 4.728 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 8.652      ;
; 4.738 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.644      ;
; 4.741 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.506     ; 8.215      ;
; 4.743 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.114     ; 8.605      ;
; 4.743 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[12]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.506     ; 8.213      ;
; 4.749 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[219] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.239      ;
; 4.752 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[11]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.236      ;
; 4.755 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.223      ;
; 4.756 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.222      ;
; 4.757 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.221      ;
; 4.758 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.220      ;
; 4.768 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.102     ; 8.592      ;
; 4.778 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[89]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.480     ; 8.204      ;
; 4.783 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.106     ; 8.573      ;
; 4.791 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.503     ; 8.168      ;
; 4.791 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.503     ; 8.168      ;
; 4.793 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[61]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.185      ;
; 4.795 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.179      ;
; 4.807 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.581      ;
; 4.810 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.164      ;
; 4.811 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.163      ;
; 4.817 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.485     ; 8.160      ;
; 4.817 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.569      ;
; 4.818 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[109] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.171      ;
; 4.821 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.483     ; 8.158      ;
; 4.822 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[9]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.166      ;
; 4.822 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.485     ; 8.155      ;
; 4.822 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.485     ; 8.155      ;
; 4.823 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[101] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.166      ;
; 4.823 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.501     ; 8.138      ;
; 4.824 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[21]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.492     ; 8.146      ;
; 4.825 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[29]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.492     ; 8.145      ;
; 4.829 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[79]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.484     ; 8.149      ;
; 4.835 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.106     ; 8.521      ;
; 4.837 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.548      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.445 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.179      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[16]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[16]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[23]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[23]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|cb_rgb_reg[15]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[15]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; melodychime:u_chime|tempo_led_reg                                                                                                      ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; ms_counter_reg[0]                                                                                                                      ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.468 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[1]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.202      ;
; 0.483 ; melodychime:u_chime|start_in_reg[1]                                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.498 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.231      ;
; 0.498 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.232      ;
; 0.499 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[24]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[30]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[2]                                                                                                             ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[12]                                                                                                            ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[13]                                                                                                            ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[57]                                                                                                            ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[20]                                                                                                            ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[21]                                                                                                            ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[22]                                                                                                            ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[28]                                                                                                            ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[32]                                                                                                            ; hdmi_tx:u_tx|active_reg[31]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[33]                                                                                                            ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[36]                                                                                                            ; hdmi_tx:u_tx|active_reg[35]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[52]                                                                                                            ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[9]                                                                                                             ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[10]                                                                                                            ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[58]                                                                                                            ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[59]                                                                                                            ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[60]                                                                                                            ; hdmi_tx:u_tx|active_reg[59]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[62]                                                                                                            ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[24]                                                                                                            ; hdmi_tx:u_tx|active_reg[23]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.549 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.843      ;
; 0.549 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.843      ;
; 0.550 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.616 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.033      ;
; 0.617 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.034      ;
; 0.617 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.034      ;
; 0.618 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.035      ;
; 0.621 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.037      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.644 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.938      ;
; 0.693 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.987      ;
; 0.709 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.003      ;
; 0.712 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.006      ;
; 0.721 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.721 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.721 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.723 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.140      ;
; 0.723 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.017      ;
; 0.724 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.019      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.769 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.186      ;
; 0.775 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.191      ;
; 0.782 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.199      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.089      ;
; 0.797 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.214      ;
; 0.810 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.227      ;
; 0.811 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.227      ;
; 0.830 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.247      ;
; 0.834 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.250      ;
; 0.837 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.254      ;
; 0.860 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.277      ;
; 0.862 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.279      ;
; 0.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.282      ;
; 0.868 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.285      ;
; 0.869 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.285      ;
; 0.869 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.286      ;
; 0.869 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.286      ;
; 0.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.287      ;
; 0.872 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.289      ;
; 0.873 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.289      ;
; 0.892 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.186      ;
; 0.898 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.193      ;
; 0.908 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.325      ;
; 0.932 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.226      ;
; 0.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.233      ;
; 0.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.238      ;
; 0.953 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.249      ;
; 0.963 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.254      ;
; 0.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.268      ;
; 0.979 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.125      ;
; 0.987 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.133      ;
; 0.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.286      ;
; 0.993 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.287      ;
; 1.012 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.158      ;
; 1.020 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.312      ;
; 1.021 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.313      ;
; 1.022 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.314      ;
; 1.032 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.324      ;
; 1.035 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.329      ;
; 1.038 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.456      ;
; 1.047 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.340      ;
; 1.063 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.357      ;
; 1.063 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.357      ;
; 1.063 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.357      ;
; 1.071 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.364      ;
; 1.071 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.364      ;
; 1.073 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.366      ;
; 1.075 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.369      ;
; 1.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.377      ;
; 1.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.377      ;
; 1.084 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.378      ;
; 1.084 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.378      ;
; 1.085 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.379      ;
; 1.092 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.508      ;
; 1.099 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.516      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 22.846 ns




+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 112.59 MHz ; 112.59 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 408.66 MHz ; 402.09 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.245 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.579 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.444 ; 0.000         ;
; CLOCK_50                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.245 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.111     ; 1.921      ;
; 0.356 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.101     ; 2.110      ;
; 0.479 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.693      ;
; 0.697 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.763      ;
; 0.753 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.422      ;
; 0.762 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.413      ;
; 0.827 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.345      ;
; 0.856 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.607      ;
; 0.890 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.161      ;
; 0.903 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.716      ;
; 0.910 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.553      ;
; 0.913 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.138      ;
; 0.917 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.703      ;
; 0.921 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.699      ;
; 0.921 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.699      ;
; 0.922 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.542      ;
; 0.922 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.698      ;
; 0.930 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.607      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.106      ;
; 0.955 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.156     ; 1.583      ;
; 0.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.576      ;
; 0.967 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.654      ;
; 0.968 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.653      ;
; 0.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.651      ;
; 0.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.564      ;
; 0.987 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.477      ;
; 1.004 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.460      ;
; 1.006 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.457      ;
; 1.103 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.516      ;
; 1.112 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.507      ;
; 1.133 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.488      ;
; 1.164 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.456      ;
; 1.164 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.456      ;
; 1.167 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.453      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.368      ;
; 1.172 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.365      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.362      ;
; 1.181 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.356      ;
; 1.183 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.353      ;
; 1.225 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.396      ;
; 1.231 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.305      ;
; 1.231 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.305      ;
; 1.231 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.305      ;
; 1.231 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.389      ;
; 1.232 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.305      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.387      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.386      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.386      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.300      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.300      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.301      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.300      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.300      ;
; 1.242 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.295      ;
; 1.243 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.293      ;
; 1.243 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.376      ;
; 1.246 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.375      ;
; 1.246 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.375      ;
; 1.247 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.374      ;
; 1.247 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.374      ;
; 1.248 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.373      ;
; 1.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.284      ;
; 1.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.355      ;
; 1.278 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.341      ;
; 1.279 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.340      ;
; 1.280 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.339      ;
; 1.284 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.253      ;
; 1.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.328      ;
; 1.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.326      ;
; 1.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.326      ;
; 1.305 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.319      ;
; 1.308 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.313      ;
; 1.324 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.300      ;
; 1.326 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.071     ; 1.297      ;
; 1.332 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.289      ;
; 1.358 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.179      ;
; 1.370 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.251      ;
; 1.384 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.152      ;
; 1.386 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.150      ;
; 1.387 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.150      ;
; 1.392 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.144      ;
; 1.395 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.142      ;
; 1.396 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.140      ;
; 1.408 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.129      ;
; 1.445 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.175      ;
; 1.525 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.095      ;
; 1.551 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.070      ;
; 1.554 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.067      ;
; 1.593 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.028      ;
; 1.593 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.028      ;
; 1.595 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.026      ;
; 1.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.025      ;
; 1.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.024      ;
; 1.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.019      ;
; 1.603 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.017      ;
; 1.632 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 0.989      ;
; 1.651 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 0.969      ;
; 1.651 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 0.970      ;
; 1.651 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 0.969      ;
; 1.652 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 0.968      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.579 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.794      ;
; 4.584 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.814      ;
; 4.661 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.415     ; 8.387      ;
; 4.700 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 8.349      ;
; 4.723 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.451     ; 8.289      ;
; 4.737 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.098     ; 8.628      ;
; 4.834 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.564      ;
; 4.845 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 8.204      ;
; 4.883 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.508      ;
; 4.890 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.415     ; 8.158      ;
; 4.903 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 8.491      ;
; 4.909 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.489      ;
; 4.914 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.457      ;
; 4.930 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.441      ;
; 4.962 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.451     ; 8.050      ;
; 4.978 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.393      ;
; 4.985 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 8.409      ;
; 5.036 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.451     ; 7.976      ;
; 5.037 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.419     ; 8.007      ;
; 5.037 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.451     ; 7.975      ;
; 5.039 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.352      ;
; 5.040 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.976      ;
; 5.052 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.964      ;
; 5.052 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.964      ;
; 5.061 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.096     ; 8.306      ;
; 5.071 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.320      ;
; 5.074 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.435     ; 7.954      ;
; 5.075 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.093     ; 8.295      ;
; 5.092 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.449     ; 7.922      ;
; 5.093 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[12]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.449     ; 7.921      ;
; 5.102 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.271      ;
; 5.104 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.930      ;
; 5.105 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.929      ;
; 5.106 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.928      ;
; 5.108 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.926      ;
; 5.117 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.419     ; 7.927      ;
; 5.118 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.457     ; 7.888      ;
; 5.141 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.232      ;
; 5.159 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.239      ;
; 5.176 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 8.221      ;
; 5.185 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[81]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.422     ; 7.856      ;
; 5.192 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.092     ; 8.179      ;
; 5.193 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 8.201      ;
; 5.199 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.192      ;
; 5.200 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.198      ;
; 5.217 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[56]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.823      ;
; 5.226 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[161] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.431     ; 7.806      ;
; 5.227 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.164      ;
; 5.244 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[27]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.431     ; 7.788      ;
; 5.245 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.089     ; 8.129      ;
; 5.246 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[19]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.431     ; 7.786      ;
; 5.262 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[63]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.778      ;
; 5.262 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[71]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.778      ;
; 5.262 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.099     ; 8.102      ;
; 5.266 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.130      ;
; 5.271 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[105] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 7.778      ;
; 5.272 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[97]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 7.777      ;
; 5.274 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[191] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.426     ; 7.763      ;
; 5.275 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.451     ; 7.737      ;
; 5.276 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.451     ; 7.736      ;
; 5.279 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.737      ;
; 5.286 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.086      ;
; 5.291 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.725      ;
; 5.291 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.447     ; 7.725      ;
; 5.297 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.451     ; 7.715      ;
; 5.303 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.093     ; 8.067      ;
; 5.314 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[219] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 7.731      ;
; 5.317 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[11]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 7.728      ;
; 5.325 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.073      ;
; 5.326 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.070      ;
; 5.331 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.449     ; 7.683      ;
; 5.332 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[12]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.449     ; 7.682      ;
; 5.335 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.038      ;
; 5.338 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.060      ;
; 5.341 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.097     ; 8.025      ;
; 5.343 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.691      ;
; 5.344 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.690      ;
; 5.345 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.689      ;
; 5.347 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.687      ;
; 5.349 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.069     ; 8.045      ;
; 5.355 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.036      ;
; 5.356 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.422     ; 7.685      ;
; 5.356 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.017      ;
; 5.357 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[89]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.422     ; 7.684      ;
; 5.363 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[79]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.677      ;
; 5.367 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[61]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.673      ;
; 5.367 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a2~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.435     ; 7.661      ;
; 5.387 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.435     ; 7.641      ;
; 5.388 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.445     ; 7.630      ;
; 5.388 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.435     ; 7.640      ;
; 5.389 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.445     ; 7.629      ;
; 5.391 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[109] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 7.658      ;
; 5.391 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.431     ; 7.641      ;
; 5.394 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.002      ;
; 5.395 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 8.002      ;
; 5.397 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[9]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 7.648      ;
; 5.397 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[101] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 7.652      ;
; 5.397 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.001      ;
; 5.398 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 7.999      ;
; 5.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[153] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.431     ; 7.632      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                            ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                              ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                              ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                          ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fs_timing_reg                                                                                    ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                            ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                             ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|request_reg                                                                         ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                               ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                               ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                              ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|request_reg                                                                  ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.WHITELAMP                                                          ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|hsync_reg                                                                    ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|hblank_reg                                                                   ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|vec_y_reg                                                                    ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[15]                                                               ; video_syncgen:u_vga|cb_rgb_reg[15]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[16]                                                               ; video_syncgen:u_vga|cb_rgb_reg[16]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                               ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                               ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|x_enable_reg                                                                 ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[23]                                                               ; video_syncgen:u_vga|cb_rgb_reg[23]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                          ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                          ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RED                                                                ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.GREEN                                                              ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.CYAN                                                               ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.MAGENTA                                                            ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                          ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                          ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                          ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.GRAY                                                               ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                          ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.BLUE                                                               ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.BLUELAMP                                                           ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|y_enable_reg                                                                 ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|vsync_reg                                                                    ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|vblank_reg                                                                   ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                           ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; melodychime:u_chime|tempo_led_reg                                                                ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; ms_counter_reg[0]                                                                                ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.425 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.080      ;
; 0.444 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[1] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.099      ;
; 0.448 ; melodychime:u_chime|start_in_reg[1]                                                              ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[24]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[30]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.732      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[2]                                                                       ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[10]                                                                      ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[12]                                                                      ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[13]                                                                      ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[57]                                                                      ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[58]                                                                      ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[59]                                                                      ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[32]                                                                      ; hdmi_tx:u_tx|active_reg[31]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[33]                                                                      ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[36]                                                                      ; hdmi_tx:u_tx|active_reg[35]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[52]                                                                      ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[9]                                                                       ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[55]                                                                      ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[60]                                                                      ; hdmi_tx:u_tx|active_reg[59]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[62]                                                                      ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[0]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[20]                                                                      ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[21]                                                                      ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[22]                                                                      ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[26]                                                                      ; hdmi_tx:u_tx|active_reg[25]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[28]                                                                      ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[35]                                                                      ; hdmi_tx:u_tx|active_reg[34]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.415 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.504 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.773      ;
; 0.504 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.773      ;
; 0.505 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.774      ;
; 0.578 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 0.956      ;
; 0.578 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 0.956      ;
; 0.579 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 0.956      ;
; 0.582 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 0.959      ;
; 0.583 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 0.960      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.618 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.887      ;
; 0.625 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.894      ;
; 0.630 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.898      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.910      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.910      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.910      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.912      ;
; 0.644 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.913      ;
; 0.673 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.051      ;
; 0.690 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.071      ;
; 0.702 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.079      ;
; 0.705 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.083      ;
; 0.715 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.984      ;
; 0.720 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.096      ;
; 0.736 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.112      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.117      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.118      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.119      ;
; 0.749 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.127      ;
; 0.761 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.138      ;
; 0.771 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.148      ;
; 0.773 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.151      ;
; 0.775 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.152      ;
; 0.783 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.160      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.162      ;
; 0.786 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.163      ;
; 0.788 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.166      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.166      ;
; 0.790 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.167      ;
; 0.797 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.066      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.191      ;
; 0.825 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.094      ;
; 0.830 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.099      ;
; 0.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.101      ;
; 0.836 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.107      ;
; 0.846 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.117      ;
; 0.852 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.119      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.135      ;
; 0.881 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.150      ;
; 0.883 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.152      ;
; 0.893 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.021      ;
; 0.907 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.175      ;
; 0.908 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.176      ;
; 0.908 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.176      ;
; 0.913 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.041      ;
; 0.916 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.044      ;
; 0.918 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.185      ;
; 0.920 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.298      ;
; 0.927 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.195      ;
; 0.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.212      ;
; 0.944 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.213      ;
; 0.944 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.213      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.214      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.217      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.217      ;
; 0.956 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.225      ;
; 0.959 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.228      ;
; 0.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.240      ;
; 0.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.240      ;
; 0.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.241      ;
; 0.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.242      ;
; 0.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.242      ;
; 0.975 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.351      ;
; 0.978 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.356      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.070 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.546 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.044 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.151 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.692 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.464 ; 0.000         ;
; CLOCK_50                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.546 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.064     ; 0.880      ;
; 1.666 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.054     ; 0.911      ;
; 1.715 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.718      ;
; 1.734 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.061     ; 0.836      ;
; 1.758 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.674      ;
; 1.788 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.644      ;
; 1.827 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.604      ;
; 1.835 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.807      ;
; 1.839 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.803      ;
; 1.840 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.802      ;
; 1.842 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.800      ;
; 1.849 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.792      ;
; 1.854 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.719      ;
; 1.857 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 0.739      ;
; 1.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.785      ;
; 1.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.785      ;
; 1.861 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.782      ;
; 1.862 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 0.734      ;
; 1.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.515      ;
; 1.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.725      ;
; 1.872 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.509      ;
; 1.877 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.504      ;
; 1.878 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.695      ;
; 1.879 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.694      ;
; 1.890 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.683      ;
; 1.892 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.681      ;
; 1.898 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.675      ;
; 1.905 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 0.691      ;
; 1.937 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.704      ;
; 1.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.698      ;
; 1.946 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.695      ;
; 1.959 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.636      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.634      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.681      ;
; 1.962 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.680      ;
; 1.966 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.629      ;
; 1.969 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.626      ;
; 1.969 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.673      ;
; 1.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.625      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.622      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.622      ;
; 1.975 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.620      ;
; 1.975 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.620      ;
; 1.976 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.619      ;
; 1.977 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.618      ;
; 1.977 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.618      ;
; 1.979 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.616      ;
; 1.982 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.613      ;
; 1.986 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.609      ;
; 1.988 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.607      ;
; 1.988 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.654      ;
; 1.996 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.647      ;
; 1.997 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.646      ;
; 1.997 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.646      ;
; 1.999 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.644      ;
; 1.999 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.644      ;
; 1.999 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.644      ;
; 2.000 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.643      ;
; 2.001 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.642      ;
; 2.009 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.634      ;
; 2.011 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.630      ;
; 2.012 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.630      ;
; 2.016 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.625      ;
; 2.017 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.624      ;
; 2.018 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.623      ;
; 2.023 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 0.573      ;
; 2.031 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 0.565      ;
; 2.033 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.610      ;
; 2.034 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.609      ;
; 2.038 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.605      ;
; 2.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.545      ;
; 2.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 0.546      ;
; 2.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.593      ;
; 2.051 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.589      ;
; 2.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.543      ;
; 2.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.543      ;
; 2.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.543      ;
; 2.055 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.540      ;
; 2.055 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.587      ;
; 2.062 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.581      ;
; 2.066 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.577      ;
; 2.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.528      ;
; 2.080 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.563      ;
; 2.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.512      ;
; 2.105 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.537      ;
; 2.129 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.513      ;
; 2.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.512      ;
; 2.132 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.510      ;
; 2.172 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.471      ;
; 2.173 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.469      ;
; 2.175 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.467      ;
; 2.175 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.467      ;
; 2.176 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.466      ;
; 2.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.463      ;
; 2.181 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.460      ;
; 2.188 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.454      ;
; 2.192 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.450      ;
; 2.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.449      ;
; 2.194 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.448      ;
; 2.194 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.448      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 9.044 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 4.361      ;
; 9.260 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.053     ; 4.135      ;
; 9.286 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.051     ; 4.111      ;
; 9.301 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 4.104      ;
; 9.318 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 4.097      ;
; 9.319 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 4.098      ;
; 9.349 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 4.056      ;
; 9.415 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.988      ;
; 9.421 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.994      ;
; 9.432 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.985      ;
; 9.438 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.980      ;
; 9.443 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.960      ;
; 9.444 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.055     ; 3.949      ;
; 9.445 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.958      ;
; 9.459 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.958      ;
; 9.461 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.956      ;
; 9.472 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.945      ;
; 9.480 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.934      ;
; 9.483 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.923      ;
; 9.496 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.909      ;
; 9.499 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.904      ;
; 9.502 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.911      ;
; 9.522 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.243     ; 3.683      ;
; 9.528 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.886      ;
; 9.537 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.056     ; 3.855      ;
; 9.547 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 3.854      ;
; 9.561 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.844      ;
; 9.566 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.852      ;
; 9.571 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.835      ;
; 9.576 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.838      ;
; 9.585 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.222     ; 3.641      ;
; 9.586 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.819      ;
; 9.591 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.826      ;
; 9.595 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.817      ;
; 9.597 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.052     ; 3.799      ;
; 9.605 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.808      ;
; 9.608 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.221     ; 3.619      ;
; 9.612 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.805      ;
; 9.612 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 3.789      ;
; 9.622 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.793      ;
; 9.622 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.790      ;
; 9.624 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.790      ;
; 9.627 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 3.774      ;
; 9.628 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.789      ;
; 9.629 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 3.772      ;
; 9.643 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.058     ; 3.747      ;
; 9.644 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.773      ;
; 9.644 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.773      ;
; 9.648 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.221     ; 3.579      ;
; 9.649 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[3]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 3.752      ;
; 9.650 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a3~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.243     ; 3.555      ;
; 9.653 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.761      ;
; 9.653 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[15]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.053     ; 3.742      ;
; 9.655 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.032     ; 3.761      ;
; 9.656 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.750      ;
; 9.657 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.747      ;
; 9.663 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.742      ;
; 9.664 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.243     ; 3.541      ;
; 9.665 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.243     ; 3.540      ;
; 9.667 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 3.733      ;
; 9.669 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.240     ; 3.539      ;
; 9.670 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.745      ;
; 9.670 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.748      ;
; 9.670 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.748      ;
; 9.671 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.231     ; 3.546      ;
; 9.672 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.240     ; 3.536      ;
; 9.672 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.231     ; 3.545      ;
; 9.672 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.240     ; 3.536      ;
; 9.672 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.231     ; 3.545      ;
; 9.674 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.231     ; 3.543      ;
; 9.676 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[10]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.056     ; 3.716      ;
; 9.679 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.724      ;
; 9.681 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[14]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.724      ;
; 9.682 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[13]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.051     ; 3.715      ;
; 9.683 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.222     ; 3.543      ;
; 9.685 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.718      ;
; 9.689 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.728      ;
; 9.691 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.241     ; 3.516      ;
; 9.692 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 3.708      ;
; 9.693 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[12]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.241     ; 3.514      ;
; 9.694 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.032     ; 3.722      ;
; 9.695 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.709      ;
; 9.698 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.714      ;
; 9.701 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.713      ;
; 9.701 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.709      ;
; 9.709 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.697      ;
; 9.711 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[15]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.704      ;
; 9.715 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.032     ; 3.701      ;
; 9.715 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.691      ;
; 9.715 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.042     ; 3.691      ;
; 9.720 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[23]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.683      ;
; 9.720 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 3.680      ;
; 9.722 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.048     ; 3.678      ;
; 9.723 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[4]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.045     ; 3.680      ;
; 9.728 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.686      ;
; 9.730 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.050     ; 3.668      ;
; 9.731 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.247     ; 3.470      ;
; 9.734 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[7]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 3.667      ;
; 9.734 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[10]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.678      ;
; 9.741 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.050     ; 3.657      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.151 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.159 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[1]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.174 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.505      ;
; 0.175 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.504      ;
; 0.177 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.182 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.513      ;
; 0.183 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.512      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[15]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[15]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[16]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[16]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[23]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[23]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[2]                                                                                                             ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[52]                                                                                                            ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[10]                                                                                                            ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[12]                                                                                                            ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[13]                                                                                                            ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[57]                                                                                                            ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[58]                                                                                                            ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; melodychime:u_chime|tempo_led_reg                                                                                                      ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ms_counter_reg[0]                                                                                                                      ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[20]                                                                                                            ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[21]                                                                                                            ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[22]                                                                                                            ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[26]                                                                                                            ; hdmi_tx:u_tx|active_reg[25]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[28]                                                                                                            ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[32]                                                                                                            ; hdmi_tx:u_tx|active_reg[31]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[33]                                                                                                            ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[36]                                                                                                            ; hdmi_tx:u_tx|active_reg[35]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[39]                                                                                                            ; hdmi_tx:u_tx|active_reg[38]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[41]                                                                                                            ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[45]                                                                                                            ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.223 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.415      ;
; 0.224 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.345      ;
; 0.225 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.416      ;
; 0.225 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.416      ;
; 0.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.417      ;
; 0.227 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.418      ;
; 0.227 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.348      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.442      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.261 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.453      ;
; 0.264 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.456      ;
; 0.267 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.394      ;
; 0.288 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.480      ;
; 0.289 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.480      ;
; 0.291 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.482      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.487      ;
; 0.297 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.489      ;
; 0.299 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.490      ;
; 0.301 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.492      ;
; 0.307 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.498      ;
; 0.310 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.503      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.504      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.504      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.506      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.506      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.506      ;
; 0.316 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.507      ;
; 0.319 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.510      ;
; 0.328 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.519      ;
; 0.351 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.473      ;
; 0.359 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.481      ;
; 0.367 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.489      ;
; 0.369 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.491      ;
; 0.375 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.496      ;
; 0.377 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.499      ;
; 0.381 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.500      ;
; 0.387 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.509      ;
; 0.396 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.588      ;
; 0.396 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.518      ;
; 0.397 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.457      ;
; 0.397 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.519      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.460      ;
; 0.406 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.528      ;
; 0.409 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.529      ;
; 0.410 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.530      ;
; 0.410 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.530      ;
; 0.412 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.603      ;
; 0.412 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.472      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.605      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.533      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.534      ;
; 0.417 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.539      ;
; 0.419 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.611      ;
; 0.419 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.540      ;
; 0.424 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.545      ;
; 0.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.547      ;
; 0.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.546      ;
; 0.426 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.548      ;
; 0.426 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.548      ;
; 0.429 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.551      ;
; 0.430 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.552      ;
; 0.431 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.553      ;
; 0.431 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.553      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 25.120 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.082 ; 0.151 ; N/A      ; N/A     ; 0.205               ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.020 ; 0.151 ; N/A      ; N/A     ; 6.444               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.082 ; 0.193 ; N/A      ; N/A     ; 0.205               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; RESET_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[27]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[15]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 46568    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 95       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 46568    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 95       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Mon Jan  2 18:04:17 2023
Info: Command: quartus_sta air_hdmi -c air_hdmi_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity hdmi_tx_audiopacket_submodule
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcm_fs_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcmdata_reg[*]}]
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *video_syncgen:*|scan_in_reg could not be matched with a register File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[1]} {u_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at peridot_air.sdc(22): u0|altpll_component|auto_generated|pll1|clk[0] could not be matched with a node File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 22
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(33): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 33
    Info (332050): create_generated_clock -name sdrclk_out_clock -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 33
Warning (332174): Ignored filter at peridot_air.sdc(34): sdrclk_out_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 34
Warning (332049): Ignored set_output_delay at peridot_air.sdc(34): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 34
    Info (332050): set_output_delay -clock sdrclk_out_clock 0 $sdrclk_ports File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 34
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(36): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 36
    Info (332050): create_generated_clock -name sdram_clock -offset $sdrclk_iodelay -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 36
Warning (332174): Ignored filter at peridot_air.sdc(37): sdram_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(37): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 37
    Info (332050): set_output_delay -clock sdram_clock -max $sdram_tsu [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(38): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 38
    Info (332050): set_output_delay -clock sdram_clock -min $sdram_th [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 38
Warning (332049): Ignored set_input_delay at peridot_air.sdc(39): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 39
    Info (332050): set_input_delay -clock sdram_clock [expr $sdram_tco - $sdrclk_period] [get_ports SDR_DQ\[*\]] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi/peridot_air.sdc Line: 39
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.082
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.082               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.020               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.464               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.446               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 22.846 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.245               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.579               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.415               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.444               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.070 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.546
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.546               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.044               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.464               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 25.120 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4804 megabytes
    Info: Processing ended: Mon Jan  2 18:04:21 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


