
sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063f8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08006580  08006580  00007580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065b0  080065b0  0000800c  2**0
                  CONTENTS
  4 .ARM          00000000  080065b0  080065b0  0000800c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080065b0  080065b0  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065b0  080065b0  000075b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080065b4  080065b4  000075b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080065b8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000800c  2**0
                  CONTENTS
 10 .bss          000002a0  2000000c  2000000c  0000800c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002ac  200002ac  0000800c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013aab  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003330  00000000  00000000  0001bae7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001228  00000000  00000000  0001ee18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000df0  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ff82  00000000  00000000  00020e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019fc5  00000000  00000000  00040db2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000beaef  00000000  00000000  0005ad77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00119866  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004ba0  00000000  00000000  001198ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0011e44c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006568 	.word	0x08006568

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006568 	.word	0x08006568

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009aa:	463b      	mov	r3, r7
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
 80009b8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80009ba:	4b35      	ldr	r3, [pc, #212]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009bc:	4a35      	ldr	r2, [pc, #212]	@ (8000a94 <MX_ADC2_Init+0xf0>)
 80009be:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009c0:	4b33      	ldr	r3, [pc, #204]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80009c6:	4b32      	ldr	r3, [pc, #200]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80009cc:	4b30      	ldr	r3, [pc, #192]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009ce:	2201      	movs	r2, #1
 80009d0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80009d2:	4b2f      	ldr	r3, [pc, #188]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80009d8:	4b2d      	ldr	r3, [pc, #180]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009da:	2200      	movs	r2, #0
 80009dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009e8:	2201      	movs	r2, #1
 80009ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009ec:	4b28      	ldr	r3, [pc, #160]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 80009f2:	4b27      	ldr	r3, [pc, #156]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009f4:	2203      	movs	r2, #3
 80009f6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80009f8:	4b25      	ldr	r3, [pc, #148]	@ (8000a90 <MX_ADC2_Init+0xec>)
 80009fa:	2201      	movs	r2, #1
 80009fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a00:	4b23      	ldr	r3, [pc, #140]	@ (8000a90 <MX_ADC2_Init+0xec>)
 8000a02:	2204      	movs	r2, #4
 8000a04:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000a06:	4b22      	ldr	r3, [pc, #136]	@ (8000a90 <MX_ADC2_Init+0xec>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a0c:	4b20      	ldr	r3, [pc, #128]	@ (8000a90 <MX_ADC2_Init+0xec>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000a12:	481f      	ldr	r0, [pc, #124]	@ (8000a90 <MX_ADC2_Init+0xec>)
 8000a14:	f000 fe76 	bl	8001704 <HAL_ADC_Init>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000a1e:	f000 fb15 	bl	800104c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a22:	2301      	movs	r3, #1
 8000a24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a26:	2301      	movs	r3, #1
 8000a28:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8000a2e:	2307      	movs	r3, #7
 8000a30:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a3a:	463b      	mov	r3, r7
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4814      	ldr	r0, [pc, #80]	@ (8000a90 <MX_ADC2_Init+0xec>)
 8000a40:	f001 f95c 	bl	8001cfc <HAL_ADC_ConfigChannel>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000a4a:	f000 faff 	bl	800104c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a52:	2302      	movs	r3, #2
 8000a54:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a56:	463b      	mov	r3, r7
 8000a58:	4619      	mov	r1, r3
 8000a5a:	480d      	ldr	r0, [pc, #52]	@ (8000a90 <MX_ADC2_Init+0xec>)
 8000a5c:	f001 f94e 	bl	8001cfc <HAL_ADC_ConfigChannel>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_ADC2_Init+0xc6>
  {
    Error_Handler();
 8000a66:	f000 faf1 	bl	800104c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a72:	463b      	mov	r3, r7
 8000a74:	4619      	mov	r1, r3
 8000a76:	4806      	ldr	r0, [pc, #24]	@ (8000a90 <MX_ADC2_Init+0xec>)
 8000a78:	f001 f940 	bl	8001cfc <HAL_ADC_ConfigChannel>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_ADC2_Init+0xe2>
  {
    Error_Handler();
 8000a82:	f000 fae3 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000a86:	bf00      	nop
 8000a88:	3718      	adds	r7, #24
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	20000028 	.word	0x20000028
 8000a94:	50000100 	.word	0x50000100

08000a98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	@ 0x28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a29      	ldr	r2, [pc, #164]	@ (8000b5c <HAL_ADC_MspInit+0xc4>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d14c      	bne.n	8000b54 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000aba:	4b29      	ldr	r3, [pc, #164]	@ (8000b60 <HAL_ADC_MspInit+0xc8>)
 8000abc:	695b      	ldr	r3, [r3, #20]
 8000abe:	4a28      	ldr	r2, [pc, #160]	@ (8000b60 <HAL_ADC_MspInit+0xc8>)
 8000ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac4:	6153      	str	r3, [r2, #20]
 8000ac6:	4b26      	ldr	r3, [pc, #152]	@ (8000b60 <HAL_ADC_MspInit+0xc8>)
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad2:	4b23      	ldr	r3, [pc, #140]	@ (8000b60 <HAL_ADC_MspInit+0xc8>)
 8000ad4:	695b      	ldr	r3, [r3, #20]
 8000ad6:	4a22      	ldr	r2, [pc, #136]	@ (8000b60 <HAL_ADC_MspInit+0xc8>)
 8000ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000adc:	6153      	str	r3, [r2, #20]
 8000ade:	4b20      	ldr	r3, [pc, #128]	@ (8000b60 <HAL_ADC_MspInit+0xc8>)
 8000ae0:	695b      	ldr	r3, [r3, #20]
 8000ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN1
    PA5     ------> ADC2_IN2
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000aea:	2370      	movs	r3, #112	@ 0x70
 8000aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aee:	2303      	movs	r3, #3
 8000af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af6:	f107 0314 	add.w	r3, r7, #20
 8000afa:	4619      	mov	r1, r3
 8000afc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b00:	f002 fc22 	bl	8003348 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 8000b04:	4b17      	ldr	r3, [pc, #92]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b06:	4a18      	ldr	r2, [pc, #96]	@ (8000b68 <HAL_ADC_MspInit+0xd0>)
 8000b08:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b0a:	4b16      	ldr	r3, [pc, #88]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b10:	4b14      	ldr	r3, [pc, #80]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000b16:	4b13      	ldr	r3, [pc, #76]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b18:	2280      	movs	r2, #128	@ 0x80
 8000b1a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b22:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b24:	4b0f      	ldr	r3, [pc, #60]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b2a:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b2e:	2220      	movs	r2, #32
 8000b30:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000b32:	4b0c      	ldr	r3, [pc, #48]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000b38:	480a      	ldr	r0, [pc, #40]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b3a:	f002 fa52 	bl	8002fe2 <HAL_DMA_Init>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8000b44:	f000 fa82 	bl	800104c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4a06      	ldr	r2, [pc, #24]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b4c:	639a      	str	r2, [r3, #56]	@ 0x38
 8000b4e:	4a05      	ldr	r2, [pc, #20]	@ (8000b64 <HAL_ADC_MspInit+0xcc>)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000b54:	bf00      	nop
 8000b56:	3728      	adds	r7, #40	@ 0x28
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	50000100 	.word	0x50000100
 8000b60:	40021000 	.word	0x40021000
 8000b64:	20000078 	.word	0x20000078
 8000b68:	40020408 	.word	0x40020408

08000b6c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000b70:	4b17      	ldr	r3, [pc, #92]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000b72:	4a18      	ldr	r2, [pc, #96]	@ (8000bd4 <MX_CAN_Init+0x68>)
 8000b74:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000b76:	4b16      	ldr	r3, [pc, #88]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000b78:	2210      	movs	r2, #16
 8000b7a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000b7c:	4b14      	ldr	r3, [pc, #80]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000b82:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000b88:	4b11      	ldr	r3, [pc, #68]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000b8a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000b8e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000b90:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000b92:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000b96:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000b98:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000baa:	4b09      	ldr	r3, [pc, #36]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000bb6:	4b06      	ldr	r3, [pc, #24]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000bbc:	4804      	ldr	r0, [pc, #16]	@ (8000bd0 <MX_CAN_Init+0x64>)
 8000bbe:	f001 fcb7 	bl	8002530 <HAL_CAN_Init>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000bc8:	f000 fa40 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000bcc:	bf00      	nop
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	200000bc 	.word	0x200000bc
 8000bd4:	40006400 	.word	0x40006400

08000bd8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b08a      	sub	sp, #40	@ 0x28
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a20      	ldr	r2, [pc, #128]	@ (8000c78 <HAL_CAN_MspInit+0xa0>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d139      	bne.n	8000c6e <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000bfa:	4b20      	ldr	r3, [pc, #128]	@ (8000c7c <HAL_CAN_MspInit+0xa4>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	4a1f      	ldr	r2, [pc, #124]	@ (8000c7c <HAL_CAN_MspInit+0xa4>)
 8000c00:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c04:	61d3      	str	r3, [r2, #28]
 8000c06:	4b1d      	ldr	r3, [pc, #116]	@ (8000c7c <HAL_CAN_MspInit+0xa4>)
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c12:	4b1a      	ldr	r3, [pc, #104]	@ (8000c7c <HAL_CAN_MspInit+0xa4>)
 8000c14:	695b      	ldr	r3, [r3, #20]
 8000c16:	4a19      	ldr	r2, [pc, #100]	@ (8000c7c <HAL_CAN_MspInit+0xa4>)
 8000c18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c1c:	6153      	str	r3, [r2, #20]
 8000c1e:	4b17      	ldr	r3, [pc, #92]	@ (8000c7c <HAL_CAN_MspInit+0xa4>)
 8000c20:	695b      	ldr	r3, [r3, #20]
 8000c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000c2a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c30:	2302      	movs	r3, #2
 8000c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c38:	2303      	movs	r3, #3
 8000c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000c3c:	2309      	movs	r3, #9
 8000c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c40:	f107 0314 	add.w	r3, r7, #20
 8000c44:	4619      	mov	r1, r3
 8000c46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c4a:	f002 fb7d 	bl	8003348 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2100      	movs	r1, #0
 8000c52:	2014      	movs	r0, #20
 8000c54:	f002 f98f 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8000c58:	2014      	movs	r0, #20
 8000c5a:	f002 f9a8 	bl	8002fae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2100      	movs	r1, #0
 8000c62:	2015      	movs	r0, #21
 8000c64:	f002 f987 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8000c68:	2015      	movs	r0, #21
 8000c6a:	f002 f9a0 	bl	8002fae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8000c6e:	bf00      	nop
 8000c70:	3728      	adds	r7, #40	@ 0x28
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40006400 	.word	0x40006400
 8000c7c:	40021000 	.word	0x40021000

08000c80 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c86:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb8 <MX_DMA_Init+0x38>)
 8000c88:	695b      	ldr	r3, [r3, #20]
 8000c8a:	4a0b      	ldr	r2, [pc, #44]	@ (8000cb8 <MX_DMA_Init+0x38>)
 8000c8c:	f043 0302 	orr.w	r3, r3, #2
 8000c90:	6153      	str	r3, [r2, #20]
 8000c92:	4b09      	ldr	r3, [pc, #36]	@ (8000cb8 <MX_DMA_Init+0x38>)
 8000c94:	695b      	ldr	r3, [r3, #20]
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2038      	movs	r0, #56	@ 0x38
 8000ca4:	f002 f967 	bl	8002f76 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000ca8:	2038      	movs	r0, #56	@ 0x38
 8000caa:	f002 f980 	bl	8002fae <HAL_NVIC_EnableIRQ>

}
 8000cae:	bf00      	nop
 8000cb0:	3708      	adds	r7, #8
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	40021000 	.word	0x40021000

08000cbc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b08a      	sub	sp, #40	@ 0x28
 8000cc0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc2:	f107 0314 	add.w	r3, r7, #20
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	605a      	str	r2, [r3, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	60da      	str	r2, [r3, #12]
 8000cd0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cd2:	4b2b      	ldr	r3, [pc, #172]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000cd4:	695b      	ldr	r3, [r3, #20]
 8000cd6:	4a2a      	ldr	r2, [pc, #168]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000cd8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cdc:	6153      	str	r3, [r2, #20]
 8000cde:	4b28      	ldr	r3, [pc, #160]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000ce0:	695b      	ldr	r3, [r3, #20]
 8000ce2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b25      	ldr	r3, [pc, #148]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000cec:	695b      	ldr	r3, [r3, #20]
 8000cee:	4a24      	ldr	r2, [pc, #144]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000cf0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cf4:	6153      	str	r3, [r2, #20]
 8000cf6:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000cf8:	695b      	ldr	r3, [r3, #20]
 8000cfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cfe:	60fb      	str	r3, [r7, #12]
 8000d00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d02:	4b1f      	ldr	r3, [pc, #124]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	4a1e      	ldr	r2, [pc, #120]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000d08:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d0c:	6153      	str	r3, [r2, #20]
 8000d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000d10:	695b      	ldr	r3, [r3, #20]
 8000d12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d16:	60bb      	str	r3, [r7, #8]
 8000d18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d1a:	4b19      	ldr	r3, [pc, #100]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000d1c:	695b      	ldr	r3, [r3, #20]
 8000d1e:	4a18      	ldr	r2, [pc, #96]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000d20:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000d24:	6153      	str	r3, [r2, #20]
 8000d26:	4b16      	ldr	r3, [pc, #88]	@ (8000d80 <MX_GPIO_Init+0xc4>)
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2104      	movs	r1, #4
 8000d36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d3a:	f002 fc97 	bl	800366c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d3e:	2304      	movs	r3, #4
 8000d40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d42:	2301      	movs	r3, #1
 8000d44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4e:	f107 0314 	add.w	r3, r7, #20
 8000d52:	4619      	mov	r1, r3
 8000d54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d58:	f002 faf6 	bl	8003348 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000d5c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000d60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d62:	2300      	movs	r3, #0
 8000d64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d66:	2301      	movs	r3, #1
 8000d68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d6a:	f107 0314 	add.w	r3, r7, #20
 8000d6e:	4619      	mov	r1, r3
 8000d70:	4804      	ldr	r0, [pc, #16]	@ (8000d84 <MX_GPIO_Init+0xc8>)
 8000d72:	f002 fae9 	bl	8003348 <HAL_GPIO_Init>

}
 8000d76:	bf00      	nop
 8000d78:	3728      	adds	r7, #40	@ 0x28
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	40021000 	.word	0x40021000
 8000d84:	48000800 	.word	0x48000800

08000d88 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000d8e:	4a1c      	ldr	r2, [pc, #112]	@ (8000e00 <MX_I2C2_Init+0x78>)
 8000d90:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00201D2B;
 8000d92:	4b1a      	ldr	r3, [pc, #104]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000d94:	4a1b      	ldr	r2, [pc, #108]	@ (8000e04 <MX_I2C2_Init+0x7c>)
 8000d96:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000d98:	4b18      	ldr	r3, [pc, #96]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d9e:	4b17      	ldr	r3, [pc, #92]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000da4:	4b15      	ldr	r3, [pc, #84]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000daa:	4b14      	ldr	r3, [pc, #80]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000db0:	4b12      	ldr	r3, [pc, #72]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000db6:	4b11      	ldr	r3, [pc, #68]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000dc2:	480e      	ldr	r0, [pc, #56]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000dc4:	f002 fc84 	bl	80036d0 <HAL_I2C_Init>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d001      	beq.n	8000dd2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000dce:	f000 f93d 	bl	800104c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	4809      	ldr	r0, [pc, #36]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000dd6:	f002 fd16 	bl	8003806 <HAL_I2CEx_ConfigAnalogFilter>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000de0:	f000 f934 	bl	800104c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000de4:	2100      	movs	r1, #0
 8000de6:	4805      	ldr	r0, [pc, #20]	@ (8000dfc <MX_I2C2_Init+0x74>)
 8000de8:	f002 fd58 	bl	800389c <HAL_I2CEx_ConfigDigitalFilter>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000df2:	f000 f92b 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	200000e4 	.word	0x200000e4
 8000e00:	40005800 	.word	0x40005800
 8000e04:	00201d2b 	.word	0x00201d2b

08000e08 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b08a      	sub	sp, #40	@ 0x28
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e10:	f107 0314 	add.w	r3, r7, #20
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	609a      	str	r2, [r3, #8]
 8000e1c:	60da      	str	r2, [r3, #12]
 8000e1e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a18      	ldr	r2, [pc, #96]	@ (8000e88 <HAL_I2C_MspInit+0x80>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d129      	bne.n	8000e7e <HAL_I2C_MspInit+0x76>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2a:	4b18      	ldr	r3, [pc, #96]	@ (8000e8c <HAL_I2C_MspInit+0x84>)
 8000e2c:	695b      	ldr	r3, [r3, #20]
 8000e2e:	4a17      	ldr	r2, [pc, #92]	@ (8000e8c <HAL_I2C_MspInit+0x84>)
 8000e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e34:	6153      	str	r3, [r2, #20]
 8000e36:	4b15      	ldr	r3, [pc, #84]	@ (8000e8c <HAL_I2C_MspInit+0x84>)
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e3e:	613b      	str	r3, [r7, #16]
 8000e40:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PA9     ------> I2C2_SCL
    PA10     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000e42:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e48:	2312      	movs	r3, #18
 8000e4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e50:	2303      	movs	r3, #3
 8000e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000e54:	2304      	movs	r3, #4
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e62:	f002 fa71 	bl	8003348 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000e66:	4b09      	ldr	r3, [pc, #36]	@ (8000e8c <HAL_I2C_MspInit+0x84>)
 8000e68:	69db      	ldr	r3, [r3, #28]
 8000e6a:	4a08      	ldr	r2, [pc, #32]	@ (8000e8c <HAL_I2C_MspInit+0x84>)
 8000e6c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000e70:	61d3      	str	r3, [r2, #28]
 8000e72:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_I2C_MspInit+0x84>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000e7e:	bf00      	nop
 8000e80:	3728      	adds	r7, #40	@ 0x28
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	40005800 	.word	0x40005800
 8000e8c:	40021000 	.word	0x40021000

08000e90 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){  //1s
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d106      	bne.n	8000eae <HAL_TIM_PeriodElapsedCallback+0x1e>
		canTemp();
 8000ea0:	f005 faa4 	bl	80063ec <canTemp>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8000ea4:	2104      	movs	r1, #4
 8000ea6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eaa:	f002 fbf7 	bl	800369c <HAL_GPIO_TogglePin>
	}
	if(htim == &htim4){ //0.2s
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d105      	bne.n	8000ec2 <HAL_TIM_PeriodElapsedCallback+0x32>
		RPM[0] = 0;
 8000eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	801a      	strh	r2, [r3, #0]
		RPM[1] = 0;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	805a      	strh	r2, [r3, #2]
	}
	if(htim ==  &htim3){ //0.01s
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a07      	ldr	r2, [pc, #28]	@ (8000ee4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d101      	bne.n	8000ece <HAL_TIM_PeriodElapsedCallback+0x3e>
		canRPM();
 8000eca:	f005 fa2b 	bl	8006324 <canRPM>
	}
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000184 	.word	0x20000184
 8000edc:	2000021c 	.word	0x2000021c
 8000ee0:	2000026c 	.word	0x2000026c
 8000ee4:	200001d0 	.word	0x200001d0

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eec:	f000 fb86 	bl	80015fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef0:	f000 f84a 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef4:	f7ff fee2 	bl	8000cbc <MX_GPIO_Init>
  MX_DMA_Init();
 8000ef8:	f7ff fec2 	bl	8000c80 <MX_DMA_Init>
  MX_CAN_Init();
 8000efc:	f7ff fe36 	bl	8000b6c <MX_CAN_Init>
  MX_TIM2_Init();
 8000f00:	f000 f9bc 	bl	800127c <MX_TIM2_Init>
  MX_I2C2_Init();
 8000f04:	f7ff ff40 	bl	8000d88 <MX_I2C2_Init>
  MX_ADC2_Init();
 8000f08:	f7ff fd4c 	bl	80009a4 <MX_ADC2_Init>
  MX_TIM1_Init();
 8000f0c:	f000 f950 	bl	80011b0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000f10:	f000 fa52 	bl	80013b8 <MX_TIM4_Init>
  MX_TIM3_Init();
 8000f14:	f000 fa00 	bl	8001318 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  binCode();
 8000f18:	f005 fabe 	bl	8006498 <binCode>
  HAL_CAN_Start(&hcan);
 8000f1c:	4812      	ldr	r0, [pc, #72]	@ (8000f68 <main+0x80>)
 8000f1e:	f001 fc02 	bl	8002726 <HAL_CAN_Start>

  __HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE); //garante que ao acordar do uC a interrupo do timer no sera gerada
 8000f22:	4b12      	ldr	r3, [pc, #72]	@ (8000f6c <main+0x84>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	f06f 0201 	mvn.w	r2, #1
 8000f2a:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim2);
 8000f2c:	480f      	ldr	r0, [pc, #60]	@ (8000f6c <main+0x84>)
 8000f2e:	f004 f917 	bl	8005160 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8000f32:	480f      	ldr	r0, [pc, #60]	@ (8000f70 <main+0x88>)
 8000f34:	f004 f914 	bl	8005160 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000f38:	480e      	ldr	r0, [pc, #56]	@ (8000f74 <main+0x8c>)
 8000f3a:	f004 f911 	bl	8005160 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 8000f3e:	2104      	movs	r1, #4
 8000f40:	480d      	ldr	r0, [pc, #52]	@ (8000f78 <main+0x90>)
 8000f42:	f004 f9cf 	bl	80052e4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 8000f46:	2108      	movs	r1, #8
 8000f48:	480b      	ldr	r0, [pc, #44]	@ (8000f78 <main+0x90>)
 8000f4a:	f004 f9cb 	bl	80052e4 <HAL_TIM_IC_Start_IT>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adcRaw, 3);
 8000f4e:	2203      	movs	r2, #3
 8000f50:	490a      	ldr	r1, [pc, #40]	@ (8000f7c <main+0x94>)
 8000f52:	480b      	ldr	r0, [pc, #44]	@ (8000f80 <main+0x98>)
 8000f54:	f000 fdb6 	bl	8001ac4 <HAL_ADC_Start_DMA>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(readyFlag){
 8000f58:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <main+0x9c>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0fa      	beq.n	8000f58 <main+0x70>
		  calcularRPM();
 8000f62:	f005 f969 	bl	8006238 <calcularRPM>
	  if(readyFlag){
 8000f66:	e7f7      	b.n	8000f58 <main+0x70>
 8000f68:	200000bc 	.word	0x200000bc
 8000f6c:	20000184 	.word	0x20000184
 8000f70:	2000021c 	.word	0x2000021c
 8000f74:	200001d0 	.word	0x200001d0
 8000f78:	20000138 	.word	0x20000138
 8000f7c:	200002a4 	.word	0x200002a4
 8000f80:	20000028 	.word	0x20000028
 8000f84:	20000290 	.word	0x20000290

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b09e      	sub	sp, #120	@ 0x78
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000f92:	2228      	movs	r2, #40	@ 0x28
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f005 faba 	bl	8006510 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fac:	463b      	mov	r3, r7
 8000fae:	223c      	movs	r2, #60	@ 0x3c
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f005 faac 	bl	8006510 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fbc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fc0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fca:	2310      	movs	r3, #16
 8000fcc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fd2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fd6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000fd8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000fdc:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fde:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f002 fca6 	bl	8003934 <HAL_RCC_OscConfig>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000fee:	f000 f82d 	bl	800104c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ffe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001002:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001004:	2300      	movs	r3, #0
 8001006:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001008:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800100c:	2102      	movs	r1, #2
 800100e:	4618      	mov	r0, r3
 8001010:	f003 fcce 	bl	80049b0 <HAL_RCC_ClockConfig>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800101a:	f000 f817 	bl	800104c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_TIM1
 800101e:	f44f 5386 	mov.w	r3, #4288	@ 0x10c0
 8001022:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001024:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001028:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_HSI;
 800102a:	2300      	movs	r3, #0
 800102c:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800102e:	2300      	movs	r3, #0
 8001030:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001032:	463b      	mov	r3, r7
 8001034:	4618      	mov	r0, r3
 8001036:	f003 fe8b 	bl	8004d50 <HAL_RCCEx_PeriphCLKConfig>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8001040:	f000 f804 	bl	800104c <Error_Handler>
  }
}
 8001044:	bf00      	nop
 8001046:	3778      	adds	r7, #120	@ 0x78
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001050:	b672      	cpsid	i
}
 8001052:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001054:	bf00      	nop
 8001056:	e7fd      	b.n	8001054 <Error_Handler+0x8>

08001058 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105e:	4b0f      	ldr	r3, [pc, #60]	@ (800109c <HAL_MspInit+0x44>)
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	4a0e      	ldr	r2, [pc, #56]	@ (800109c <HAL_MspInit+0x44>)
 8001064:	f043 0301 	orr.w	r3, r3, #1
 8001068:	6193      	str	r3, [r2, #24]
 800106a:	4b0c      	ldr	r3, [pc, #48]	@ (800109c <HAL_MspInit+0x44>)
 800106c:	699b      	ldr	r3, [r3, #24]
 800106e:	f003 0301 	and.w	r3, r3, #1
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	4b09      	ldr	r3, [pc, #36]	@ (800109c <HAL_MspInit+0x44>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	4a08      	ldr	r2, [pc, #32]	@ (800109c <HAL_MspInit+0x44>)
 800107c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001080:	61d3      	str	r3, [r2, #28]
 8001082:	4b06      	ldr	r3, [pc, #24]	@ (800109c <HAL_MspInit+0x44>)
 8001084:	69db      	ldr	r3, [r3, #28]
 8001086:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr
 800109a:	bf00      	nop
 800109c:	40021000 	.word	0x40021000

080010a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <NMI_Handler+0x4>

080010a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <HardFault_Handler+0x4>

080010b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <MemManage_Handler+0x4>

080010b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <BusFault_Handler+0x4>

080010c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <UsageFault_Handler+0x4>

080010c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f6:	f000 fac7 	bl	8001688 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
	...

08001100 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001104:	4802      	ldr	r0, [pc, #8]	@ (8001110 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8001106:	f001 fc22 	bl	800294e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	200000bc 	.word	0x200000bc

08001114 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <CAN_RX1_IRQHandler+0x10>)
 800111a:	f001 fc18 	bl	800294e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200000bc 	.word	0x200000bc

08001128 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800112c:	4802      	ldr	r0, [pc, #8]	@ (8001138 <TIM1_CC_IRQHandler+0x10>)
 800112e:	f004 fa1b 	bl	8005568 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000138 	.word	0x20000138

0800113c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001140:	4802      	ldr	r0, [pc, #8]	@ (800114c <TIM2_IRQHandler+0x10>)
 8001142:	f004 fa11 	bl	8005568 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001146:	bf00      	nop
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	20000184 	.word	0x20000184

08001150 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001154:	4802      	ldr	r0, [pc, #8]	@ (8001160 <TIM3_IRQHandler+0x10>)
 8001156:	f004 fa07 	bl	8005568 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	200001d0 	.word	0x200001d0

08001164 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001168:	4802      	ldr	r0, [pc, #8]	@ (8001174 <TIM4_IRQHandler+0x10>)
 800116a:	f004 f9fd 	bl	8005568 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	2000021c 	.word	0x2000021c

08001178 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800117c:	4802      	ldr	r0, [pc, #8]	@ (8001188 <DMA2_Channel1_IRQHandler+0x10>)
 800117e:	f001 ffd6 	bl	800312e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000078 	.word	0x20000078

0800118c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001190:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <SystemInit+0x20>)
 8001192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001196:	4a05      	ldr	r2, [pc, #20]	@ (80011ac <SystemInit+0x20>)
 8001198:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800119c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011a0:	bf00      	nop
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b088      	sub	sp, #32
 80011b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011ce:	4b29      	ldr	r3, [pc, #164]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011d0:	4a29      	ldr	r2, [pc, #164]	@ (8001278 <MX_TIM1_Init+0xc8>)
 80011d2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 719;
 80011d4:	4b27      	ldr	r3, [pc, #156]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011d6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80011da:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011dc:	4b25      	ldr	r3, [pc, #148]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80011e2:	4b24      	ldr	r3, [pc, #144]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011e8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011ea:	4b22      	ldr	r3, [pc, #136]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011f0:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80011fc:	481d      	ldr	r0, [pc, #116]	@ (8001274 <MX_TIM1_Init+0xc4>)
 80011fe:	f004 f819 	bl	8005234 <HAL_TIM_IC_Init>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d001      	beq.n	800120c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001208:	f7ff ff20 	bl	800104c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800120c:	2300      	movs	r3, #0
 800120e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001210:	2300      	movs	r3, #0
 8001212:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001218:	f107 0314 	add.w	r3, r7, #20
 800121c:	4619      	mov	r1, r3
 800121e:	4815      	ldr	r0, [pc, #84]	@ (8001274 <MX_TIM1_Init+0xc4>)
 8001220:	f004 fee6 	bl	8005ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800122a:	f7ff ff0f 	bl	800104c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800122e:	2300      	movs	r3, #0
 8001230:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001232:	2301      	movs	r3, #1
 8001234:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800123e:	1d3b      	adds	r3, r7, #4
 8001240:	2204      	movs	r2, #4
 8001242:	4619      	mov	r1, r3
 8001244:	480b      	ldr	r0, [pc, #44]	@ (8001274 <MX_TIM1_Init+0xc4>)
 8001246:	f004 fa91 	bl	800576c <HAL_TIM_IC_ConfigChannel>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d001      	beq.n	8001254 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001250:	f7ff fefc 	bl	800104c <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001254:	1d3b      	adds	r3, r7, #4
 8001256:	2208      	movs	r2, #8
 8001258:	4619      	mov	r1, r3
 800125a:	4806      	ldr	r0, [pc, #24]	@ (8001274 <MX_TIM1_Init+0xc4>)
 800125c:	f004 fa86 	bl	800576c <HAL_TIM_IC_ConfigChannel>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 8001266:	f7ff fef1 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800126a:	bf00      	nop
 800126c:	3720      	adds	r7, #32
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000138 	.word	0x20000138
 8001278:	40012c00 	.word	0x40012c00

0800127c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b088      	sub	sp, #32
 8001280:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001282:	f107 0310 	add.w	r3, r7, #16
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001290:	1d3b      	adds	r3, r7, #4
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800129a:	4b1e      	ldr	r3, [pc, #120]	@ (8001314 <MX_TIM2_Init+0x98>)
 800129c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 80012a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012a4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80012a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80012b0:	4b18      	ldr	r3, [pc, #96]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b8:	4b16      	ldr	r3, [pc, #88]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012be:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012c4:	4813      	ldr	r0, [pc, #76]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012c6:	f003 fef3 	bl	80050b0 <HAL_TIM_Base_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80012d0:	f7ff febc 	bl	800104c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012d8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	4619      	mov	r1, r3
 80012e0:	480c      	ldr	r0, [pc, #48]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012e2:	f004 fadf 	bl	80058a4 <HAL_TIM_ConfigClockSource>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80012ec:	f7ff feae 	bl	800104c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012f0:	2300      	movs	r3, #0
 80012f2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	4619      	mov	r1, r3
 80012fc:	4805      	ldr	r0, [pc, #20]	@ (8001314 <MX_TIM2_Init+0x98>)
 80012fe:	f004 fe77 	bl	8005ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001308:	f7ff fea0 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800130c:	bf00      	nop
 800130e:	3720      	adds	r7, #32
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000184 	.word	0x20000184

08001318 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b088      	sub	sp, #32
 800131c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800131e:	f107 0310 	add.w	r3, r7, #16
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001336:	4b1e      	ldr	r3, [pc, #120]	@ (80013b0 <MX_TIM3_Init+0x98>)
 8001338:	4a1e      	ldr	r2, [pc, #120]	@ (80013b4 <MX_TIM3_Init+0x9c>)
 800133a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 800133c:	4b1c      	ldr	r3, [pc, #112]	@ (80013b0 <MX_TIM3_Init+0x98>)
 800133e:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8001342:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001344:	4b1a      	ldr	r3, [pc, #104]	@ (80013b0 <MX_TIM3_Init+0x98>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 800134a:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <MX_TIM3_Init+0x98>)
 800134c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001350:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001352:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <MX_TIM3_Init+0x98>)
 8001354:	2200      	movs	r2, #0
 8001356:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001358:	4b15      	ldr	r3, [pc, #84]	@ (80013b0 <MX_TIM3_Init+0x98>)
 800135a:	2200      	movs	r2, #0
 800135c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800135e:	4814      	ldr	r0, [pc, #80]	@ (80013b0 <MX_TIM3_Init+0x98>)
 8001360:	f003 fea6 	bl	80050b0 <HAL_TIM_Base_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 800136a:	f7ff fe6f 	bl	800104c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800136e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001372:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	4619      	mov	r1, r3
 800137a:	480d      	ldr	r0, [pc, #52]	@ (80013b0 <MX_TIM3_Init+0x98>)
 800137c:	f004 fa92 	bl	80058a4 <HAL_TIM_ConfigClockSource>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001386:	f7ff fe61 	bl	800104c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001392:	1d3b      	adds	r3, r7, #4
 8001394:	4619      	mov	r1, r3
 8001396:	4806      	ldr	r0, [pc, #24]	@ (80013b0 <MX_TIM3_Init+0x98>)
 8001398:	f004 fe2a 	bl	8005ff0 <HAL_TIMEx_MasterConfigSynchronization>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80013a2:	f7ff fe53 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	3720      	adds	r7, #32
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200001d0 	.word	0x200001d0
 80013b4:	40000400 	.word	0x40000400

080013b8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b088      	sub	sp, #32
 80013bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013be:	f107 0310 	add.w	r3, r7, #16
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	605a      	str	r2, [r3, #4]
 80013c8:	609a      	str	r2, [r3, #8]
 80013ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
 80013d2:	605a      	str	r2, [r3, #4]
 80013d4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80013d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <MX_TIM4_Init+0x98>)
 80013d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001454 <MX_TIM4_Init+0x9c>)
 80013da:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = (720*2)-1;
 80013dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001450 <MX_TIM4_Init+0x98>)
 80013de:	f240 529f 	movw	r2, #1439	@ 0x59f
 80013e2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <MX_TIM4_Init+0x98>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 80013ea:	4b19      	ldr	r3, [pc, #100]	@ (8001450 <MX_TIM4_Init+0x98>)
 80013ec:	f242 720f 	movw	r2, #9999	@ 0x270f
 80013f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f2:	4b17      	ldr	r3, [pc, #92]	@ (8001450 <MX_TIM4_Init+0x98>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f8:	4b15      	ldr	r3, [pc, #84]	@ (8001450 <MX_TIM4_Init+0x98>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80013fe:	4814      	ldr	r0, [pc, #80]	@ (8001450 <MX_TIM4_Init+0x98>)
 8001400:	f003 fe56 	bl	80050b0 <HAL_TIM_Base_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800140a:	f7ff fe1f 	bl	800104c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001412:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001414:	f107 0310 	add.w	r3, r7, #16
 8001418:	4619      	mov	r1, r3
 800141a:	480d      	ldr	r0, [pc, #52]	@ (8001450 <MX_TIM4_Init+0x98>)
 800141c:	f004 fa42 	bl	80058a4 <HAL_TIM_ConfigClockSource>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8001426:	f7ff fe11 	bl	800104c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800142a:	2300      	movs	r3, #0
 800142c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001432:	1d3b      	adds	r3, r7, #4
 8001434:	4619      	mov	r1, r3
 8001436:	4806      	ldr	r0, [pc, #24]	@ (8001450 <MX_TIM4_Init+0x98>)
 8001438:	f004 fdda 	bl	8005ff0 <HAL_TIMEx_MasterConfigSynchronization>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001442:	f7ff fe03 	bl	800104c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	3720      	adds	r7, #32
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	2000021c 	.word	0x2000021c
 8001454:	40000800 	.word	0x40000800

08001458 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08a      	sub	sp, #40	@ 0x28
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 0314 	add.w	r3, r7, #20
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a1b      	ldr	r2, [pc, #108]	@ (80014e4 <HAL_TIM_IC_MspInit+0x8c>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d130      	bne.n	80014dc <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800147a:	4b1b      	ldr	r3, [pc, #108]	@ (80014e8 <HAL_TIM_IC_MspInit+0x90>)
 800147c:	699b      	ldr	r3, [r3, #24]
 800147e:	4a1a      	ldr	r2, [pc, #104]	@ (80014e8 <HAL_TIM_IC_MspInit+0x90>)
 8001480:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001484:	6193      	str	r3, [r2, #24]
 8001486:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <HAL_TIM_IC_MspInit+0x90>)
 8001488:	699b      	ldr	r3, [r3, #24]
 800148a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <HAL_TIM_IC_MspInit+0x90>)
 8001494:	695b      	ldr	r3, [r3, #20]
 8001496:	4a14      	ldr	r2, [pc, #80]	@ (80014e8 <HAL_TIM_IC_MspInit+0x90>)
 8001498:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800149c:	6153      	str	r3, [r2, #20]
 800149e:	4b12      	ldr	r3, [pc, #72]	@ (80014e8 <HAL_TIM_IC_MspInit+0x90>)
 80014a0:	695b      	ldr	r3, [r3, #20]
 80014a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80014aa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80014ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b0:	2302      	movs	r3, #2
 80014b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014b4:	2302      	movs	r3, #2
 80014b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80014bc:	2302      	movs	r3, #2
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4619      	mov	r1, r3
 80014c6:	4809      	ldr	r0, [pc, #36]	@ (80014ec <HAL_TIM_IC_MspInit+0x94>)
 80014c8:	f001 ff3e 	bl	8003348 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2100      	movs	r1, #0
 80014d0:	201b      	movs	r0, #27
 80014d2:	f001 fd50 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80014d6:	201b      	movs	r0, #27
 80014d8:	f001 fd69 	bl	8002fae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80014dc:	bf00      	nop
 80014de:	3728      	adds	r7, #40	@ 0x28
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40012c00 	.word	0x40012c00
 80014e8:	40021000 	.word	0x40021000
 80014ec:	48001000 	.word	0x48001000

080014f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b086      	sub	sp, #24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001500:	d114      	bne.n	800152c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001502:	4b26      	ldr	r3, [pc, #152]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	4a25      	ldr	r2, [pc, #148]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	61d3      	str	r3, [r2, #28]
 800150e:	4b23      	ldr	r3, [pc, #140]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	617b      	str	r3, [r7, #20]
 8001518:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2100      	movs	r1, #0
 800151e:	201c      	movs	r0, #28
 8001520:	f001 fd29 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001524:	201c      	movs	r0, #28
 8001526:	f001 fd42 	bl	8002fae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800152a:	e032      	b.n	8001592 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM3)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a1b      	ldr	r2, [pc, #108]	@ (80015a0 <HAL_TIM_Base_MspInit+0xb0>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d114      	bne.n	8001560 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001536:	4b19      	ldr	r3, [pc, #100]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 8001538:	69db      	ldr	r3, [r3, #28]
 800153a:	4a18      	ldr	r2, [pc, #96]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	61d3      	str	r3, [r2, #28]
 8001542:	4b16      	ldr	r3, [pc, #88]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	613b      	str	r3, [r7, #16]
 800154c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	201d      	movs	r0, #29
 8001554:	f001 fd0f 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001558:	201d      	movs	r0, #29
 800155a:	f001 fd28 	bl	8002fae <HAL_NVIC_EnableIRQ>
}
 800155e:	e018      	b.n	8001592 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM4)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a0f      	ldr	r2, [pc, #60]	@ (80015a4 <HAL_TIM_Base_MspInit+0xb4>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d113      	bne.n	8001592 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800156a:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	4a0b      	ldr	r2, [pc, #44]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 8001570:	f043 0304 	orr.w	r3, r3, #4
 8001574:	61d3      	str	r3, [r2, #28]
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <HAL_TIM_Base_MspInit+0xac>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	f003 0304 	and.w	r3, r3, #4
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001582:	2200      	movs	r2, #0
 8001584:	2100      	movs	r1, #0
 8001586:	201e      	movs	r0, #30
 8001588:	f001 fcf5 	bl	8002f76 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800158c:	201e      	movs	r0, #30
 800158e:	f001 fd0e 	bl	8002fae <HAL_NVIC_EnableIRQ>
}
 8001592:	bf00      	nop
 8001594:	3718      	adds	r7, #24
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40021000 	.word	0x40021000
 80015a0:	40000400 	.word	0x40000400
 80015a4:	40000800 	.word	0x40000800

080015a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015e0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80015ac:	f7ff fdee 	bl	800118c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015b0:	480c      	ldr	r0, [pc, #48]	@ (80015e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80015b2:	490d      	ldr	r1, [pc, #52]	@ (80015e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <LoopForever+0xe>)
  movs r3, #0
 80015b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b8:	e002      	b.n	80015c0 <LoopCopyDataInit>

080015ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015be:	3304      	adds	r3, #4

080015c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015c4:	d3f9      	bcc.n	80015ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015c6:	4a0a      	ldr	r2, [pc, #40]	@ (80015f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015c8:	4c0a      	ldr	r4, [pc, #40]	@ (80015f4 <LoopForever+0x16>)
  movs r3, #0
 80015ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015cc:	e001      	b.n	80015d2 <LoopFillZerobss>

080015ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015d0:	3204      	adds	r2, #4

080015d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015d4:	d3fb      	bcc.n	80015ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015d6:	f004 ffa3 	bl	8006520 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015da:	f7ff fc85 	bl	8000ee8 <main>

080015de <LoopForever>:

LoopForever:
    b LoopForever
 80015de:	e7fe      	b.n	80015de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80015e0:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80015e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80015ec:	080065b8 	.word	0x080065b8
  ldr r2, =_sbss
 80015f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80015f4:	200002ac 	.word	0x200002ac

080015f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80015f8:	e7fe      	b.n	80015f8 <ADC1_2_IRQHandler>
	...

080015fc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001600:	4b08      	ldr	r3, [pc, #32]	@ (8001624 <HAL_Init+0x28>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <HAL_Init+0x28>)
 8001606:	f043 0310 	orr.w	r3, r3, #16
 800160a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800160c:	2003      	movs	r0, #3
 800160e:	f001 fca7 	bl	8002f60 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001612:	200f      	movs	r0, #15
 8001614:	f000 f808 	bl	8001628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001618:	f7ff fd1e 	bl	8001058 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40022000 	.word	0x40022000

08001628 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001630:	4b12      	ldr	r3, [pc, #72]	@ (800167c <HAL_InitTick+0x54>)
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	4b12      	ldr	r3, [pc, #72]	@ (8001680 <HAL_InitTick+0x58>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	4619      	mov	r1, r3
 800163a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800163e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001642:	fbb2 f3f3 	udiv	r3, r2, r3
 8001646:	4618      	mov	r0, r3
 8001648:	f001 fcbf 	bl	8002fca <HAL_SYSTICK_Config>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e00e      	b.n	8001674 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	2b0f      	cmp	r3, #15
 800165a:	d80a      	bhi.n	8001672 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800165c:	2200      	movs	r2, #0
 800165e:	6879      	ldr	r1, [r7, #4]
 8001660:	f04f 30ff 	mov.w	r0, #4294967295
 8001664:	f001 fc87 	bl	8002f76 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001668:	4a06      	ldr	r2, [pc, #24]	@ (8001684 <HAL_InitTick+0x5c>)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800166e:	2300      	movs	r3, #0
 8001670:	e000      	b.n	8001674 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
}
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000000 	.word	0x20000000
 8001680:	20000008 	.word	0x20000008
 8001684:	20000004 	.word	0x20000004

08001688 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800168c:	4b06      	ldr	r3, [pc, #24]	@ (80016a8 <HAL_IncTick+0x20>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	461a      	mov	r2, r3
 8001692:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <HAL_IncTick+0x24>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4413      	add	r3, r2
 8001698:	4a04      	ldr	r2, [pc, #16]	@ (80016ac <HAL_IncTick+0x24>)
 800169a:	6013      	str	r3, [r2, #0]
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
 80016a6:	bf00      	nop
 80016a8:	20000008 	.word	0x20000008
 80016ac:	20000268 	.word	0x20000268

080016b0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0
  return uwTick;  
 80016b4:	4b03      	ldr	r3, [pc, #12]	@ (80016c4 <HAL_GetTick+0x14>)
 80016b6:	681b      	ldr	r3, [r3, #0]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	20000268 	.word	0x20000268

080016c8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80016d0:	bf00      	nop
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80016dc:	b480      	push	{r7}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016f8:	bf00      	nop
 80016fa:	370c      	adds	r7, #12
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b09a      	sub	sp, #104	@ 0x68
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800170c:	2300      	movs	r3, #0
 800170e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001712:	2300      	movs	r3, #0
 8001714:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001716:	2300      	movs	r3, #0
 8001718:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e1c9      	b.n	8001ab8 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	691b      	ldr	r3, [r3, #16]
 8001728:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172e:	f003 0310 	and.w	r3, r3, #16
 8001732:	2b00      	cmp	r3, #0
 8001734:	d176      	bne.n	8001824 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	2b00      	cmp	r3, #0
 800173c:	d152      	bne.n	80017e4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2200      	movs	r2, #0
 8001748:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff f99d 	bl	8000a98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	689b      	ldr	r3, [r3, #8]
 8001764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d13b      	bne.n	80017e4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 fe79 	bl	8002464 <ADC_Disable>
 8001772:	4603      	mov	r3, r0
 8001774:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800177c:	f003 0310 	and.w	r3, r3, #16
 8001780:	2b00      	cmp	r3, #0
 8001782:	d12f      	bne.n	80017e4 <HAL_ADC_Init+0xe0>
 8001784:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001788:	2b00      	cmp	r3, #0
 800178a:	d12b      	bne.n	80017e4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001790:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001794:	f023 0302 	bic.w	r3, r3, #2
 8001798:	f043 0202 	orr.w	r2, r3, #2
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	689a      	ldr	r2, [r3, #8]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017ae:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	689a      	ldr	r2, [r3, #8]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80017be:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017c0:	4b86      	ldr	r3, [pc, #536]	@ (80019dc <HAL_ADC_Init+0x2d8>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a86      	ldr	r2, [pc, #536]	@ (80019e0 <HAL_ADC_Init+0x2dc>)
 80017c6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ca:	0c9a      	lsrs	r2, r3, #18
 80017cc:	4613      	mov	r3, r2
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	4413      	add	r3, r2
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017d6:	e002      	b.n	80017de <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	3b01      	subs	r3, #1
 80017dc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1f9      	bne.n	80017d8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d007      	beq.n	8001802 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80017fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001800:	d110      	bne.n	8001824 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001806:	f023 0312 	bic.w	r3, r3, #18
 800180a:	f043 0210 	orr.w	r2, r3, #16
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001816:	f043 0201 	orr.w	r2, r3, #1
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001828:	f003 0310 	and.w	r3, r3, #16
 800182c:	2b00      	cmp	r3, #0
 800182e:	f040 8136 	bne.w	8001a9e <HAL_ADC_Init+0x39a>
 8001832:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001836:	2b00      	cmp	r3, #0
 8001838:	f040 8131 	bne.w	8001a9e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001846:	2b00      	cmp	r3, #0
 8001848:	f040 8129 	bne.w	8001a9e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001850:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001854:	f043 0202 	orr.w	r2, r3, #2
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001864:	d004      	beq.n	8001870 <HAL_ADC_Init+0x16c>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a5e      	ldr	r2, [pc, #376]	@ (80019e4 <HAL_ADC_Init+0x2e0>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d101      	bne.n	8001874 <HAL_ADC_Init+0x170>
 8001870:	4b5d      	ldr	r3, [pc, #372]	@ (80019e8 <HAL_ADC_Init+0x2e4>)
 8001872:	e000      	b.n	8001876 <HAL_ADC_Init+0x172>
 8001874:	4b5d      	ldr	r3, [pc, #372]	@ (80019ec <HAL_ADC_Init+0x2e8>)
 8001876:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001880:	d102      	bne.n	8001888 <HAL_ADC_Init+0x184>
 8001882:	4b58      	ldr	r3, [pc, #352]	@ (80019e4 <HAL_ADC_Init+0x2e0>)
 8001884:	60fb      	str	r3, [r7, #12]
 8001886:	e01a      	b.n	80018be <HAL_ADC_Init+0x1ba>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a55      	ldr	r2, [pc, #340]	@ (80019e4 <HAL_ADC_Init+0x2e0>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d103      	bne.n	800189a <HAL_ADC_Init+0x196>
 8001892:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001896:	60fb      	str	r3, [r7, #12]
 8001898:	e011      	b.n	80018be <HAL_ADC_Init+0x1ba>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a54      	ldr	r2, [pc, #336]	@ (80019f0 <HAL_ADC_Init+0x2ec>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d102      	bne.n	80018aa <HAL_ADC_Init+0x1a6>
 80018a4:	4b53      	ldr	r3, [pc, #332]	@ (80019f4 <HAL_ADC_Init+0x2f0>)
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	e009      	b.n	80018be <HAL_ADC_Init+0x1ba>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a51      	ldr	r2, [pc, #324]	@ (80019f4 <HAL_ADC_Init+0x2f0>)
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d102      	bne.n	80018ba <HAL_ADC_Init+0x1b6>
 80018b4:	4b4e      	ldr	r3, [pc, #312]	@ (80019f0 <HAL_ADC_Init+0x2ec>)
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	e001      	b.n	80018be <HAL_ADC_Init+0x1ba>
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 0303 	and.w	r3, r3, #3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d108      	bne.n	80018de <HAL_ADC_Init+0x1da>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d101      	bne.n	80018de <HAL_ADC_Init+0x1da>
 80018da:	2301      	movs	r3, #1
 80018dc:	e000      	b.n	80018e0 <HAL_ADC_Init+0x1dc>
 80018de:	2300      	movs	r3, #0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d11c      	bne.n	800191e <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80018e4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d010      	beq.n	800190c <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d107      	bne.n	8001906 <HAL_ADC_Init+0x202>
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d101      	bne.n	8001906 <HAL_ADC_Init+0x202>
 8001902:	2301      	movs	r3, #1
 8001904:	e000      	b.n	8001908 <HAL_ADC_Init+0x204>
 8001906:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001908:	2b00      	cmp	r3, #0
 800190a:	d108      	bne.n	800191e <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800190c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	431a      	orrs	r2, r3
 800191a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800191c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	7e5b      	ldrb	r3, [r3, #25]
 8001922:	035b      	lsls	r3, r3, #13
 8001924:	687a      	ldr	r2, [r7, #4]
 8001926:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001928:	2a01      	cmp	r2, #1
 800192a:	d002      	beq.n	8001932 <HAL_ADC_Init+0x22e>
 800192c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001930:	e000      	b.n	8001934 <HAL_ADC_Init+0x230>
 8001932:	2200      	movs	r2, #0
 8001934:	431a      	orrs	r2, r3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	431a      	orrs	r2, r3
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	4313      	orrs	r3, r2
 8001942:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001944:	4313      	orrs	r3, r2
 8001946:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800194e:	2b01      	cmp	r3, #1
 8001950:	d11b      	bne.n	800198a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	7e5b      	ldrb	r3, [r3, #25]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d109      	bne.n	800196e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800195e:	3b01      	subs	r3, #1
 8001960:	045a      	lsls	r2, r3, #17
 8001962:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001964:	4313      	orrs	r3, r2
 8001966:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800196a:	663b      	str	r3, [r7, #96]	@ 0x60
 800196c:	e00d      	b.n	800198a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001976:	f043 0220 	orr.w	r2, r3, #32
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001982:	f043 0201 	orr.w	r2, r3, #1
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800198e:	2b01      	cmp	r3, #1
 8001990:	d03a      	beq.n	8001a08 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a16      	ldr	r2, [pc, #88]	@ (80019f0 <HAL_ADC_Init+0x2ec>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d004      	beq.n	80019a6 <HAL_ADC_Init+0x2a2>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a14      	ldr	r2, [pc, #80]	@ (80019f4 <HAL_ADC_Init+0x2f0>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d128      	bne.n	80019f8 <HAL_ADC_Init+0x2f4>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019aa:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 80019ae:	d012      	beq.n	80019d6 <HAL_ADC_Init+0x2d2>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80019b8:	d00a      	beq.n	80019d0 <HAL_ADC_Init+0x2cc>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019be:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 80019c2:	d002      	beq.n	80019ca <HAL_ADC_Init+0x2c6>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c8:	e018      	b.n	80019fc <HAL_ADC_Init+0x2f8>
 80019ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019ce:	e015      	b.n	80019fc <HAL_ADC_Init+0x2f8>
 80019d0:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80019d4:	e012      	b.n	80019fc <HAL_ADC_Init+0x2f8>
 80019d6:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80019da:	e00f      	b.n	80019fc <HAL_ADC_Init+0x2f8>
 80019dc:	20000000 	.word	0x20000000
 80019e0:	431bde83 	.word	0x431bde83
 80019e4:	50000100 	.word	0x50000100
 80019e8:	50000300 	.word	0x50000300
 80019ec:	50000700 	.word	0x50000700
 80019f0:	50000400 	.word	0x50000400
 80019f4:	50000500 	.word	0x50000500
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001a00:	4313      	orrs	r3, r2
 8001a02:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a04:	4313      	orrs	r3, r2
 8001a06:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d114      	bne.n	8001a40 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	687a      	ldr	r2, [r7, #4]
 8001a1e:	6812      	ldr	r2, [r2, #0]
 8001a20:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001a24:	f023 0302 	bic.w	r3, r3, #2
 8001a28:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	7e1b      	ldrb	r3, [r3, #24]
 8001a2e:	039a      	lsls	r2, r3, #14
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	68da      	ldr	r2, [r3, #12]
 8001a46:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac0 <HAL_ADC_Init+0x3bc>)
 8001a48:	4013      	ands	r3, r2
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001a50:	430b      	orrs	r3, r1
 8001a52:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d10c      	bne.n	8001a76 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f023 010f 	bic.w	r1, r3, #15
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	1e5a      	subs	r2, r3, #1
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	430a      	orrs	r2, r1
 8001a72:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a74:	e007      	b.n	8001a86 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 020f 	bic.w	r2, r2, #15
 8001a84:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a90:	f023 0303 	bic.w	r3, r3, #3
 8001a94:	f043 0201 	orr.w	r2, r3, #1
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a9c:	e00a      	b.n	8001ab4 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa2:	f023 0312 	bic.w	r3, r3, #18
 8001aa6:	f043 0210 	orr.w	r2, r3, #16
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001aae:	2301      	movs	r3, #1
 8001ab0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001ab4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3768      	adds	r7, #104	@ 0x68
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	fff0c007 	.word	0xfff0c007

08001ac4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b086      	sub	sp, #24
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	60b9      	str	r1, [r7, #8]
 8001ace:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 0304 	and.w	r3, r3, #4
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f040 80f7 	bne.w	8001cd2 <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d101      	bne.n	8001af2 <HAL_ADC_Start_DMA+0x2e>
 8001aee:	2302      	movs	r3, #2
 8001af0:	e0f2      	b.n	8001cd8 <HAL_ADC_Start_DMA+0x214>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b02:	d004      	beq.n	8001b0e <HAL_ADC_Start_DMA+0x4a>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a75      	ldr	r2, [pc, #468]	@ (8001ce0 <HAL_ADC_Start_DMA+0x21c>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d109      	bne.n	8001b22 <HAL_ADC_Start_DMA+0x5e>
 8001b0e:	4b75      	ldr	r3, [pc, #468]	@ (8001ce4 <HAL_ADC_Start_DMA+0x220>)
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	f003 031f 	and.w	r3, r3, #31
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	bf0c      	ite	eq
 8001b1a:	2301      	moveq	r3, #1
 8001b1c:	2300      	movne	r3, #0
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	e008      	b.n	8001b34 <HAL_ADC_Start_DMA+0x70>
 8001b22:	4b71      	ldr	r3, [pc, #452]	@ (8001ce8 <HAL_ADC_Start_DMA+0x224>)
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	f003 031f 	and.w	r3, r3, #31
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	bf0c      	ite	eq
 8001b2e:	2301      	moveq	r3, #1
 8001b30:	2300      	movne	r3, #0
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 80c5 	beq.w	8001cc4 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 fc2e 	bl	800239c <ADC_Enable>
 8001b40:	4603      	mov	r3, r0
 8001b42:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001b44:	7dfb      	ldrb	r3, [r7, #23]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	f040 80b7 	bne.w	8001cba <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b50:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001b54:	f023 0301 	bic.w	r3, r3, #1
 8001b58:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b68:	d004      	beq.n	8001b74 <HAL_ADC_Start_DMA+0xb0>
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a5c      	ldr	r2, [pc, #368]	@ (8001ce0 <HAL_ADC_Start_DMA+0x21c>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d106      	bne.n	8001b82 <HAL_ADC_Start_DMA+0xbe>
 8001b74:	4b5b      	ldr	r3, [pc, #364]	@ (8001ce4 <HAL_ADC_Start_DMA+0x220>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	f003 031f 	and.w	r3, r3, #31
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d010      	beq.n	8001ba2 <HAL_ADC_Start_DMA+0xde>
 8001b80:	e005      	b.n	8001b8e <HAL_ADC_Start_DMA+0xca>
 8001b82:	4b59      	ldr	r3, [pc, #356]	@ (8001ce8 <HAL_ADC_Start_DMA+0x224>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f003 031f 	and.w	r3, r3, #31
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d009      	beq.n	8001ba2 <HAL_ADC_Start_DMA+0xde>
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b96:	d004      	beq.n	8001ba2 <HAL_ADC_Start_DMA+0xde>
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a53      	ldr	r2, [pc, #332]	@ (8001cec <HAL_ADC_Start_DMA+0x228>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d115      	bne.n	8001bce <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d036      	beq.n	8001c2a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001bc4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001bcc:	e02d      	b.n	8001c2a <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bd2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001be2:	d004      	beq.n	8001bee <HAL_ADC_Start_DMA+0x12a>
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a3d      	ldr	r2, [pc, #244]	@ (8001ce0 <HAL_ADC_Start_DMA+0x21c>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d10a      	bne.n	8001c04 <HAL_ADC_Start_DMA+0x140>
 8001bee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	bf14      	ite	ne
 8001bfc:	2301      	movne	r3, #1
 8001bfe:	2300      	moveq	r3, #0
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	e008      	b.n	8001c16 <HAL_ADC_Start_DMA+0x152>
 8001c04:	4b39      	ldr	r3, [pc, #228]	@ (8001cec <HAL_ADC_Start_DMA+0x228>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	bf14      	ite	ne
 8001c10:	2301      	movne	r3, #1
 8001c12:	2300      	moveq	r3, #0
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d007      	beq.n	8001c2a <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c22:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c36:	d106      	bne.n	8001c46 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3c:	f023 0206 	bic.w	r2, r3, #6
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	645a      	str	r2, [r3, #68]	@ 0x44
 8001c44:	e002      	b.n	8001c4c <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c58:	4a25      	ldr	r2, [pc, #148]	@ (8001cf0 <HAL_ADC_Start_DMA+0x22c>)
 8001c5a:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c60:	4a24      	ldr	r2, [pc, #144]	@ (8001cf4 <HAL_ADC_Start_DMA+0x230>)
 8001c62:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c68:	4a23      	ldr	r2, [pc, #140]	@ (8001cf8 <HAL_ADC_Start_DMA+0x234>)
 8001c6a:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	221c      	movs	r2, #28
 8001c72:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f042 0210 	orr.w	r2, r2, #16
 8001c82:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	68da      	ldr	r2, [r3, #12]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f042 0201 	orr.w	r2, r2, #1
 8001c92:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	3340      	adds	r3, #64	@ 0x40
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	68ba      	ldr	r2, [r7, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f001 f9e4 	bl	8003070 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689a      	ldr	r2, [r3, #8]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f042 0204 	orr.w	r2, r2, #4
 8001cb6:	609a      	str	r2, [r3, #8]
 8001cb8:	e00d      	b.n	8001cd6 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001cc2:	e008      	b.n	8001cd6 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001cd0:	e001      	b.n	8001cd6 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001cd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3718      	adds	r7, #24
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	50000100 	.word	0x50000100
 8001ce4:	50000300 	.word	0x50000300
 8001ce8:	50000700 	.word	0x50000700
 8001cec:	50000400 	.word	0x50000400
 8001cf0:	080022d1 	.word	0x080022d1
 8001cf4:	0800234b 	.word	0x0800234b
 8001cf8:	08002367 	.word	0x08002367

08001cfc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b09b      	sub	sp, #108	@ 0x6c
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
 8001d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d101      	bne.n	8001d1e <HAL_ADC_ConfigChannel+0x22>
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	e2c8      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x5b4>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f003 0304 	and.w	r3, r3, #4
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	f040 82ac 	bne.w	800228e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	2b04      	cmp	r3, #4
 8001d3c:	d81c      	bhi.n	8001d78 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	4413      	add	r3, r2
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	461a      	mov	r2, r3
 8001d52:	231f      	movs	r3, #31
 8001d54:	4093      	lsls	r3, r2
 8001d56:	43db      	mvns	r3, r3
 8001d58:	4019      	ands	r1, r3
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	6818      	ldr	r0, [r3, #0]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	4613      	mov	r3, r2
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4413      	add	r3, r2
 8001d68:	005b      	lsls	r3, r3, #1
 8001d6a:	fa00 f203 	lsl.w	r2, r0, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	430a      	orrs	r2, r1
 8001d74:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d76:	e063      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2b09      	cmp	r3, #9
 8001d7e:	d81e      	bhi.n	8001dbe <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	4413      	add	r3, r2
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	3b1e      	subs	r3, #30
 8001d94:	221f      	movs	r2, #31
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	4019      	ands	r1, r3
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	6818      	ldr	r0, [r3, #0]
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	4613      	mov	r3, r2
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	4413      	add	r3, r2
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	3b1e      	subs	r3, #30
 8001db0:	fa00 f203 	lsl.w	r2, r0, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	430a      	orrs	r2, r1
 8001dba:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dbc:	e040      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2b0e      	cmp	r3, #14
 8001dc4:	d81e      	bhi.n	8001e04 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685a      	ldr	r2, [r3, #4]
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	3b3c      	subs	r3, #60	@ 0x3c
 8001dda:	221f      	movs	r2, #31
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	4019      	ands	r1, r3
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	6818      	ldr	r0, [r3, #0]
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	4613      	mov	r3, r2
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	4413      	add	r3, r2
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	3b3c      	subs	r3, #60	@ 0x3c
 8001df6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e02:	e01d      	b.n	8001e40 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	4413      	add	r3, r2
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	3b5a      	subs	r3, #90	@ 0x5a
 8001e18:	221f      	movs	r2, #31
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43db      	mvns	r3, r3
 8001e20:	4019      	ands	r1, r3
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	6818      	ldr	r0, [r3, #0]
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4413      	add	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	3b5a      	subs	r3, #90	@ 0x5a
 8001e34:	fa00 f203 	lsl.w	r2, r0, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	689b      	ldr	r3, [r3, #8]
 8001e46:	f003 030c 	and.w	r3, r3, #12
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f040 80e5 	bne.w	800201a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	2b09      	cmp	r3, #9
 8001e56:	d91c      	bls.n	8001e92 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	6999      	ldr	r1, [r3, #24]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	4613      	mov	r3, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	4413      	add	r3, r2
 8001e68:	3b1e      	subs	r3, #30
 8001e6a:	2207      	movs	r2, #7
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	43db      	mvns	r3, r3
 8001e72:	4019      	ands	r1, r3
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	6898      	ldr	r0, [r3, #8]
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681a      	ldr	r2, [r3, #0]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	4413      	add	r3, r2
 8001e82:	3b1e      	subs	r3, #30
 8001e84:	fa00 f203 	lsl.w	r2, r0, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	430a      	orrs	r2, r1
 8001e8e:	619a      	str	r2, [r3, #24]
 8001e90:	e019      	b.n	8001ec6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	6959      	ldr	r1, [r3, #20]
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	4413      	add	r3, r2
 8001ea2:	2207      	movs	r2, #7
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	4019      	ands	r1, r3
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	6898      	ldr	r0, [r3, #8]
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4413      	add	r3, r2
 8001eba:	fa00 f203 	lsl.w	r2, r0, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	695a      	ldr	r2, [r3, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	08db      	lsrs	r3, r3, #3
 8001ed2:	f003 0303 	and.w	r3, r3, #3
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	2b03      	cmp	r3, #3
 8001ee6:	d84f      	bhi.n	8001f88 <HAL_ADC_ConfigChannel+0x28c>
 8001ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8001ef0 <HAL_ADC_ConfigChannel+0x1f4>)
 8001eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eee:	bf00      	nop
 8001ef0:	08001f01 	.word	0x08001f01
 8001ef4:	08001f23 	.word	0x08001f23
 8001ef8:	08001f45 	.word	0x08001f45
 8001efc:	08001f67 	.word	0x08001f67
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f06:	4b99      	ldr	r3, [pc, #612]	@ (800216c <HAL_ADC_ConfigChannel+0x470>)
 8001f08:	4013      	ands	r3, r2
 8001f0a:	683a      	ldr	r2, [r7, #0]
 8001f0c:	6812      	ldr	r2, [r2, #0]
 8001f0e:	0691      	lsls	r1, r2, #26
 8001f10:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f12:	430a      	orrs	r2, r1
 8001f14:	431a      	orrs	r2, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001f1e:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f20:	e07b      	b.n	800201a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f28:	4b90      	ldr	r3, [pc, #576]	@ (800216c <HAL_ADC_ConfigChannel+0x470>)
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	6812      	ldr	r2, [r2, #0]
 8001f30:	0691      	lsls	r1, r2, #26
 8001f32:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f34:	430a      	orrs	r2, r1
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001f40:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f42:	e06a      	b.n	800201a <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001f4a:	4b88      	ldr	r3, [pc, #544]	@ (800216c <HAL_ADC_ConfigChannel+0x470>)
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	6812      	ldr	r2, [r2, #0]
 8001f52:	0691      	lsls	r1, r2, #26
 8001f54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f56:	430a      	orrs	r2, r1
 8001f58:	431a      	orrs	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001f62:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f64:	e059      	b.n	800201a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001f6c:	4b7f      	ldr	r3, [pc, #508]	@ (800216c <HAL_ADC_ConfigChannel+0x470>)
 8001f6e:	4013      	ands	r3, r2
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	6812      	ldr	r2, [r2, #0]
 8001f74:	0691      	lsls	r1, r2, #26
 8001f76:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001f84:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f86:	e048      	b.n	800201a <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	069b      	lsls	r3, r3, #26
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d107      	bne.n	8001fac <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001faa:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fb2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	069b      	lsls	r3, r3, #26
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d107      	bne.n	8001fd0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001fce:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	069b      	lsls	r3, r3, #26
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d107      	bne.n	8001ff4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001ff2:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001ffa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	069b      	lsls	r3, r3, #26
 8002004:	429a      	cmp	r2, r3
 8002006:	d107      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002016:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002018:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 0303 	and.w	r3, r3, #3
 8002024:	2b01      	cmp	r3, #1
 8002026:	d108      	bne.n	800203a <HAL_ADC_ConfigChannel+0x33e>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0301 	and.w	r3, r3, #1
 8002032:	2b01      	cmp	r3, #1
 8002034:	d101      	bne.n	800203a <HAL_ADC_ConfigChannel+0x33e>
 8002036:	2301      	movs	r3, #1
 8002038:	e000      	b.n	800203c <HAL_ADC_ConfigChannel+0x340>
 800203a:	2300      	movs	r3, #0
 800203c:	2b00      	cmp	r3, #0
 800203e:	f040 8131 	bne.w	80022a4 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	2b01      	cmp	r3, #1
 8002048:	d00f      	beq.n	800206a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2201      	movs	r2, #1
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	43da      	mvns	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	400a      	ands	r2, r1
 8002064:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002068:	e049      	b.n	80020fe <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2201      	movs	r2, #1
 8002078:	409a      	lsls	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	430a      	orrs	r2, r1
 8002080:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b09      	cmp	r3, #9
 800208a:	d91c      	bls.n	80020c6 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	6999      	ldr	r1, [r3, #24]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	4613      	mov	r3, r2
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	4413      	add	r3, r2
 800209c:	3b1b      	subs	r3, #27
 800209e:	2207      	movs	r2, #7
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	43db      	mvns	r3, r3
 80020a6:	4019      	ands	r1, r3
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	6898      	ldr	r0, [r3, #8]
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4613      	mov	r3, r2
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	4413      	add	r3, r2
 80020b6:	3b1b      	subs	r3, #27
 80020b8:	fa00 f203 	lsl.w	r2, r0, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	430a      	orrs	r2, r1
 80020c2:	619a      	str	r2, [r3, #24]
 80020c4:	e01b      	b.n	80020fe <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	6959      	ldr	r1, [r3, #20]
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	1c5a      	adds	r2, r3, #1
 80020d2:	4613      	mov	r3, r2
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	4413      	add	r3, r2
 80020d8:	2207      	movs	r2, #7
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43db      	mvns	r3, r3
 80020e0:	4019      	ands	r1, r3
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	6898      	ldr	r0, [r3, #8]
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	1c5a      	adds	r2, r3, #1
 80020ec:	4613      	mov	r3, r2
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	4413      	add	r3, r2
 80020f2:	fa00 f203 	lsl.w	r2, r0, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002106:	d004      	beq.n	8002112 <HAL_ADC_ConfigChannel+0x416>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a18      	ldr	r2, [pc, #96]	@ (8002170 <HAL_ADC_ConfigChannel+0x474>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d101      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x41a>
 8002112:	4b18      	ldr	r3, [pc, #96]	@ (8002174 <HAL_ADC_ConfigChannel+0x478>)
 8002114:	e000      	b.n	8002118 <HAL_ADC_ConfigChannel+0x41c>
 8002116:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <HAL_ADC_ConfigChannel+0x47c>)
 8002118:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b10      	cmp	r3, #16
 8002120:	d105      	bne.n	800212e <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002122:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800212a:	2b00      	cmp	r3, #0
 800212c:	d015      	beq.n	800215a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002132:	2b11      	cmp	r3, #17
 8002134:	d105      	bne.n	8002142 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002146:	2b12      	cmp	r3, #18
 8002148:	f040 80ac 	bne.w	80022a4 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800214c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002154:	2b00      	cmp	r3, #0
 8002156:	f040 80a5 	bne.w	80022a4 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002162:	d10b      	bne.n	800217c <HAL_ADC_ConfigChannel+0x480>
 8002164:	4b02      	ldr	r3, [pc, #8]	@ (8002170 <HAL_ADC_ConfigChannel+0x474>)
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	e023      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x4b6>
 800216a:	bf00      	nop
 800216c:	83fff000 	.word	0x83fff000
 8002170:	50000100 	.word	0x50000100
 8002174:	50000300 	.word	0x50000300
 8002178:	50000700 	.word	0x50000700
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a4e      	ldr	r2, [pc, #312]	@ (80022bc <HAL_ADC_ConfigChannel+0x5c0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d103      	bne.n	800218e <HAL_ADC_ConfigChannel+0x492>
 8002186:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	e011      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x4b6>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a4b      	ldr	r2, [pc, #300]	@ (80022c0 <HAL_ADC_ConfigChannel+0x5c4>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d102      	bne.n	800219e <HAL_ADC_ConfigChannel+0x4a2>
 8002198:	4b4a      	ldr	r3, [pc, #296]	@ (80022c4 <HAL_ADC_ConfigChannel+0x5c8>)
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	e009      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x4b6>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a48      	ldr	r2, [pc, #288]	@ (80022c4 <HAL_ADC_ConfigChannel+0x5c8>)
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d102      	bne.n	80021ae <HAL_ADC_ConfigChannel+0x4b2>
 80021a8:	4b45      	ldr	r3, [pc, #276]	@ (80022c0 <HAL_ADC_ConfigChannel+0x5c4>)
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	e001      	b.n	80021b2 <HAL_ADC_ConfigChannel+0x4b6>
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	f003 0303 	and.w	r3, r3, #3
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d108      	bne.n	80021d2 <HAL_ADC_ConfigChannel+0x4d6>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_ADC_ConfigChannel+0x4d6>
 80021ce:	2301      	movs	r3, #1
 80021d0:	e000      	b.n	80021d4 <HAL_ADC_ConfigChannel+0x4d8>
 80021d2:	2300      	movs	r3, #0
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d150      	bne.n	800227a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021d8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d010      	beq.n	8002200 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f003 0303 	and.w	r3, r3, #3
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d107      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x4fe>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d101      	bne.n	80021fa <HAL_ADC_ConfigChannel+0x4fe>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <HAL_ADC_ConfigChannel+0x500>
 80021fa:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d13c      	bne.n	800227a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b10      	cmp	r3, #16
 8002206:	d11d      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x548>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002210:	d118      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800221a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800221c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800221e:	4b2a      	ldr	r3, [pc, #168]	@ (80022c8 <HAL_ADC_ConfigChannel+0x5cc>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a2a      	ldr	r2, [pc, #168]	@ (80022cc <HAL_ADC_ConfigChannel+0x5d0>)
 8002224:	fba2 2303 	umull	r2, r3, r2, r3
 8002228:	0c9a      	lsrs	r2, r3, #18
 800222a:	4613      	mov	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	005b      	lsls	r3, r3, #1
 8002232:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002234:	e002      	b.n	800223c <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	3b01      	subs	r3, #1
 800223a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d1f9      	bne.n	8002236 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002242:	e02e      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2b11      	cmp	r3, #17
 800224a:	d10b      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x568>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002254:	d106      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002256:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800225e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002260:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002262:	e01e      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b12      	cmp	r3, #18
 800226a:	d11a      	bne.n	80022a2 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800226c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002274:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002276:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002278:	e013      	b.n	80022a2 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	f043 0220 	orr.w	r2, r3, #32
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800228c:	e00a      	b.n	80022a4 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002292:	f043 0220 	orr.w	r2, r3, #32
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80022a0:	e000      	b.n	80022a4 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80022a2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80022ac:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	376c      	adds	r7, #108	@ 0x6c
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr
 80022bc:	50000100 	.word	0x50000100
 80022c0:	50000400 	.word	0x50000400
 80022c4:	50000500 	.word	0x50000500
 80022c8:	20000000 	.word	0x20000000
 80022cc:	431bde83 	.word	0x431bde83

080022d0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	b084      	sub	sp, #16
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022dc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d126      	bne.n	8002338 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002300:	2b00      	cmp	r3, #0
 8002302:	d115      	bne.n	8002330 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002308:	2b00      	cmp	r3, #0
 800230a:	d111      	bne.n	8002330 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002310:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d105      	bne.n	8002330 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002328:	f043 0201 	orr.w	r2, r3, #1
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002330:	68f8      	ldr	r0, [r7, #12]
 8002332:	f7ff f9c9 	bl	80016c8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002336:	e004      	b.n	8002342 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	4798      	blx	r3
}
 8002342:	bf00      	nop
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}

0800234a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b084      	sub	sp, #16
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002356:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002358:	68f8      	ldr	r0, [r7, #12]
 800235a:	f7ff f9bf 	bl	80016dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800235e:	bf00      	nop
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002366:	b580      	push	{r7, lr}
 8002368:	b084      	sub	sp, #16
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002372:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002378:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002384:	f043 0204 	orr.w	r2, r3, #4
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f7ff f9af 	bl	80016f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002392:	bf00      	nop
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
	...

0800239c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023a4:	2300      	movs	r3, #0
 80023a6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d108      	bne.n	80023c8 <ADC_Enable+0x2c>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d101      	bne.n	80023c8 <ADC_Enable+0x2c>
 80023c4:	2301      	movs	r3, #1
 80023c6:	e000      	b.n	80023ca <ADC_Enable+0x2e>
 80023c8:	2300      	movs	r3, #0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d143      	bne.n	8002456 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	4b22      	ldr	r3, [pc, #136]	@ (8002460 <ADC_Enable+0xc4>)
 80023d6:	4013      	ands	r3, r2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00d      	beq.n	80023f8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e0:	f043 0210 	orr.w	r2, r3, #16
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ec:	f043 0201 	orr.w	r2, r3, #1
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e02f      	b.n	8002458 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0201 	orr.w	r2, r2, #1
 8002406:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002408:	f7ff f952 	bl	80016b0 <HAL_GetTick>
 800240c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800240e:	e01b      	b.n	8002448 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002410:	f7ff f94e 	bl	80016b0 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d914      	bls.n	8002448 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b01      	cmp	r3, #1
 800242a:	d00d      	beq.n	8002448 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002430:	f043 0210 	orr.w	r2, r3, #16
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243c:	f043 0201 	orr.w	r2, r3, #1
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e007      	b.n	8002458 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0301 	and.w	r3, r3, #1
 8002452:	2b01      	cmp	r3, #1
 8002454:	d1dc      	bne.n	8002410 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	4618      	mov	r0, r3
 800245a:	3710      	adds	r7, #16
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	8000003f 	.word	0x8000003f

08002464 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f003 0303 	and.w	r3, r3, #3
 800247a:	2b01      	cmp	r3, #1
 800247c:	d108      	bne.n	8002490 <ADC_Disable+0x2c>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0301 	and.w	r3, r3, #1
 8002488:	2b01      	cmp	r3, #1
 800248a:	d101      	bne.n	8002490 <ADC_Disable+0x2c>
 800248c:	2301      	movs	r3, #1
 800248e:	e000      	b.n	8002492 <ADC_Disable+0x2e>
 8002490:	2300      	movs	r3, #0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d047      	beq.n	8002526 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f003 030d 	and.w	r3, r3, #13
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d10f      	bne.n	80024c4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	689a      	ldr	r2, [r3, #8]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f042 0202 	orr.w	r2, r2, #2
 80024b2:	609a      	str	r2, [r3, #8]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2203      	movs	r2, #3
 80024ba:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80024bc:	f7ff f8f8 	bl	80016b0 <HAL_GetTick>
 80024c0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80024c2:	e029      	b.n	8002518 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c8:	f043 0210 	orr.w	r2, r3, #16
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	e023      	b.n	8002528 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80024e0:	f7ff f8e6 	bl	80016b0 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	2b02      	cmp	r3, #2
 80024ec:	d914      	bls.n	8002518 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d10d      	bne.n	8002518 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002500:	f043 0210 	orr.w	r2, r3, #16
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250c:	f043 0201 	orr.w	r2, r3, #1
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e007      	b.n	8002528 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b01      	cmp	r3, #1
 8002524:	d0dc      	beq.n	80024e0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e0ed      	b.n	800271e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d102      	bne.n	8002554 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800254e:	6878      	ldr	r0, [r7, #4]
 8002550:	f7fe fb42 	bl	8000bd8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f042 0201 	orr.w	r2, r2, #1
 8002562:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002564:	f7ff f8a4 	bl	80016b0 <HAL_GetTick>
 8002568:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800256a:	e012      	b.n	8002592 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800256c:	f7ff f8a0 	bl	80016b0 <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	2b0a      	cmp	r3, #10
 8002578:	d90b      	bls.n	8002592 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800257e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2205      	movs	r2, #5
 800258a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e0c5      	b.n	800271e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0e5      	beq.n	800256c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f022 0202 	bic.w	r2, r2, #2
 80025ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025b0:	f7ff f87e 	bl	80016b0 <HAL_GetTick>
 80025b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025b6:	e012      	b.n	80025de <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025b8:	f7ff f87a 	bl	80016b0 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b0a      	cmp	r3, #10
 80025c4:	d90b      	bls.n	80025de <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ca:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2205      	movs	r2, #5
 80025d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e09f      	b.n	800271e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 0302 	and.w	r3, r3, #2
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1e5      	bne.n	80025b8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	7e1b      	ldrb	r3, [r3, #24]
 80025f0:	2b01      	cmp	r3, #1
 80025f2:	d108      	bne.n	8002606 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002602:	601a      	str	r2, [r3, #0]
 8002604:	e007      	b.n	8002616 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002614:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	7e5b      	ldrb	r3, [r3, #25]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d108      	bne.n	8002630 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	e007      	b.n	8002640 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800263e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7e9b      	ldrb	r3, [r3, #26]
 8002644:	2b01      	cmp	r3, #1
 8002646:	d108      	bne.n	800265a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f042 0220 	orr.w	r2, r2, #32
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	e007      	b.n	800266a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f022 0220 	bic.w	r2, r2, #32
 8002668:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	7edb      	ldrb	r3, [r3, #27]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d108      	bne.n	8002684 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 0210 	bic.w	r2, r2, #16
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	e007      	b.n	8002694 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f042 0210 	orr.w	r2, r2, #16
 8002692:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	7f1b      	ldrb	r3, [r3, #28]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d108      	bne.n	80026ae <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f042 0208 	orr.w	r2, r2, #8
 80026aa:	601a      	str	r2, [r3, #0]
 80026ac:	e007      	b.n	80026be <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0208 	bic.w	r2, r2, #8
 80026bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	7f5b      	ldrb	r3, [r3, #29]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d108      	bne.n	80026d8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f042 0204 	orr.w	r2, r2, #4
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	e007      	b.n	80026e8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0204 	bic.w	r2, r2, #4
 80026e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	431a      	orrs	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	691b      	ldr	r3, [r3, #16]
 80026f6:	431a      	orrs	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	695b      	ldr	r3, [r3, #20]
 80026fc:	ea42 0103 	orr.w	r1, r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	1e5a      	subs	r2, r3, #1
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2201      	movs	r2, #1
 8002718:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b084      	sub	sp, #16
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b01      	cmp	r3, #1
 8002738:	d12e      	bne.n	8002798 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2202      	movs	r2, #2
 800273e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0201 	bic.w	r2, r2, #1
 8002750:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002752:	f7fe ffad 	bl	80016b0 <HAL_GetTick>
 8002756:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002758:	e012      	b.n	8002780 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800275a:	f7fe ffa9 	bl	80016b0 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b0a      	cmp	r3, #10
 8002766:	d90b      	bls.n	8002780 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2205      	movs	r2, #5
 8002778:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e012      	b.n	80027a6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1e5      	bne.n	800275a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002794:	2300      	movs	r3, #0
 8002796:	e006      	b.n	80027a6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
  }
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b089      	sub	sp, #36	@ 0x24
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	60f8      	str	r0, [r7, #12]
 80027b6:	60b9      	str	r1, [r7, #8]
 80027b8:	607a      	str	r2, [r7, #4]
 80027ba:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027c2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80027cc:	7ffb      	ldrb	r3, [r7, #31]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d003      	beq.n	80027da <HAL_CAN_AddTxMessage+0x2c>
 80027d2:	7ffb      	ldrb	r3, [r7, #31]
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	f040 80ad 	bne.w	8002934 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10a      	bne.n	80027fa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027e4:	69bb      	ldr	r3, [r7, #24]
 80027e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d105      	bne.n	80027fa <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 8095 	beq.w	8002924 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	0e1b      	lsrs	r3, r3, #24
 80027fe:	f003 0303 	and.w	r3, r3, #3
 8002802:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002804:	2201      	movs	r2, #1
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	409a      	lsls	r2, r3
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d10d      	bne.n	8002832 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002820:	68f9      	ldr	r1, [r7, #12]
 8002822:	6809      	ldr	r1, [r1, #0]
 8002824:	431a      	orrs	r2, r3
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	3318      	adds	r3, #24
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	440b      	add	r3, r1
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	e00f      	b.n	8002852 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800283c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002842:	68f9      	ldr	r1, [r7, #12]
 8002844:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002846:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	3318      	adds	r3, #24
 800284c:	011b      	lsls	r3, r3, #4
 800284e:	440b      	add	r3, r1
 8002850:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	6819      	ldr	r1, [r3, #0]
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	691a      	ldr	r2, [r3, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	3318      	adds	r3, #24
 800285e:	011b      	lsls	r3, r3, #4
 8002860:	440b      	add	r3, r1
 8002862:	3304      	adds	r3, #4
 8002864:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	7d1b      	ldrb	r3, [r3, #20]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d111      	bne.n	8002892 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	3318      	adds	r3, #24
 8002876:	011b      	lsls	r3, r3, #4
 8002878:	4413      	add	r3, r2
 800287a:	3304      	adds	r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	6811      	ldr	r1, [r2, #0]
 8002882:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	3318      	adds	r3, #24
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	440b      	add	r3, r1
 800288e:	3304      	adds	r3, #4
 8002890:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	3307      	adds	r3, #7
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	061a      	lsls	r2, r3, #24
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	3306      	adds	r3, #6
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	041b      	lsls	r3, r3, #16
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3305      	adds	r3, #5
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	021b      	lsls	r3, r3, #8
 80028ac:	4313      	orrs	r3, r2
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	3204      	adds	r2, #4
 80028b2:	7812      	ldrb	r2, [r2, #0]
 80028b4:	4610      	mov	r0, r2
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	6811      	ldr	r1, [r2, #0]
 80028ba:	ea43 0200 	orr.w	r2, r3, r0
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	011b      	lsls	r3, r3, #4
 80028c2:	440b      	add	r3, r1
 80028c4:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80028c8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	3303      	adds	r3, #3
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	061a      	lsls	r2, r3, #24
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	3302      	adds	r3, #2
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	041b      	lsls	r3, r3, #16
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	3301      	adds	r3, #1
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	021b      	lsls	r3, r3, #8
 80028e4:	4313      	orrs	r3, r2
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	7812      	ldrb	r2, [r2, #0]
 80028ea:	4610      	mov	r0, r2
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	6811      	ldr	r1, [r2, #0]
 80028f0:	ea43 0200 	orr.w	r2, r3, r0
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	011b      	lsls	r3, r3, #4
 80028f8:	440b      	add	r3, r1
 80028fa:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80028fe:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	3318      	adds	r3, #24
 8002908:	011b      	lsls	r3, r3, #4
 800290a:	4413      	add	r3, r2
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	68fa      	ldr	r2, [r7, #12]
 8002910:	6811      	ldr	r1, [r2, #0]
 8002912:	f043 0201 	orr.w	r2, r3, #1
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	3318      	adds	r3, #24
 800291a:	011b      	lsls	r3, r3, #4
 800291c:	440b      	add	r3, r1
 800291e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002920:	2300      	movs	r3, #0
 8002922:	e00e      	b.n	8002942 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002928:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e006      	b.n	8002942 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002938:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
  }
}
 8002942:	4618      	mov	r0, r3
 8002944:	3724      	adds	r7, #36	@ 0x24
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b08a      	sub	sp, #40	@ 0x28
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002956:	2300      	movs	r3, #0
 8002958:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	691b      	ldr	r3, [r3, #16]
 8002980:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800298a:	6a3b      	ldr	r3, [r7, #32]
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	2b00      	cmp	r3, #0
 8002992:	d07c      	beq.n	8002a8e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	2b00      	cmp	r3, #0
 800299c:	d023      	beq.n	80029e6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2201      	movs	r2, #1
 80029a4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	f003 0302 	and.w	r3, r3, #2
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d003      	beq.n	80029b8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80029b0:	6878      	ldr	r0, [r7, #4]
 80029b2:	f000 f983 	bl	8002cbc <HAL_CAN_TxMailbox0CompleteCallback>
 80029b6:	e016      	b.n	80029e6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80029c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80029c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80029ca:	e00c      	b.n	80029e6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	f003 0308 	and.w	r3, r3, #8
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d004      	beq.n	80029e0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80029d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80029dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80029de:	e002      	b.n	80029e6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f989 	bl	8002cf8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d024      	beq.n	8002a3a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029f8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80029fa:	69bb      	ldr	r3, [r7, #24]
 80029fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d003      	beq.n	8002a0c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 f963 	bl	8002cd0 <HAL_CAN_TxMailbox1CompleteCallback>
 8002a0a:	e016      	b.n	8002a3a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d004      	beq.n	8002a20 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a1e:	e00c      	b.n	8002a3a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d004      	beq.n	8002a34 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a30:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a32:	e002      	b.n	8002a3a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 f969 	bl	8002d0c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d024      	beq.n	8002a8e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a4c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d003      	beq.n	8002a60 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	f000 f943 	bl	8002ce4 <HAL_CAN_TxMailbox2CompleteCallback>
 8002a5e:	e016      	b.n	8002a8e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d004      	beq.n	8002a74 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a70:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a72:	e00c      	b.n	8002a8e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d004      	beq.n	8002a88 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a84:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a86:	e002      	b.n	8002a8e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 f949 	bl	8002d20 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	f003 0308 	and.w	r3, r3, #8
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d00c      	beq.n	8002ab2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d007      	beq.n	8002ab2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aa8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2210      	movs	r2, #16
 8002ab0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ab2:	6a3b      	ldr	r3, [r7, #32]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00b      	beq.n	8002ad4 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	f003 0308 	and.w	r3, r3, #8
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d006      	beq.n	8002ad4 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2208      	movs	r2, #8
 8002acc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 f93a 	bl	8002d48 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002ad4:	6a3b      	ldr	r3, [r7, #32]
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d009      	beq.n	8002af2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	f003 0303 	and.w	r3, r3, #3
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d002      	beq.n	8002af2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f921 	bl	8002d34 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002af2:	6a3b      	ldr	r3, [r7, #32]
 8002af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d00c      	beq.n	8002b16 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	f003 0310 	and.w	r3, r3, #16
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d007      	beq.n	8002b16 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b0c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2210      	movs	r2, #16
 8002b14:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002b16:	6a3b      	ldr	r3, [r7, #32]
 8002b18:	f003 0320 	and.w	r3, r3, #32
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00b      	beq.n	8002b38 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d006      	beq.n	8002b38 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2208      	movs	r2, #8
 8002b30:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f000 f91c 	bl	8002d70 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002b38:	6a3b      	ldr	r3, [r7, #32]
 8002b3a:	f003 0310 	and.w	r3, r3, #16
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d009      	beq.n	8002b56 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d002      	beq.n	8002b56 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f903 	bl	8002d5c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002b56:	6a3b      	ldr	r3, [r7, #32]
 8002b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00b      	beq.n	8002b78 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	f003 0310 	and.w	r3, r3, #16
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d006      	beq.n	8002b78 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2210      	movs	r2, #16
 8002b70:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f000 f906 	bl	8002d84 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00b      	beq.n	8002b9a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	f003 0308 	and.w	r3, r3, #8
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d006      	beq.n	8002b9a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2208      	movs	r2, #8
 8002b92:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 f8ff 	bl	8002d98 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002b9a:	6a3b      	ldr	r3, [r7, #32]
 8002b9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d07b      	beq.n	8002c9c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002ba4:	69fb      	ldr	r3, [r7, #28]
 8002ba6:	f003 0304 	and.w	r3, r3, #4
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d072      	beq.n	8002c94 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002bae:	6a3b      	ldr	r3, [r7, #32]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d008      	beq.n	8002bca <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d008      	beq.n	8002be6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d003      	beq.n	8002be6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002be0:	f043 0302 	orr.w	r3, r3, #2
 8002be4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002be6:	6a3b      	ldr	r3, [r7, #32]
 8002be8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d008      	beq.n	8002c02 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bfc:	f043 0304 	orr.w	r3, r3, #4
 8002c00:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c02:	6a3b      	ldr	r3, [r7, #32]
 8002c04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d043      	beq.n	8002c94 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d03e      	beq.n	8002c94 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c1c:	2b60      	cmp	r3, #96	@ 0x60
 8002c1e:	d02b      	beq.n	8002c78 <HAL_CAN_IRQHandler+0x32a>
 8002c20:	2b60      	cmp	r3, #96	@ 0x60
 8002c22:	d82e      	bhi.n	8002c82 <HAL_CAN_IRQHandler+0x334>
 8002c24:	2b50      	cmp	r3, #80	@ 0x50
 8002c26:	d022      	beq.n	8002c6e <HAL_CAN_IRQHandler+0x320>
 8002c28:	2b50      	cmp	r3, #80	@ 0x50
 8002c2a:	d82a      	bhi.n	8002c82 <HAL_CAN_IRQHandler+0x334>
 8002c2c:	2b40      	cmp	r3, #64	@ 0x40
 8002c2e:	d019      	beq.n	8002c64 <HAL_CAN_IRQHandler+0x316>
 8002c30:	2b40      	cmp	r3, #64	@ 0x40
 8002c32:	d826      	bhi.n	8002c82 <HAL_CAN_IRQHandler+0x334>
 8002c34:	2b30      	cmp	r3, #48	@ 0x30
 8002c36:	d010      	beq.n	8002c5a <HAL_CAN_IRQHandler+0x30c>
 8002c38:	2b30      	cmp	r3, #48	@ 0x30
 8002c3a:	d822      	bhi.n	8002c82 <HAL_CAN_IRQHandler+0x334>
 8002c3c:	2b10      	cmp	r3, #16
 8002c3e:	d002      	beq.n	8002c46 <HAL_CAN_IRQHandler+0x2f8>
 8002c40:	2b20      	cmp	r3, #32
 8002c42:	d005      	beq.n	8002c50 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002c44:	e01d      	b.n	8002c82 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c48:	f043 0308 	orr.w	r3, r3, #8
 8002c4c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c4e:	e019      	b.n	8002c84 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c52:	f043 0310 	orr.w	r3, r3, #16
 8002c56:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c58:	e014      	b.n	8002c84 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5c:	f043 0320 	orr.w	r3, r3, #32
 8002c60:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c62:	e00f      	b.n	8002c84 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c6a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c6c:	e00a      	b.n	8002c84 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c74:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c76:	e005      	b.n	8002c84 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c7e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002c80:	e000      	b.n	8002c84 <HAL_CAN_IRQHandler+0x336>
            break;
 8002c82:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	699a      	ldr	r2, [r3, #24]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002c92:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2204      	movs	r2, #4
 8002c9a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d008      	beq.n	8002cb4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca8:	431a      	orrs	r2, r3
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f87c 	bl	8002dac <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002cb4:	bf00      	nop
 8002cb6:	3728      	adds	r7, #40	@ 0x28
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002cd8:	bf00      	nop
 8002cda:	370c      	adds	r7, #12
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002d28:	bf00      	nop
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr

08002d34 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d3c:	bf00      	nop
 8002d3e:	370c      	adds	r7, #12
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002d50:	bf00      	nop
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <__NVIC_SetPriorityGrouping+0x44>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ddc:	4013      	ands	r3, r2
 8002dde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002de8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002dec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002df0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002df2:	4a04      	ldr	r2, [pc, #16]	@ (8002e04 <__NVIC_SetPriorityGrouping+0x44>)
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	60d3      	str	r3, [r2, #12]
}
 8002df8:	bf00      	nop
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e02:	4770      	bx	lr
 8002e04:	e000ed00 	.word	0xe000ed00

08002e08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e0c:	4b04      	ldr	r3, [pc, #16]	@ (8002e20 <__NVIC_GetPriorityGrouping+0x18>)
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	0a1b      	lsrs	r3, r3, #8
 8002e12:	f003 0307 	and.w	r3, r3, #7
}
 8002e16:	4618      	mov	r0, r3
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	db0b      	blt.n	8002e4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e36:	79fb      	ldrb	r3, [r7, #7]
 8002e38:	f003 021f 	and.w	r2, r3, #31
 8002e3c:	4907      	ldr	r1, [pc, #28]	@ (8002e5c <__NVIC_EnableIRQ+0x38>)
 8002e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e42:	095b      	lsrs	r3, r3, #5
 8002e44:	2001      	movs	r0, #1
 8002e46:	fa00 f202 	lsl.w	r2, r0, r2
 8002e4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	e000e100 	.word	0xe000e100

08002e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	6039      	str	r1, [r7, #0]
 8002e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	db0a      	blt.n	8002e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	b2da      	uxtb	r2, r3
 8002e78:	490c      	ldr	r1, [pc, #48]	@ (8002eac <__NVIC_SetPriority+0x4c>)
 8002e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7e:	0112      	lsls	r2, r2, #4
 8002e80:	b2d2      	uxtb	r2, r2
 8002e82:	440b      	add	r3, r1
 8002e84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e88:	e00a      	b.n	8002ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	b2da      	uxtb	r2, r3
 8002e8e:	4908      	ldr	r1, [pc, #32]	@ (8002eb0 <__NVIC_SetPriority+0x50>)
 8002e90:	79fb      	ldrb	r3, [r7, #7]
 8002e92:	f003 030f 	and.w	r3, r3, #15
 8002e96:	3b04      	subs	r3, #4
 8002e98:	0112      	lsls	r2, r2, #4
 8002e9a:	b2d2      	uxtb	r2, r2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	761a      	strb	r2, [r3, #24]
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	e000e100 	.word	0xe000e100
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b089      	sub	sp, #36	@ 0x24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f003 0307 	and.w	r3, r3, #7
 8002ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	f1c3 0307 	rsb	r3, r3, #7
 8002ece:	2b04      	cmp	r3, #4
 8002ed0:	bf28      	it	cs
 8002ed2:	2304      	movcs	r3, #4
 8002ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	3304      	adds	r3, #4
 8002eda:	2b06      	cmp	r3, #6
 8002edc:	d902      	bls.n	8002ee4 <NVIC_EncodePriority+0x30>
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	3b03      	subs	r3, #3
 8002ee2:	e000      	b.n	8002ee6 <NVIC_EncodePriority+0x32>
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43da      	mvns	r2, r3
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	401a      	ands	r2, r3
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002efc:	f04f 31ff 	mov.w	r1, #4294967295
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	fa01 f303 	lsl.w	r3, r1, r3
 8002f06:	43d9      	mvns	r1, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f0c:	4313      	orrs	r3, r2
         );
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3724      	adds	r7, #36	@ 0x24
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b082      	sub	sp, #8
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3b01      	subs	r3, #1
 8002f28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f2c:	d301      	bcc.n	8002f32 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e00f      	b.n	8002f52 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f32:	4a0a      	ldr	r2, [pc, #40]	@ (8002f5c <SysTick_Config+0x40>)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	3b01      	subs	r3, #1
 8002f38:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f3a:	210f      	movs	r1, #15
 8002f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f40:	f7ff ff8e 	bl	8002e60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f44:	4b05      	ldr	r3, [pc, #20]	@ (8002f5c <SysTick_Config+0x40>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f4a:	4b04      	ldr	r3, [pc, #16]	@ (8002f5c <SysTick_Config+0x40>)
 8002f4c:	2207      	movs	r2, #7
 8002f4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3708      	adds	r7, #8
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	e000e010 	.word	0xe000e010

08002f60 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f7ff ff29 	bl	8002dc0 <__NVIC_SetPriorityGrouping>
}
 8002f6e:	bf00      	nop
 8002f70:	3708      	adds	r7, #8
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}

08002f76 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b086      	sub	sp, #24
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	60b9      	str	r1, [r7, #8]
 8002f80:	607a      	str	r2, [r7, #4]
 8002f82:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f88:	f7ff ff3e 	bl	8002e08 <__NVIC_GetPriorityGrouping>
 8002f8c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	68b9      	ldr	r1, [r7, #8]
 8002f92:	6978      	ldr	r0, [r7, #20]
 8002f94:	f7ff ff8e 	bl	8002eb4 <NVIC_EncodePriority>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f9e:	4611      	mov	r1, r2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff ff5d 	bl	8002e60 <__NVIC_SetPriority>
}
 8002fa6:	bf00      	nop
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}

08002fae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b082      	sub	sp, #8
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f7ff ff31 	bl	8002e24 <__NVIC_EnableIRQ>
}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b082      	sub	sp, #8
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002fd2:	6878      	ldr	r0, [r7, #4]
 8002fd4:	f7ff ffa2 	bl	8002f1c <SysTick_Config>
 8002fd8:	4603      	mov	r3, r0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3708      	adds	r7, #8
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e037      	b.n	8003068 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800300e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003012:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800301c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003028:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003034:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	69db      	ldr	r3, [r3, #28]
 800303a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	4313      	orrs	r3, r2
 8003040:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f000 f940 	bl	80032d0 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b086      	sub	sp, #24
 8003074:	af00      	add	r7, sp, #0
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	607a      	str	r2, [r7, #4]
 800307c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800307e:	2300      	movs	r3, #0
 8003080:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d101      	bne.n	8003090 <HAL_DMA_Start_IT+0x20>
 800308c:	2302      	movs	r3, #2
 800308e:	e04a      	b.n	8003126 <HAL_DMA_Start_IT+0xb6>
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d13a      	bne.n	8003118 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2202      	movs	r2, #2
 80030a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2200      	movs	r2, #0
 80030ae:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 0201 	bic.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	68b9      	ldr	r1, [r7, #8]
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 f8d4 	bl	8003274 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d008      	beq.n	80030e6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 020e 	orr.w	r2, r2, #14
 80030e2:	601a      	str	r2, [r3, #0]
 80030e4:	e00f      	b.n	8003106 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f042 020a 	orr.w	r2, r2, #10
 80030f4:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 0204 	bic.w	r2, r2, #4
 8003104:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f042 0201 	orr.w	r2, r2, #1
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	e005      	b.n	8003124 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003120:	2302      	movs	r3, #2
 8003122:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003124:	7dfb      	ldrb	r3, [r7, #23]
}
 8003126:	4618      	mov	r0, r3
 8003128:	3718      	adds	r7, #24
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800312e:	b580      	push	{r7, lr}
 8003130:	b084      	sub	sp, #16
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	2204      	movs	r2, #4
 800314c:	409a      	lsls	r2, r3
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	4013      	ands	r3, r2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d024      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x72>
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	d01f      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0320 	and.w	r3, r3, #32
 800316a:	2b00      	cmp	r3, #0
 800316c:	d107      	bne.n	800317e <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 0204 	bic.w	r2, r2, #4
 800317c:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003186:	2104      	movs	r1, #4
 8003188:	fa01 f202 	lsl.w	r2, r1, r2
 800318c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003192:	2b00      	cmp	r3, #0
 8003194:	d06a      	beq.n	800326c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800319e:	e065      	b.n	800326c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a4:	2202      	movs	r2, #2
 80031a6:	409a      	lsls	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d02c      	beq.n	800320a <HAL_DMA_IRQHandler+0xdc>
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d027      	beq.n	800320a <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 0320 	and.w	r3, r3, #32
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10b      	bne.n	80031e0 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 020a 	bic.w	r2, r2, #10
 80031d6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2201      	movs	r2, #1
 80031dc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031e8:	2102      	movs	r1, #2
 80031ea:	fa01 f202 	lsl.w	r2, r1, r2
 80031ee:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d035      	beq.n	800326c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003208:	e030      	b.n	800326c <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	2208      	movs	r2, #8
 8003210:	409a      	lsls	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	4013      	ands	r3, r2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d028      	beq.n	800326c <HAL_DMA_IRQHandler+0x13e>
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	f003 0308 	and.w	r3, r3, #8
 8003220:	2b00      	cmp	r3, #0
 8003222:	d023      	beq.n	800326c <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 020e 	bic.w	r2, r2, #14
 8003232:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800323c:	2101      	movs	r1, #1
 800323e:	fa01 f202 	lsl.w	r2, r1, r2
 8003242:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2201      	movs	r2, #1
 800324e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325e:	2b00      	cmp	r3, #0
 8003260:	d004      	beq.n	800326c <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	4798      	blx	r3
    }
  }
}
 800326a:	e7ff      	b.n	800326c <HAL_DMA_IRQHandler+0x13e>
 800326c:	bf00      	nop
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}

08003274 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	60f8      	str	r0, [r7, #12]
 800327c:	60b9      	str	r1, [r7, #8]
 800327e:	607a      	str	r2, [r7, #4]
 8003280:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328a:	2101      	movs	r1, #1
 800328c:	fa01 f202 	lsl.w	r2, r1, r2
 8003290:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d108      	bne.n	80032b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80032b2:	e007      	b.n	80032c4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	60da      	str	r2, [r3, #12]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	461a      	mov	r2, r3
 80032de:	4b14      	ldr	r3, [pc, #80]	@ (8003330 <DMA_CalcBaseAndBitshift+0x60>)
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d80f      	bhi.n	8003304 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	4b12      	ldr	r3, [pc, #72]	@ (8003334 <DMA_CalcBaseAndBitshift+0x64>)
 80032ec:	4413      	add	r3, r2
 80032ee:	4a12      	ldr	r2, [pc, #72]	@ (8003338 <DMA_CalcBaseAndBitshift+0x68>)
 80032f0:	fba2 2303 	umull	r2, r3, r2, r3
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	009a      	lsls	r2, r3, #2
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a0f      	ldr	r2, [pc, #60]	@ (800333c <DMA_CalcBaseAndBitshift+0x6c>)
 8003300:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8003302:	e00e      	b.n	8003322 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	461a      	mov	r2, r3
 800330a:	4b0d      	ldr	r3, [pc, #52]	@ (8003340 <DMA_CalcBaseAndBitshift+0x70>)
 800330c:	4413      	add	r3, r2
 800330e:	4a0a      	ldr	r2, [pc, #40]	@ (8003338 <DMA_CalcBaseAndBitshift+0x68>)
 8003310:	fba2 2303 	umull	r2, r3, r2, r3
 8003314:	091b      	lsrs	r3, r3, #4
 8003316:	009a      	lsls	r2, r3, #2
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a09      	ldr	r2, [pc, #36]	@ (8003344 <DMA_CalcBaseAndBitshift+0x74>)
 8003320:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003322:	bf00      	nop
 8003324:	370c      	adds	r7, #12
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40020407 	.word	0x40020407
 8003334:	bffdfff8 	.word	0xbffdfff8
 8003338:	cccccccd 	.word	0xcccccccd
 800333c:	40020000 	.word	0x40020000
 8003340:	bffdfbf8 	.word	0xbffdfbf8
 8003344:	40020400 	.word	0x40020400

08003348 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003352:	2300      	movs	r3, #0
 8003354:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003356:	e154      	b.n	8003602 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	2101      	movs	r1, #1
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	fa01 f303 	lsl.w	r3, r1, r3
 8003364:	4013      	ands	r3, r2
 8003366:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 8146 	beq.w	80035fc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 0303 	and.w	r3, r3, #3
 8003378:	2b01      	cmp	r3, #1
 800337a:	d005      	beq.n	8003388 <HAL_GPIO_Init+0x40>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f003 0303 	and.w	r3, r3, #3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d130      	bne.n	80033ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	005b      	lsls	r3, r3, #1
 8003392:	2203      	movs	r2, #3
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4013      	ands	r3, r2
 800339e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	68da      	ldr	r2, [r3, #12]
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	005b      	lsls	r3, r3, #1
 80033a8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ac:	693a      	ldr	r2, [r7, #16]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033be:	2201      	movs	r2, #1
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	fa02 f303 	lsl.w	r3, r2, r3
 80033c6:	43db      	mvns	r3, r3
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	4013      	ands	r3, r2
 80033cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	091b      	lsrs	r3, r3, #4
 80033d4:	f003 0201 	and.w	r2, r3, #1
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	fa02 f303 	lsl.w	r3, r2, r3
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	f003 0303 	and.w	r3, r3, #3
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	d017      	beq.n	8003426 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68db      	ldr	r3, [r3, #12]
 80033fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	2203      	movs	r2, #3
 8003402:	fa02 f303 	lsl.w	r3, r2, r3
 8003406:	43db      	mvns	r3, r3
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	4013      	ands	r3, r2
 800340c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	689a      	ldr	r2, [r3, #8]
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	693a      	ldr	r2, [r7, #16]
 800341c:	4313      	orrs	r3, r2
 800341e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d123      	bne.n	800347a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	08da      	lsrs	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	3208      	adds	r2, #8
 800343a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800343e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	f003 0307 	and.w	r3, r3, #7
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	220f      	movs	r2, #15
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43db      	mvns	r3, r3
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	4013      	ands	r3, r2
 8003454:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	691a      	ldr	r2, [r3, #16]
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	693a      	ldr	r2, [r7, #16]
 8003468:	4313      	orrs	r3, r2
 800346a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	08da      	lsrs	r2, r3, #3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	3208      	adds	r2, #8
 8003474:	6939      	ldr	r1, [r7, #16]
 8003476:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	2203      	movs	r2, #3
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	43db      	mvns	r3, r3
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	4013      	ands	r3, r2
 8003490:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 0203 	and.w	r2, r3, #3
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	005b      	lsls	r3, r3, #1
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	693a      	ldr	r2, [r7, #16]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	693a      	ldr	r2, [r7, #16]
 80034ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 80a0 	beq.w	80035fc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034bc:	4b58      	ldr	r3, [pc, #352]	@ (8003620 <HAL_GPIO_Init+0x2d8>)
 80034be:	699b      	ldr	r3, [r3, #24]
 80034c0:	4a57      	ldr	r2, [pc, #348]	@ (8003620 <HAL_GPIO_Init+0x2d8>)
 80034c2:	f043 0301 	orr.w	r3, r3, #1
 80034c6:	6193      	str	r3, [r2, #24]
 80034c8:	4b55      	ldr	r3, [pc, #340]	@ (8003620 <HAL_GPIO_Init+0x2d8>)
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	60bb      	str	r3, [r7, #8]
 80034d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034d4:	4a53      	ldr	r2, [pc, #332]	@ (8003624 <HAL_GPIO_Init+0x2dc>)
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	089b      	lsrs	r3, r3, #2
 80034da:	3302      	adds	r3, #2
 80034dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	f003 0303 	and.w	r3, r3, #3
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	220f      	movs	r2, #15
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80034fe:	d019      	beq.n	8003534 <HAL_GPIO_Init+0x1ec>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a49      	ldr	r2, [pc, #292]	@ (8003628 <HAL_GPIO_Init+0x2e0>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d013      	beq.n	8003530 <HAL_GPIO_Init+0x1e8>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a48      	ldr	r2, [pc, #288]	@ (800362c <HAL_GPIO_Init+0x2e4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d00d      	beq.n	800352c <HAL_GPIO_Init+0x1e4>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	4a47      	ldr	r2, [pc, #284]	@ (8003630 <HAL_GPIO_Init+0x2e8>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d007      	beq.n	8003528 <HAL_GPIO_Init+0x1e0>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a46      	ldr	r2, [pc, #280]	@ (8003634 <HAL_GPIO_Init+0x2ec>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d101      	bne.n	8003524 <HAL_GPIO_Init+0x1dc>
 8003520:	2304      	movs	r3, #4
 8003522:	e008      	b.n	8003536 <HAL_GPIO_Init+0x1ee>
 8003524:	2305      	movs	r3, #5
 8003526:	e006      	b.n	8003536 <HAL_GPIO_Init+0x1ee>
 8003528:	2303      	movs	r3, #3
 800352a:	e004      	b.n	8003536 <HAL_GPIO_Init+0x1ee>
 800352c:	2302      	movs	r3, #2
 800352e:	e002      	b.n	8003536 <HAL_GPIO_Init+0x1ee>
 8003530:	2301      	movs	r3, #1
 8003532:	e000      	b.n	8003536 <HAL_GPIO_Init+0x1ee>
 8003534:	2300      	movs	r3, #0
 8003536:	697a      	ldr	r2, [r7, #20]
 8003538:	f002 0203 	and.w	r2, r2, #3
 800353c:	0092      	lsls	r2, r2, #2
 800353e:	4093      	lsls	r3, r2
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003546:	4937      	ldr	r1, [pc, #220]	@ (8003624 <HAL_GPIO_Init+0x2dc>)
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	089b      	lsrs	r3, r3, #2
 800354c:	3302      	adds	r3, #2
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003554:	4b38      	ldr	r3, [pc, #224]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	43db      	mvns	r3, r3
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4013      	ands	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d003      	beq.n	8003578 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003570:	693a      	ldr	r2, [r7, #16]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4313      	orrs	r3, r2
 8003576:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003578:	4a2f      	ldr	r2, [pc, #188]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800357e:	4b2e      	ldr	r3, [pc, #184]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	43db      	mvns	r3, r3
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4013      	ands	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4313      	orrs	r3, r2
 80035a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80035a2:	4a25      	ldr	r2, [pc, #148]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035a8:	4b23      	ldr	r3, [pc, #140]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	43db      	mvns	r3, r3
 80035b2:	693a      	ldr	r2, [r7, #16]
 80035b4:	4013      	ands	r3, r2
 80035b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d003      	beq.n	80035cc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80035cc:	4a1a      	ldr	r2, [pc, #104]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035d2:	4b19      	ldr	r3, [pc, #100]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	43db      	mvns	r3, r3
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	4013      	ands	r3, r2
 80035e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	4313      	orrs	r3, r2
 80035f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80035f6:	4a10      	ldr	r2, [pc, #64]	@ (8003638 <HAL_GPIO_Init+0x2f0>)
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	3301      	adds	r3, #1
 8003600:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	fa22 f303 	lsr.w	r3, r2, r3
 800360c:	2b00      	cmp	r3, #0
 800360e:	f47f aea3 	bne.w	8003358 <HAL_GPIO_Init+0x10>
  }
}
 8003612:	bf00      	nop
 8003614:	bf00      	nop
 8003616:	371c      	adds	r7, #28
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	40021000 	.word	0x40021000
 8003624:	40010000 	.word	0x40010000
 8003628:	48000400 	.word	0x48000400
 800362c:	48000800 	.word	0x48000800
 8003630:	48000c00 	.word	0x48000c00
 8003634:	48001000 	.word	0x48001000
 8003638:	40010400 	.word	0x40010400

0800363c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691a      	ldr	r2, [r3, #16]
 800364c:	887b      	ldrh	r3, [r7, #2]
 800364e:	4013      	ands	r3, r2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d002      	beq.n	800365a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003654:	2301      	movs	r3, #1
 8003656:	73fb      	strb	r3, [r7, #15]
 8003658:	e001      	b.n	800365e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800365a:	2300      	movs	r3, #0
 800365c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800365e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	807b      	strh	r3, [r7, #2]
 8003678:	4613      	mov	r3, r2
 800367a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800367c:	787b      	ldrb	r3, [r7, #1]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003682:	887a      	ldrh	r2, [r7, #2]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003688:	e002      	b.n	8003690 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800368a:	887a      	ldrh	r2, [r7, #2]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	460b      	mov	r3, r1
 80036a6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036ae:	887a      	ldrh	r2, [r7, #2]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4013      	ands	r3, r2
 80036b4:	041a      	lsls	r2, r3, #16
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	43d9      	mvns	r1, r3
 80036ba:	887b      	ldrh	r3, [r7, #2]
 80036bc:	400b      	ands	r3, r1
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	619a      	str	r2, [r3, #24]
}
 80036c4:	bf00      	nop
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e08d      	b.n	80037fe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d106      	bne.n	80036fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7fd fb86 	bl	8000e08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2224      	movs	r2, #36	@ 0x24
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f022 0201 	bic.w	r2, r2, #1
 8003712:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003720:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003730:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b01      	cmp	r3, #1
 8003738:	d107      	bne.n	800374a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003746:	609a      	str	r2, [r3, #8]
 8003748:	e006      	b.n	8003758 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003756:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	2b02      	cmp	r3, #2
 800375e:	d108      	bne.n	8003772 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800376e:	605a      	str	r2, [r3, #4]
 8003770:	e007      	b.n	8003782 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003780:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	6812      	ldr	r2, [r2, #0]
 800378c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003790:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003794:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691a      	ldr	r2, [r3, #16]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	699b      	ldr	r3, [r3, #24]
 80037b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	69d9      	ldr	r1, [r3, #28]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6a1a      	ldr	r2, [r3, #32]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f042 0201 	orr.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2200      	movs	r2, #0
 80037f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80037fc:	2300      	movs	r3, #0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}

08003806 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
 800380e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b20      	cmp	r3, #32
 800381a:	d138      	bne.n	800388e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003822:	2b01      	cmp	r3, #1
 8003824:	d101      	bne.n	800382a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003826:	2302      	movs	r3, #2
 8003828:	e032      	b.n	8003890 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2201      	movs	r2, #1
 800382e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2224      	movs	r2, #36	@ 0x24
 8003836:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f022 0201 	bic.w	r2, r2, #1
 8003848:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003858:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6819      	ldr	r1, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	683a      	ldr	r2, [r7, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 0201 	orr.w	r2, r2, #1
 8003878:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2220      	movs	r2, #32
 800387e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800388a:	2300      	movs	r3, #0
 800388c:	e000      	b.n	8003890 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800388e:	2302      	movs	r3, #2
  }
}
 8003890:	4618      	mov	r0, r3
 8003892:	370c      	adds	r7, #12
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr

0800389c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800389c:	b480      	push	{r7}
 800389e:	b085      	sub	sp, #20
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b20      	cmp	r3, #32
 80038b0:	d139      	bne.n	8003926 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d101      	bne.n	80038c0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038bc:	2302      	movs	r3, #2
 80038be:	e033      	b.n	8003928 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2224      	movs	r2, #36	@ 0x24
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f022 0201 	bic.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80038ee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	021b      	lsls	r3, r3, #8
 80038f4:	68fa      	ldr	r2, [r7, #12]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f042 0201 	orr.w	r2, r2, #1
 8003910:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2220      	movs	r2, #32
 8003916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003922:	2300      	movs	r3, #0
 8003924:	e000      	b.n	8003928 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003926:	2302      	movs	r3, #2
  }
}
 8003928:	4618      	mov	r0, r3
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr

08003934 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800393a:	af00      	add	r7, sp, #0
 800393c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003940:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003944:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003946:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800394a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d102      	bne.n	800395a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	f001 b823 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800395a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800395e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	f000 817d 	beq.w	8003c6a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003970:	4bbc      	ldr	r3, [pc, #752]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f003 030c 	and.w	r3, r3, #12
 8003978:	2b04      	cmp	r3, #4
 800397a:	d00c      	beq.n	8003996 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800397c:	4bb9      	ldr	r3, [pc, #740]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f003 030c 	and.w	r3, r3, #12
 8003984:	2b08      	cmp	r3, #8
 8003986:	d15c      	bne.n	8003a42 <HAL_RCC_OscConfig+0x10e>
 8003988:	4bb6      	ldr	r3, [pc, #728]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003994:	d155      	bne.n	8003a42 <HAL_RCC_OscConfig+0x10e>
 8003996:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800399a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80039a2:	fa93 f3a3 	rbit	r3, r3
 80039a6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80039aa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ae:	fab3 f383 	clz	r3, r3
 80039b2:	b2db      	uxtb	r3, r3
 80039b4:	095b      	lsrs	r3, r3, #5
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d102      	bne.n	80039c8 <HAL_RCC_OscConfig+0x94>
 80039c2:	4ba8      	ldr	r3, [pc, #672]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	e015      	b.n	80039f4 <HAL_RCC_OscConfig+0xc0>
 80039c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039cc:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80039d4:	fa93 f3a3 	rbit	r3, r3
 80039d8:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80039dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039e0:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80039e4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80039e8:	fa93 f3a3 	rbit	r3, r3
 80039ec:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80039f0:	4b9c      	ldr	r3, [pc, #624]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 80039f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039f4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80039f8:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80039fc:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003a00:	fa92 f2a2 	rbit	r2, r2
 8003a04:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003a08:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003a0c:	fab2 f282 	clz	r2, r2
 8003a10:	b2d2      	uxtb	r2, r2
 8003a12:	f042 0220 	orr.w	r2, r2, #32
 8003a16:	b2d2      	uxtb	r2, r2
 8003a18:	f002 021f 	and.w	r2, r2, #31
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a22:	4013      	ands	r3, r2
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 811f 	beq.w	8003c68 <HAL_RCC_OscConfig+0x334>
 8003a2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	f040 8116 	bne.w	8003c68 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	f000 bfaf 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a52:	d106      	bne.n	8003a62 <HAL_RCC_OscConfig+0x12e>
 8003a54:	4b83      	ldr	r3, [pc, #524]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a82      	ldr	r2, [pc, #520]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a5e:	6013      	str	r3, [r2, #0]
 8003a60:	e036      	b.n	8003ad0 <HAL_RCC_OscConfig+0x19c>
 8003a62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10c      	bne.n	8003a8c <HAL_RCC_OscConfig+0x158>
 8003a72:	4b7c      	ldr	r3, [pc, #496]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a7b      	ldr	r2, [pc, #492]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003a78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a7c:	6013      	str	r3, [r2, #0]
 8003a7e:	4b79      	ldr	r3, [pc, #484]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a78      	ldr	r2, [pc, #480]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003a84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	e021      	b.n	8003ad0 <HAL_RCC_OscConfig+0x19c>
 8003a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x184>
 8003a9e:	4b71      	ldr	r3, [pc, #452]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a70      	ldr	r2, [pc, #448]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003aa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	4b6e      	ldr	r3, [pc, #440]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6d      	ldr	r2, [pc, #436]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e00b      	b.n	8003ad0 <HAL_RCC_OscConfig+0x19c>
 8003ab8:	4b6a      	ldr	r3, [pc, #424]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a69      	ldr	r2, [pc, #420]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b67      	ldr	r3, [pc, #412]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a66      	ldr	r2, [pc, #408]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003aca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ace:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ad0:	4b64      	ldr	r3, [pc, #400]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad4:	f023 020f 	bic.w	r2, r3, #15
 8003ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003adc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	495f      	ldr	r1, [pc, #380]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003aee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d059      	beq.n	8003bae <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003afa:	f7fd fdd9 	bl	80016b0 <HAL_GetTick>
 8003afe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b02:	e00a      	b.n	8003b1a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b04:	f7fd fdd4 	bl	80016b0 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b64      	cmp	r3, #100	@ 0x64
 8003b12:	d902      	bls.n	8003b1a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	f000 bf43 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
 8003b1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b1e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b22:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003b26:	fa93 f3a3 	rbit	r3, r3
 8003b2a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003b2e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b32:	fab3 f383 	clz	r3, r3
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	095b      	lsrs	r3, r3, #5
 8003b3a:	b2db      	uxtb	r3, r3
 8003b3c:	f043 0301 	orr.w	r3, r3, #1
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d102      	bne.n	8003b4c <HAL_RCC_OscConfig+0x218>
 8003b46:	4b47      	ldr	r3, [pc, #284]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	e015      	b.n	8003b78 <HAL_RCC_OscConfig+0x244>
 8003b4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b50:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003b58:	fa93 f3a3 	rbit	r3, r3
 8003b5c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003b60:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b64:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003b68:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003b6c:	fa93 f3a3 	rbit	r3, r3
 8003b70:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003b74:	4b3b      	ldr	r3, [pc, #236]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b78:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b7c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003b80:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003b84:	fa92 f2a2 	rbit	r2, r2
 8003b88:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003b8c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003b90:	fab2 f282 	clz	r2, r2
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	f042 0220 	orr.w	r2, r2, #32
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	f002 021f 	and.w	r2, r2, #31
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d0ab      	beq.n	8003b04 <HAL_RCC_OscConfig+0x1d0>
 8003bac:	e05d      	b.n	8003c6a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bae:	f7fd fd7f 	bl	80016b0 <HAL_GetTick>
 8003bb2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bb6:	e00a      	b.n	8003bce <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003bb8:	f7fd fd7a 	bl	80016b0 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	2b64      	cmp	r3, #100	@ 0x64
 8003bc6:	d902      	bls.n	8003bce <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	f000 bee9 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
 8003bce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bd2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003bda:	fa93 f3a3 	rbit	r3, r3
 8003bde:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003be2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003be6:	fab3 f383 	clz	r3, r3
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	095b      	lsrs	r3, r3, #5
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d102      	bne.n	8003c00 <HAL_RCC_OscConfig+0x2cc>
 8003bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	e015      	b.n	8003c2c <HAL_RCC_OscConfig+0x2f8>
 8003c00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c04:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c08:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003c0c:	fa93 f3a3 	rbit	r3, r3
 8003c10:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003c14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c18:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003c1c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003c20:	fa93 f3a3 	rbit	r3, r3
 8003c24:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003c28:	4b0e      	ldr	r3, [pc, #56]	@ (8003c64 <HAL_RCC_OscConfig+0x330>)
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003c30:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003c34:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003c38:	fa92 f2a2 	rbit	r2, r2
 8003c3c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003c40:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003c44:	fab2 f282 	clz	r2, r2
 8003c48:	b2d2      	uxtb	r2, r2
 8003c4a:	f042 0220 	orr.w	r2, r2, #32
 8003c4e:	b2d2      	uxtb	r2, r2
 8003c50:	f002 021f 	and.w	r2, r2, #31
 8003c54:	2101      	movs	r1, #1
 8003c56:	fa01 f202 	lsl.w	r2, r1, r2
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ab      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x284>
 8003c60:	e003      	b.n	8003c6a <HAL_RCC_OscConfig+0x336>
 8003c62:	bf00      	nop
 8003c64:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 817d 	beq.w	8003f7a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003c80:	4ba6      	ldr	r3, [pc, #664]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 030c 	and.w	r3, r3, #12
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d00b      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003c8c:	4ba3      	ldr	r3, [pc, #652]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f003 030c 	and.w	r3, r3, #12
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d172      	bne.n	8003d7e <HAL_RCC_OscConfig+0x44a>
 8003c98:	4ba0      	ldr	r3, [pc, #640]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d16c      	bne.n	8003d7e <HAL_RCC_OscConfig+0x44a>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003caa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003cae:	fa93 f3a3 	rbit	r3, r3
 8003cb2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003cb6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cba:	fab3 f383 	clz	r3, r3
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	095b      	lsrs	r3, r3, #5
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	f043 0301 	orr.w	r3, r3, #1
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d102      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x3a0>
 8003cce:	4b93      	ldr	r3, [pc, #588]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	e013      	b.n	8003cfc <HAL_RCC_OscConfig+0x3c8>
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cda:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003cde:	fa93 f3a3 	rbit	r3, r3
 8003ce2:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003ce6:	2302      	movs	r3, #2
 8003ce8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003cec:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003cf0:	fa93 f3a3 	rbit	r3, r3
 8003cf4:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003cf8:	4b88      	ldr	r3, [pc, #544]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003d02:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003d06:	fa92 f2a2 	rbit	r2, r2
 8003d0a:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003d0e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003d12:	fab2 f282 	clz	r2, r2
 8003d16:	b2d2      	uxtb	r2, r2
 8003d18:	f042 0220 	orr.w	r2, r2, #32
 8003d1c:	b2d2      	uxtb	r2, r2
 8003d1e:	f002 021f 	and.w	r2, r2, #31
 8003d22:	2101      	movs	r1, #1
 8003d24:	fa01 f202 	lsl.w	r2, r1, r2
 8003d28:	4013      	ands	r3, r2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d00a      	beq.n	8003d44 <HAL_RCC_OscConfig+0x410>
 8003d2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d002      	beq.n	8003d44 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	f000 be2e 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d44:	4b75      	ldr	r3, [pc, #468]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	21f8      	movs	r1, #248	@ 0xf8
 8003d5a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003d62:	fa91 f1a1 	rbit	r1, r1
 8003d66:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003d6a:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003d6e:	fab1 f181 	clz	r1, r1
 8003d72:	b2c9      	uxtb	r1, r1
 8003d74:	408b      	lsls	r3, r1
 8003d76:	4969      	ldr	r1, [pc, #420]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d7c:	e0fd      	b.n	8003f7a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	691b      	ldr	r3, [r3, #16]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f000 8088 	beq.w	8003ea0 <HAL_RCC_OscConfig+0x56c>
 8003d90:	2301      	movs	r3, #1
 8003d92:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d96:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003d9a:	fa93 f3a3 	rbit	r3, r3
 8003d9e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003da2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003da6:	fab3 f383 	clz	r3, r3
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003db0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	461a      	mov	r2, r3
 8003db8:	2301      	movs	r3, #1
 8003dba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbc:	f7fd fc78 	bl	80016b0 <HAL_GetTick>
 8003dc0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc4:	e00a      	b.n	8003ddc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dc6:	f7fd fc73 	bl	80016b0 <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d902      	bls.n	8003ddc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	f000 bde2 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
 8003ddc:	2302      	movs	r3, #2
 8003dde:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003de6:	fa93 f3a3 	rbit	r3, r3
 8003dea:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003dee:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003df2:	fab3 f383 	clz	r3, r3
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	f043 0301 	orr.w	r3, r3, #1
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d102      	bne.n	8003e0c <HAL_RCC_OscConfig+0x4d8>
 8003e06:	4b45      	ldr	r3, [pc, #276]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	e013      	b.n	8003e34 <HAL_RCC_OscConfig+0x500>
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e12:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003e16:	fa93 f3a3 	rbit	r3, r3
 8003e1a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003e1e:	2302      	movs	r3, #2
 8003e20:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003e24:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003e28:	fa93 f3a3 	rbit	r3, r3
 8003e2c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003e30:	4b3a      	ldr	r3, [pc, #232]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	2202      	movs	r2, #2
 8003e36:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003e3a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003e3e:	fa92 f2a2 	rbit	r2, r2
 8003e42:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003e46:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003e4a:	fab2 f282 	clz	r2, r2
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	f042 0220 	orr.w	r2, r2, #32
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	f002 021f 	and.w	r2, r2, #31
 8003e5a:	2101      	movs	r1, #1
 8003e5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003e60:	4013      	ands	r3, r2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d0af      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e66:	4b2d      	ldr	r3, [pc, #180]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	695b      	ldr	r3, [r3, #20]
 8003e7a:	21f8      	movs	r1, #248	@ 0xf8
 8003e7c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e80:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003e84:	fa91 f1a1 	rbit	r1, r1
 8003e88:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003e8c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003e90:	fab1 f181 	clz	r1, r1
 8003e94:	b2c9      	uxtb	r1, r1
 8003e96:	408b      	lsls	r3, r1
 8003e98:	4920      	ldr	r1, [pc, #128]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	600b      	str	r3, [r1, #0]
 8003e9e:	e06c      	b.n	8003f7a <HAL_RCC_OscConfig+0x646>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003eaa:	fa93 f3a3 	rbit	r3, r3
 8003eae:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003eb2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003eb6:	fab3 f383 	clz	r3, r3
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ec0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	2300      	movs	r3, #0
 8003eca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ecc:	f7fd fbf0 	bl	80016b0 <HAL_GetTick>
 8003ed0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ed4:	e00a      	b.n	8003eec <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ed6:	f7fd fbeb 	bl	80016b0 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d902      	bls.n	8003eec <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	f000 bd5a 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
 8003eec:	2302      	movs	r3, #2
 8003eee:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003ef6:	fa93 f3a3 	rbit	r3, r3
 8003efa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003efe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f02:	fab3 f383 	clz	r3, r3
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	095b      	lsrs	r3, r3, #5
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d104      	bne.n	8003f20 <HAL_RCC_OscConfig+0x5ec>
 8003f16:	4b01      	ldr	r3, [pc, #4]	@ (8003f1c <HAL_RCC_OscConfig+0x5e8>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	e015      	b.n	8003f48 <HAL_RCC_OscConfig+0x614>
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	2302      	movs	r3, #2
 8003f22:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003f2a:	fa93 f3a3 	rbit	r3, r3
 8003f2e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003f32:	2302      	movs	r3, #2
 8003f34:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003f38:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003f3c:	fa93 f3a3 	rbit	r3, r3
 8003f40:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003f44:	4bc8      	ldr	r3, [pc, #800]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 8003f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f48:	2202      	movs	r2, #2
 8003f4a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003f4e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003f52:	fa92 f2a2 	rbit	r2, r2
 8003f56:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003f5a:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003f5e:	fab2 f282 	clz	r2, r2
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	f042 0220 	orr.w	r2, r2, #32
 8003f68:	b2d2      	uxtb	r2, r2
 8003f6a:	f002 021f 	and.w	r2, r2, #31
 8003f6e:	2101      	movs	r1, #1
 8003f70:	fa01 f202 	lsl.w	r2, r1, r2
 8003f74:	4013      	ands	r3, r2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1ad      	bne.n	8003ed6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0308 	and.w	r3, r3, #8
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	f000 8110 	beq.w	80041b0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d079      	beq.n	8004094 <HAL_RCC_OscConfig+0x760>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003faa:	fa93 f3a3 	rbit	r3, r3
 8003fae:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003fb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fb6:	fab3 f383 	clz	r3, r3
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	4bab      	ldr	r3, [pc, #684]	@ (800426c <HAL_RCC_OscConfig+0x938>)
 8003fc0:	4413      	add	r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fca:	f7fd fb71 	bl	80016b0 <HAL_GetTick>
 8003fce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fd2:	e00a      	b.n	8003fea <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fd4:	f7fd fb6c 	bl	80016b0 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d902      	bls.n	8003fea <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	f000 bcdb 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
 8003fea:	2302      	movs	r3, #2
 8003fec:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003ff4:	fa93 f3a3 	rbit	r3, r3
 8003ff8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003ffc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004000:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004004:	2202      	movs	r2, #2
 8004006:	601a      	str	r2, [r3, #0]
 8004008:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800400c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	fa93 f2a3 	rbit	r2, r3
 8004016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800401a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004024:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004028:	2202      	movs	r2, #2
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004030:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	fa93 f2a3 	rbit	r2, r3
 800403a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800403e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004042:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004044:	4b88      	ldr	r3, [pc, #544]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 8004046:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004050:	2102      	movs	r1, #2
 8004052:	6019      	str	r1, [r3, #0]
 8004054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004058:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	fa93 f1a3 	rbit	r1, r3
 8004062:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004066:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800406a:	6019      	str	r1, [r3, #0]
  return result;
 800406c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004070:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	fab3 f383 	clz	r3, r3
 800407a:	b2db      	uxtb	r3, r3
 800407c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004080:	b2db      	uxtb	r3, r3
 8004082:	f003 031f 	and.w	r3, r3, #31
 8004086:	2101      	movs	r1, #1
 8004088:	fa01 f303 	lsl.w	r3, r1, r3
 800408c:	4013      	ands	r3, r2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d0a0      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x6a0>
 8004092:	e08d      	b.n	80041b0 <HAL_RCC_OscConfig+0x87c>
 8004094:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004098:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800409c:	2201      	movs	r2, #1
 800409e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040a4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	fa93 f2a3 	rbit	r2, r3
 80040ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040b2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80040b6:	601a      	str	r2, [r3, #0]
  return result;
 80040b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040bc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80040c0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c2:	fab3 f383 	clz	r3, r3
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	461a      	mov	r2, r3
 80040ca:	4b68      	ldr	r3, [pc, #416]	@ (800426c <HAL_RCC_OscConfig+0x938>)
 80040cc:	4413      	add	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	461a      	mov	r2, r3
 80040d2:	2300      	movs	r3, #0
 80040d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040d6:	f7fd faeb 	bl	80016b0 <HAL_GetTick>
 80040da:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040de:	e00a      	b.n	80040f6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040e0:	f7fd fae6 	bl	80016b0 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d902      	bls.n	80040f6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	f000 bc55 	b.w	80049a0 <HAL_RCC_OscConfig+0x106c>
 80040f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040fa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80040fe:	2202      	movs	r2, #2
 8004100:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004102:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004106:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	fa93 f2a3 	rbit	r2, r3
 8004110:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004114:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8004118:	601a      	str	r2, [r3, #0]
 800411a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800411e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004122:	2202      	movs	r2, #2
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800412a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	fa93 f2a3 	rbit	r2, r3
 8004134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004138:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800413c:	601a      	str	r2, [r3, #0]
 800413e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004142:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004146:	2202      	movs	r2, #2
 8004148:	601a      	str	r2, [r3, #0]
 800414a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800414e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	fa93 f2a3 	rbit	r2, r3
 8004158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800415c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004160:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004162:	4b41      	ldr	r3, [pc, #260]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 8004164:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004166:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800416a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800416e:	2102      	movs	r1, #2
 8004170:	6019      	str	r1, [r3, #0]
 8004172:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004176:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	fa93 f1a3 	rbit	r1, r3
 8004180:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004184:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004188:	6019      	str	r1, [r3, #0]
  return result;
 800418a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800418e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	fab3 f383 	clz	r3, r3
 8004198:	b2db      	uxtb	r3, r3
 800419a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	f003 031f 	and.w	r3, r3, #31
 80041a4:	2101      	movs	r1, #1
 80041a6:	fa01 f303 	lsl.w	r3, r1, r3
 80041aa:	4013      	ands	r3, r2
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d197      	bne.n	80040e0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	f000 81a1 	beq.w	8004508 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041c6:	2300      	movs	r3, #0
 80041c8:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041cc:	4b26      	ldr	r3, [pc, #152]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d116      	bne.n	8004206 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041d8:	4b23      	ldr	r3, [pc, #140]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 80041da:	69db      	ldr	r3, [r3, #28]
 80041dc:	4a22      	ldr	r2, [pc, #136]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 80041de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	61d3      	str	r3, [r2, #28]
 80041e4:	4b20      	ldr	r3, [pc, #128]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80041ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f0:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80041f4:	601a      	str	r2, [r3, #0]
 80041f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041fa:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80041fe:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004200:	2301      	movs	r3, #1
 8004202:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004206:	4b1a      	ldr	r3, [pc, #104]	@ (8004270 <HAL_RCC_OscConfig+0x93c>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420e:	2b00      	cmp	r3, #0
 8004210:	d11a      	bne.n	8004248 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004212:	4b17      	ldr	r3, [pc, #92]	@ (8004270 <HAL_RCC_OscConfig+0x93c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a16      	ldr	r2, [pc, #88]	@ (8004270 <HAL_RCC_OscConfig+0x93c>)
 8004218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800421c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800421e:	f7fd fa47 	bl	80016b0 <HAL_GetTick>
 8004222:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004226:	e009      	b.n	800423c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004228:	f7fd fa42 	bl	80016b0 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b64      	cmp	r3, #100	@ 0x64
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e3b1      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800423c:	4b0c      	ldr	r3, [pc, #48]	@ (8004270 <HAL_RCC_OscConfig+0x93c>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0ef      	beq.n	8004228 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004248:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800424c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	2b01      	cmp	r3, #1
 8004256:	d10d      	bne.n	8004274 <HAL_RCC_OscConfig+0x940>
 8004258:	4b03      	ldr	r3, [pc, #12]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	4a02      	ldr	r2, [pc, #8]	@ (8004268 <HAL_RCC_OscConfig+0x934>)
 800425e:	f043 0301 	orr.w	r3, r3, #1
 8004262:	6213      	str	r3, [r2, #32]
 8004264:	e03c      	b.n	80042e0 <HAL_RCC_OscConfig+0x9ac>
 8004266:	bf00      	nop
 8004268:	40021000 	.word	0x40021000
 800426c:	10908120 	.word	0x10908120
 8004270:	40007000 	.word	0x40007000
 8004274:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004278:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d10c      	bne.n	800429e <HAL_RCC_OscConfig+0x96a>
 8004284:	4bc1      	ldr	r3, [pc, #772]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 8004286:	6a1b      	ldr	r3, [r3, #32]
 8004288:	4ac0      	ldr	r2, [pc, #768]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 800428a:	f023 0301 	bic.w	r3, r3, #1
 800428e:	6213      	str	r3, [r2, #32]
 8004290:	4bbe      	ldr	r3, [pc, #760]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	4abd      	ldr	r2, [pc, #756]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 8004296:	f023 0304 	bic.w	r3, r3, #4
 800429a:	6213      	str	r3, [r2, #32]
 800429c:	e020      	b.n	80042e0 <HAL_RCC_OscConfig+0x9ac>
 800429e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	2b05      	cmp	r3, #5
 80042ac:	d10c      	bne.n	80042c8 <HAL_RCC_OscConfig+0x994>
 80042ae:	4bb7      	ldr	r3, [pc, #732]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042b0:	6a1b      	ldr	r3, [r3, #32]
 80042b2:	4ab6      	ldr	r2, [pc, #728]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042b4:	f043 0304 	orr.w	r3, r3, #4
 80042b8:	6213      	str	r3, [r2, #32]
 80042ba:	4bb4      	ldr	r3, [pc, #720]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042bc:	6a1b      	ldr	r3, [r3, #32]
 80042be:	4ab3      	ldr	r2, [pc, #716]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042c0:	f043 0301 	orr.w	r3, r3, #1
 80042c4:	6213      	str	r3, [r2, #32]
 80042c6:	e00b      	b.n	80042e0 <HAL_RCC_OscConfig+0x9ac>
 80042c8:	4bb0      	ldr	r3, [pc, #704]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	4aaf      	ldr	r2, [pc, #700]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042ce:	f023 0301 	bic.w	r3, r3, #1
 80042d2:	6213      	str	r3, [r2, #32]
 80042d4:	4bad      	ldr	r3, [pc, #692]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	4aac      	ldr	r2, [pc, #688]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80042da:	f023 0304 	bic.w	r3, r3, #4
 80042de:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8081 	beq.w	80043f4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f2:	f7fd f9dd 	bl	80016b0 <HAL_GetTick>
 80042f6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042fa:	e00b      	b.n	8004314 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042fc:	f7fd f9d8 	bl	80016b0 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800430c:	4293      	cmp	r3, r2
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e345      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
 8004314:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004318:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800431c:	2202      	movs	r2, #2
 800431e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004324:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	fa93 f2a3 	rbit	r2, r3
 800432e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004332:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800433c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004340:	2202      	movs	r2, #2
 8004342:	601a      	str	r2, [r3, #0]
 8004344:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004348:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	fa93 f2a3 	rbit	r2, r3
 8004352:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004356:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800435a:	601a      	str	r2, [r3, #0]
  return result;
 800435c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004360:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004364:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004366:	fab3 f383 	clz	r3, r3
 800436a:	b2db      	uxtb	r3, r3
 800436c:	095b      	lsrs	r3, r3, #5
 800436e:	b2db      	uxtb	r3, r3
 8004370:	f043 0302 	orr.w	r3, r3, #2
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b02      	cmp	r3, #2
 8004378:	d102      	bne.n	8004380 <HAL_RCC_OscConfig+0xa4c>
 800437a:	4b84      	ldr	r3, [pc, #528]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	e013      	b.n	80043a8 <HAL_RCC_OscConfig+0xa74>
 8004380:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004384:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004388:	2202      	movs	r2, #2
 800438a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004390:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	fa93 f2a3 	rbit	r2, r3
 800439a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800439e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	4b79      	ldr	r3, [pc, #484]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80043a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043ac:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80043b0:	2102      	movs	r1, #2
 80043b2:	6011      	str	r1, [r2, #0]
 80043b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043b8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80043bc:	6812      	ldr	r2, [r2, #0]
 80043be:	fa92 f1a2 	rbit	r1, r2
 80043c2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043c6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80043ca:	6011      	str	r1, [r2, #0]
  return result;
 80043cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80043d0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80043d4:	6812      	ldr	r2, [r2, #0]
 80043d6:	fab2 f282 	clz	r2, r2
 80043da:	b2d2      	uxtb	r2, r2
 80043dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043e0:	b2d2      	uxtb	r2, r2
 80043e2:	f002 021f 	and.w	r2, r2, #31
 80043e6:	2101      	movs	r1, #1
 80043e8:	fa01 f202 	lsl.w	r2, r1, r2
 80043ec:	4013      	ands	r3, r2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d084      	beq.n	80042fc <HAL_RCC_OscConfig+0x9c8>
 80043f2:	e07f      	b.n	80044f4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043f4:	f7fd f95c 	bl	80016b0 <HAL_GetTick>
 80043f8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043fc:	e00b      	b.n	8004416 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043fe:	f7fd f957 	bl	80016b0 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440e:	4293      	cmp	r3, r2
 8004410:	d901      	bls.n	8004416 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8004412:	2303      	movs	r3, #3
 8004414:	e2c4      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
 8004416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800441a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800441e:	2202      	movs	r2, #2
 8004420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004426:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	fa93 f2a3 	rbit	r2, r3
 8004430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004434:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800443e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004442:	2202      	movs	r2, #2
 8004444:	601a      	str	r2, [r3, #0]
 8004446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800444a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	fa93 f2a3 	rbit	r2, r3
 8004454:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004458:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800445c:	601a      	str	r2, [r3, #0]
  return result;
 800445e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004462:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004466:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004468:	fab3 f383 	clz	r3, r3
 800446c:	b2db      	uxtb	r3, r3
 800446e:	095b      	lsrs	r3, r3, #5
 8004470:	b2db      	uxtb	r3, r3
 8004472:	f043 0302 	orr.w	r3, r3, #2
 8004476:	b2db      	uxtb	r3, r3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d102      	bne.n	8004482 <HAL_RCC_OscConfig+0xb4e>
 800447c:	4b43      	ldr	r3, [pc, #268]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 800447e:	6a1b      	ldr	r3, [r3, #32]
 8004480:	e013      	b.n	80044aa <HAL_RCC_OscConfig+0xb76>
 8004482:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004486:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800448a:	2202      	movs	r2, #2
 800448c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800448e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004492:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	fa93 f2a3 	rbit	r2, r3
 800449c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80044a4:	601a      	str	r2, [r3, #0]
 80044a6:	4b39      	ldr	r3, [pc, #228]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80044a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044ae:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80044b2:	2102      	movs	r1, #2
 80044b4:	6011      	str	r1, [r2, #0]
 80044b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044ba:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	fa92 f1a2 	rbit	r1, r2
 80044c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044c8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80044cc:	6011      	str	r1, [r2, #0]
  return result;
 80044ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044d2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80044d6:	6812      	ldr	r2, [r2, #0]
 80044d8:	fab2 f282 	clz	r2, r2
 80044dc:	b2d2      	uxtb	r2, r2
 80044de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044e2:	b2d2      	uxtb	r2, r2
 80044e4:	f002 021f 	and.w	r2, r2, #31
 80044e8:	2101      	movs	r1, #1
 80044ea:	fa01 f202 	lsl.w	r2, r1, r2
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d184      	bne.n	80043fe <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044f4:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	d105      	bne.n	8004508 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044fc:	4b23      	ldr	r3, [pc, #140]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 80044fe:	69db      	ldr	r3, [r3, #28]
 8004500:	4a22      	ldr	r2, [pc, #136]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 8004502:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004506:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69db      	ldr	r3, [r3, #28]
 8004514:	2b00      	cmp	r3, #0
 8004516:	f000 8242 	beq.w	800499e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800451a:	4b1c      	ldr	r3, [pc, #112]	@ (800458c <HAL_RCC_OscConfig+0xc58>)
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f003 030c 	and.w	r3, r3, #12
 8004522:	2b08      	cmp	r3, #8
 8004524:	f000 8213 	beq.w	800494e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004528:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800452c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	69db      	ldr	r3, [r3, #28]
 8004534:	2b02      	cmp	r3, #2
 8004536:	f040 8162 	bne.w	80047fe <HAL_RCC_OscConfig+0xeca>
 800453a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800453e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004542:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004546:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004548:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800454c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	fa93 f2a3 	rbit	r2, r3
 8004556:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800455a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800455e:	601a      	str	r2, [r3, #0]
  return result;
 8004560:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004564:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004568:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800456a:	fab3 f383 	clz	r3, r3
 800456e:	b2db      	uxtb	r3, r3
 8004570:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004574:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	461a      	mov	r2, r3
 800457c:	2300      	movs	r3, #0
 800457e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004580:	f7fd f896 	bl	80016b0 <HAL_GetTick>
 8004584:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004588:	e00c      	b.n	80045a4 <HAL_RCC_OscConfig+0xc70>
 800458a:	bf00      	nop
 800458c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004590:	f7fd f88e 	bl	80016b0 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	2b02      	cmp	r3, #2
 800459e:	d901      	bls.n	80045a4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e1fd      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
 80045a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045a8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80045ac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045b6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	fa93 f2a3 	rbit	r2, r3
 80045c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045c4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80045c8:	601a      	str	r2, [r3, #0]
  return result;
 80045ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ce:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80045d2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045d4:	fab3 f383 	clz	r3, r3
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	095b      	lsrs	r3, r3, #5
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	f043 0301 	orr.w	r3, r3, #1
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d102      	bne.n	80045ee <HAL_RCC_OscConfig+0xcba>
 80045e8:	4bb0      	ldr	r3, [pc, #704]	@ (80048ac <HAL_RCC_OscConfig+0xf78>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	e027      	b.n	800463e <HAL_RCC_OscConfig+0xd0a>
 80045ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045f2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80045f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004600:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	fa93 f2a3 	rbit	r2, r3
 800460a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800460e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004612:	601a      	str	r2, [r3, #0]
 8004614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004618:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800461c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004620:	601a      	str	r2, [r3, #0]
 8004622:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004626:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	fa93 f2a3 	rbit	r2, r3
 8004630:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004634:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004638:	601a      	str	r2, [r3, #0]
 800463a:	4b9c      	ldr	r3, [pc, #624]	@ (80048ac <HAL_RCC_OscConfig+0xf78>)
 800463c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004642:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004646:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800464a:	6011      	str	r1, [r2, #0]
 800464c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004650:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8004654:	6812      	ldr	r2, [r2, #0]
 8004656:	fa92 f1a2 	rbit	r1, r2
 800465a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800465e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004662:	6011      	str	r1, [r2, #0]
  return result;
 8004664:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004668:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800466c:	6812      	ldr	r2, [r2, #0]
 800466e:	fab2 f282 	clz	r2, r2
 8004672:	b2d2      	uxtb	r2, r2
 8004674:	f042 0220 	orr.w	r2, r2, #32
 8004678:	b2d2      	uxtb	r2, r2
 800467a:	f002 021f 	and.w	r2, r2, #31
 800467e:	2101      	movs	r1, #1
 8004680:	fa01 f202 	lsl.w	r2, r1, r2
 8004684:	4013      	ands	r3, r2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d182      	bne.n	8004590 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800468a:	4b88      	ldr	r3, [pc, #544]	@ (80048ac <HAL_RCC_OscConfig+0xf78>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004692:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004696:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800469e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	430b      	orrs	r3, r1
 80046ac:	497f      	ldr	r1, [pc, #508]	@ (80048ac <HAL_RCC_OscConfig+0xf78>)
 80046ae:	4313      	orrs	r3, r2
 80046b0:	604b      	str	r3, [r1, #4]
 80046b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046b6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80046ba:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80046be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046c4:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	fa93 f2a3 	rbit	r2, r3
 80046ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046d2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80046d6:	601a      	str	r2, [r3, #0]
  return result;
 80046d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046dc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80046e0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046e2:	fab3 f383 	clz	r3, r3
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80046ec:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80046f0:	009b      	lsls	r3, r3, #2
 80046f2:	461a      	mov	r2, r3
 80046f4:	2301      	movs	r3, #1
 80046f6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046f8:	f7fc ffda 	bl	80016b0 <HAL_GetTick>
 80046fc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004700:	e009      	b.n	8004716 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004702:	f7fc ffd5 	bl	80016b0 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e144      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
 8004716:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800471a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800471e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004722:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004724:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004728:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	fa93 f2a3 	rbit	r2, r3
 8004732:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004736:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800473a:	601a      	str	r2, [r3, #0]
  return result;
 800473c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004740:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004744:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004746:	fab3 f383 	clz	r3, r3
 800474a:	b2db      	uxtb	r3, r3
 800474c:	095b      	lsrs	r3, r3, #5
 800474e:	b2db      	uxtb	r3, r3
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b01      	cmp	r3, #1
 8004758:	d102      	bne.n	8004760 <HAL_RCC_OscConfig+0xe2c>
 800475a:	4b54      	ldr	r3, [pc, #336]	@ (80048ac <HAL_RCC_OscConfig+0xf78>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	e027      	b.n	80047b0 <HAL_RCC_OscConfig+0xe7c>
 8004760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004764:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004768:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800476c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800476e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004772:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	fa93 f2a3 	rbit	r2, r3
 800477c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004780:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800478a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800478e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004798:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	fa93 f2a3 	rbit	r2, r3
 80047a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047a6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	4b3f      	ldr	r3, [pc, #252]	@ (80048ac <HAL_RCC_OscConfig+0xf78>)
 80047ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047b4:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80047b8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80047bc:	6011      	str	r1, [r2, #0]
 80047be:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047c2:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 80047c6:	6812      	ldr	r2, [r2, #0]
 80047c8:	fa92 f1a2 	rbit	r1, r2
 80047cc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047d0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80047d4:	6011      	str	r1, [r2, #0]
  return result;
 80047d6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047da:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80047de:	6812      	ldr	r2, [r2, #0]
 80047e0:	fab2 f282 	clz	r2, r2
 80047e4:	b2d2      	uxtb	r2, r2
 80047e6:	f042 0220 	orr.w	r2, r2, #32
 80047ea:	b2d2      	uxtb	r2, r2
 80047ec:	f002 021f 	and.w	r2, r2, #31
 80047f0:	2101      	movs	r1, #1
 80047f2:	fa01 f202 	lsl.w	r2, r1, r2
 80047f6:	4013      	ands	r3, r2
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d082      	beq.n	8004702 <HAL_RCC_OscConfig+0xdce>
 80047fc:	e0cf      	b.n	800499e <HAL_RCC_OscConfig+0x106a>
 80047fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004802:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004806:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800480a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800480c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004810:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	fa93 f2a3 	rbit	r2, r3
 800481a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800481e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004822:	601a      	str	r2, [r3, #0]
  return result;
 8004824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004828:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800482c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482e:	fab3 f383 	clz	r3, r3
 8004832:	b2db      	uxtb	r3, r3
 8004834:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004838:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	461a      	mov	r2, r3
 8004840:	2300      	movs	r3, #0
 8004842:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004844:	f7fc ff34 	bl	80016b0 <HAL_GetTick>
 8004848:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800484c:	e009      	b.n	8004862 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800484e:	f7fc ff2f 	bl	80016b0 <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004858:	1ad3      	subs	r3, r2, r3
 800485a:	2b02      	cmp	r3, #2
 800485c:	d901      	bls.n	8004862 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800485e:	2303      	movs	r3, #3
 8004860:	e09e      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
 8004862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004866:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800486a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800486e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004870:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004874:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	fa93 f2a3 	rbit	r2, r3
 800487e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004882:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004886:	601a      	str	r2, [r3, #0]
  return result;
 8004888:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800488c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004890:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004892:	fab3 f383 	clz	r3, r3
 8004896:	b2db      	uxtb	r3, r3
 8004898:	095b      	lsrs	r3, r3, #5
 800489a:	b2db      	uxtb	r3, r3
 800489c:	f043 0301 	orr.w	r3, r3, #1
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d104      	bne.n	80048b0 <HAL_RCC_OscConfig+0xf7c>
 80048a6:	4b01      	ldr	r3, [pc, #4]	@ (80048ac <HAL_RCC_OscConfig+0xf78>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	e029      	b.n	8004900 <HAL_RCC_OscConfig+0xfcc>
 80048ac:	40021000 	.word	0x40021000
 80048b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048b4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80048b8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80048bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048c2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	fa93 f2a3 	rbit	r2, r3
 80048cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048d0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80048d4:	601a      	str	r2, [r3, #0]
 80048d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048da:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80048de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80048e2:	601a      	str	r2, [r3, #0]
 80048e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048e8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	fa93 f2a3 	rbit	r2, r3
 80048f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048f6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	4b2b      	ldr	r3, [pc, #172]	@ (80049ac <HAL_RCC_OscConfig+0x1078>)
 80048fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004900:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004904:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004908:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800490c:	6011      	str	r1, [r2, #0]
 800490e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004912:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004916:	6812      	ldr	r2, [r2, #0]
 8004918:	fa92 f1a2 	rbit	r1, r2
 800491c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004920:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004924:	6011      	str	r1, [r2, #0]
  return result;
 8004926:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800492a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800492e:	6812      	ldr	r2, [r2, #0]
 8004930:	fab2 f282 	clz	r2, r2
 8004934:	b2d2      	uxtb	r2, r2
 8004936:	f042 0220 	orr.w	r2, r2, #32
 800493a:	b2d2      	uxtb	r2, r2
 800493c:	f002 021f 	and.w	r2, r2, #31
 8004940:	2101      	movs	r1, #1
 8004942:	fa01 f202 	lsl.w	r2, r1, r2
 8004946:	4013      	ands	r3, r2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d180      	bne.n	800484e <HAL_RCC_OscConfig+0xf1a>
 800494c:	e027      	b.n	800499e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800494e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004952:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e01e      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004962:	4b12      	ldr	r3, [pc, #72]	@ (80049ac <HAL_RCC_OscConfig+0x1078>)
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800496a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800496e:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004972:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004976:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6a1b      	ldr	r3, [r3, #32]
 800497e:	429a      	cmp	r2, r3
 8004980:	d10b      	bne.n	800499a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004982:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004986:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800498a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800498e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004996:	429a      	cmp	r2, r3
 8004998:	d001      	beq.n	800499e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	bf00      	nop
 80049ac:	40021000 	.word	0x40021000

080049b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b09e      	sub	sp, #120	@ 0x78
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d101      	bne.n	80049c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e162      	b.n	8004c8e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049c8:	4b90      	ldr	r3, [pc, #576]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0307 	and.w	r3, r3, #7
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d910      	bls.n	80049f8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049d6:	4b8d      	ldr	r3, [pc, #564]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f023 0207 	bic.w	r2, r3, #7
 80049de:	498b      	ldr	r1, [pc, #556]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049e6:	4b89      	ldr	r3, [pc, #548]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	683a      	ldr	r2, [r7, #0]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d001      	beq.n	80049f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e14a      	b.n	8004c8e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0302 	and.w	r3, r3, #2
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d008      	beq.n	8004a16 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a04:	4b82      	ldr	r3, [pc, #520]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	497f      	ldr	r1, [pc, #508]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 80dc 	beq.w	8004bdc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d13c      	bne.n	8004aa6 <HAL_RCC_ClockConfig+0xf6>
 8004a2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004a30:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a34:	fa93 f3a3 	rbit	r3, r3
 8004a38:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004a3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3c:	fab3 f383 	clz	r3, r3
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	095b      	lsrs	r3, r3, #5
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	f043 0301 	orr.w	r3, r3, #1
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b01      	cmp	r3, #1
 8004a4e:	d102      	bne.n	8004a56 <HAL_RCC_ClockConfig+0xa6>
 8004a50:	4b6f      	ldr	r3, [pc, #444]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	e00f      	b.n	8004a76 <HAL_RCC_ClockConfig+0xc6>
 8004a56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004a5a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004a5e:	fa93 f3a3 	rbit	r3, r3
 8004a62:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004a68:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a6c:	fa93 f3a3 	rbit	r3, r3
 8004a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a72:	4b67      	ldr	r3, [pc, #412]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a76:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004a7a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004a7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a7e:	fa92 f2a2 	rbit	r2, r2
 8004a82:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004a84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004a86:	fab2 f282 	clz	r2, r2
 8004a8a:	b2d2      	uxtb	r2, r2
 8004a8c:	f042 0220 	orr.w	r2, r2, #32
 8004a90:	b2d2      	uxtb	r2, r2
 8004a92:	f002 021f 	and.w	r2, r2, #31
 8004a96:	2101      	movs	r1, #1
 8004a98:	fa01 f202 	lsl.w	r2, r1, r2
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d17b      	bne.n	8004b9a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e0f3      	b.n	8004c8e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d13c      	bne.n	8004b28 <HAL_RCC_ClockConfig+0x178>
 8004aae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ab2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004ab6:	fa93 f3a3 	rbit	r3, r3
 8004aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004abc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004abe:	fab3 f383 	clz	r3, r3
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	095b      	lsrs	r3, r3, #5
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	f043 0301 	orr.w	r3, r3, #1
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d102      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x128>
 8004ad2:	4b4f      	ldr	r3, [pc, #316]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	e00f      	b.n	8004af8 <HAL_RCC_ClockConfig+0x148>
 8004ad8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004adc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ade:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ae0:	fa93 f3a3 	rbit	r3, r3
 8004ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ae6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004aea:	643b      	str	r3, [r7, #64]	@ 0x40
 8004aec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004aee:	fa93 f3a3 	rbit	r3, r3
 8004af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004af4:	4b46      	ldr	r3, [pc, #280]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004af6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004afc:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004afe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b00:	fa92 f2a2 	rbit	r2, r2
 8004b04:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004b06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b08:	fab2 f282 	clz	r2, r2
 8004b0c:	b2d2      	uxtb	r2, r2
 8004b0e:	f042 0220 	orr.w	r2, r2, #32
 8004b12:	b2d2      	uxtb	r2, r2
 8004b14:	f002 021f 	and.w	r2, r2, #31
 8004b18:	2101      	movs	r1, #1
 8004b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8004b1e:	4013      	ands	r3, r2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d13a      	bne.n	8004b9a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e0b2      	b.n	8004c8e <HAL_RCC_ClockConfig+0x2de>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2e:	fa93 f3a3 	rbit	r3, r3
 8004b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b36:	fab3 f383 	clz	r3, r3
 8004b3a:	b2db      	uxtb	r3, r3
 8004b3c:	095b      	lsrs	r3, r3, #5
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	f043 0301 	orr.w	r3, r3, #1
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d102      	bne.n	8004b50 <HAL_RCC_ClockConfig+0x1a0>
 8004b4a:	4b31      	ldr	r3, [pc, #196]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	e00d      	b.n	8004b6c <HAL_RCC_ClockConfig+0x1bc>
 8004b50:	2302      	movs	r3, #2
 8004b52:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b56:	fa93 f3a3 	rbit	r3, r3
 8004b5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	623b      	str	r3, [r7, #32]
 8004b60:	6a3b      	ldr	r3, [r7, #32]
 8004b62:	fa93 f3a3 	rbit	r3, r3
 8004b66:	61fb      	str	r3, [r7, #28]
 8004b68:	4b29      	ldr	r3, [pc, #164]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6c:	2202      	movs	r2, #2
 8004b6e:	61ba      	str	r2, [r7, #24]
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	fa92 f2a2 	rbit	r2, r2
 8004b76:	617a      	str	r2, [r7, #20]
  return result;
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	fab2 f282 	clz	r2, r2
 8004b7e:	b2d2      	uxtb	r2, r2
 8004b80:	f042 0220 	orr.w	r2, r2, #32
 8004b84:	b2d2      	uxtb	r2, r2
 8004b86:	f002 021f 	and.w	r2, r2, #31
 8004b8a:	2101      	movs	r1, #1
 8004b8c:	fa01 f202 	lsl.w	r2, r1, r2
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d101      	bne.n	8004b9a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e079      	b.n	8004c8e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f023 0203 	bic.w	r2, r3, #3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	685b      	ldr	r3, [r3, #4]
 8004ba6:	491a      	ldr	r1, [pc, #104]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bac:	f7fc fd80 	bl	80016b0 <HAL_GetTick>
 8004bb0:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb2:	e00a      	b.n	8004bca <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bb4:	f7fc fd7c 	bl	80016b0 <HAL_GetTick>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bbc:	1ad3      	subs	r3, r2, r3
 8004bbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d901      	bls.n	8004bca <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	e061      	b.n	8004c8e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bca:	4b11      	ldr	r3, [pc, #68]	@ (8004c10 <HAL_RCC_ClockConfig+0x260>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	f003 020c 	and.w	r2, r3, #12
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	009b      	lsls	r3, r3, #2
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d1eb      	bne.n	8004bb4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0307 	and.w	r3, r3, #7
 8004be4:	683a      	ldr	r2, [r7, #0]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d214      	bcs.n	8004c14 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bea:	4b08      	ldr	r3, [pc, #32]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f023 0207 	bic.w	r2, r3, #7
 8004bf2:	4906      	ldr	r1, [pc, #24]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bfa:	4b04      	ldr	r3, [pc, #16]	@ (8004c0c <HAL_RCC_ClockConfig+0x25c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0307 	and.w	r3, r3, #7
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d005      	beq.n	8004c14 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e040      	b.n	8004c8e <HAL_RCC_ClockConfig+0x2de>
 8004c0c:	40022000 	.word	0x40022000
 8004c10:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0304 	and.w	r3, r3, #4
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d008      	beq.n	8004c32 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c20:	4b1d      	ldr	r3, [pc, #116]	@ (8004c98 <HAL_RCC_ClockConfig+0x2e8>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	491a      	ldr	r1, [pc, #104]	@ (8004c98 <HAL_RCC_ClockConfig+0x2e8>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 0308 	and.w	r3, r3, #8
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d009      	beq.n	8004c52 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c3e:	4b16      	ldr	r3, [pc, #88]	@ (8004c98 <HAL_RCC_ClockConfig+0x2e8>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	00db      	lsls	r3, r3, #3
 8004c4c:	4912      	ldr	r1, [pc, #72]	@ (8004c98 <HAL_RCC_ClockConfig+0x2e8>)
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004c52:	f000 f829 	bl	8004ca8 <HAL_RCC_GetSysClockFreq>
 8004c56:	4601      	mov	r1, r0
 8004c58:	4b0f      	ldr	r3, [pc, #60]	@ (8004c98 <HAL_RCC_ClockConfig+0x2e8>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c60:	22f0      	movs	r2, #240	@ 0xf0
 8004c62:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	fa92 f2a2 	rbit	r2, r2
 8004c6a:	60fa      	str	r2, [r7, #12]
  return result;
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	fab2 f282 	clz	r2, r2
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	40d3      	lsrs	r3, r2
 8004c76:	4a09      	ldr	r2, [pc, #36]	@ (8004c9c <HAL_RCC_ClockConfig+0x2ec>)
 8004c78:	5cd3      	ldrb	r3, [r2, r3]
 8004c7a:	fa21 f303 	lsr.w	r3, r1, r3
 8004c7e:	4a08      	ldr	r2, [pc, #32]	@ (8004ca0 <HAL_RCC_ClockConfig+0x2f0>)
 8004c80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004c82:	4b08      	ldr	r3, [pc, #32]	@ (8004ca4 <HAL_RCC_ClockConfig+0x2f4>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fc fcce 	bl	8001628 <HAL_InitTick>
  
  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3778      	adds	r7, #120	@ 0x78
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	40021000 	.word	0x40021000
 8004c9c:	08006580 	.word	0x08006580
 8004ca0:	20000000 	.word	0x20000000
 8004ca4:	20000004 	.word	0x20000004

08004ca8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b087      	sub	sp, #28
 8004cac:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	60bb      	str	r3, [r7, #8]
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	617b      	str	r3, [r7, #20]
 8004cba:	2300      	movs	r3, #0
 8004cbc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8004d3c <HAL_RCC_GetSysClockFreq+0x94>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f003 030c 	and.w	r3, r3, #12
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d002      	beq.n	8004cd8 <HAL_RCC_GetSysClockFreq+0x30>
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d003      	beq.n	8004cde <HAL_RCC_GetSysClockFreq+0x36>
 8004cd6:	e026      	b.n	8004d26 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004cd8:	4b19      	ldr	r3, [pc, #100]	@ (8004d40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004cda:	613b      	str	r3, [r7, #16]
      break;
 8004cdc:	e026      	b.n	8004d2c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	0c9b      	lsrs	r3, r3, #18
 8004ce2:	f003 030f 	and.w	r3, r3, #15
 8004ce6:	4a17      	ldr	r2, [pc, #92]	@ (8004d44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ce8:	5cd3      	ldrb	r3, [r2, r3]
 8004cea:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004cec:	4b13      	ldr	r3, [pc, #76]	@ (8004d3c <HAL_RCC_GetSysClockFreq+0x94>)
 8004cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf0:	f003 030f 	and.w	r3, r3, #15
 8004cf4:	4a14      	ldr	r2, [pc, #80]	@ (8004d48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004cf6:	5cd3      	ldrb	r3, [r2, r3]
 8004cf8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d008      	beq.n	8004d16 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004d04:	4a0e      	ldr	r2, [pc, #56]	@ (8004d40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	fb02 f303 	mul.w	r3, r2, r3
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	e004      	b.n	8004d20 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a0c      	ldr	r2, [pc, #48]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004d1a:	fb02 f303 	mul.w	r3, r2, r3
 8004d1e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	613b      	str	r3, [r7, #16]
      break;
 8004d24:	e002      	b.n	8004d2c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d26:	4b06      	ldr	r3, [pc, #24]	@ (8004d40 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d28:	613b      	str	r3, [r7, #16]
      break;
 8004d2a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d2c:	693b      	ldr	r3, [r7, #16]
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	371c      	adds	r7, #28
 8004d32:	46bd      	mov	sp, r7
 8004d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	007a1200 	.word	0x007a1200
 8004d44:	08006590 	.word	0x08006590
 8004d48:	080065a0 	.word	0x080065a0
 8004d4c:	003d0900 	.word	0x003d0900

08004d50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b092      	sub	sp, #72	@ 0x48
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004d60:	2300      	movs	r3, #0
 8004d62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	f000 80d4 	beq.w	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d74:	4b4e      	ldr	r3, [pc, #312]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d76:	69db      	ldr	r3, [r3, #28]
 8004d78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d10e      	bne.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d80:	4b4b      	ldr	r3, [pc, #300]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d82:	69db      	ldr	r3, [r3, #28]
 8004d84:	4a4a      	ldr	r2, [pc, #296]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d8a:	61d3      	str	r3, [r2, #28]
 8004d8c:	4b48      	ldr	r3, [pc, #288]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d8e:	69db      	ldr	r3, [r3, #28]
 8004d90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d94:	60bb      	str	r3, [r7, #8]
 8004d96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d98:	2301      	movs	r3, #1
 8004d9a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d9e:	4b45      	ldr	r3, [pc, #276]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d118      	bne.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004daa:	4b42      	ldr	r3, [pc, #264]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a41      	ldr	r2, [pc, #260]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004db0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004db4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004db6:	f7fc fc7b 	bl	80016b0 <HAL_GetTick>
 8004dba:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dbc:	e008      	b.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dbe:	f7fc fc77 	bl	80016b0 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b64      	cmp	r3, #100	@ 0x64
 8004dca:	d901      	bls.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	e169      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004dd0:	4b38      	ldr	r3, [pc, #224]	@ (8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d0f0      	beq.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ddc:	4b34      	ldr	r3, [pc, #208]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004de6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	f000 8084 	beq.w	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004df6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d07c      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dfc:	4b2c      	ldr	r3, [pc, #176]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004dfe:	6a1b      	ldr	r3, [r3, #32]
 8004e00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004e06:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004e0a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e0e:	fa93 f3a3 	rbit	r3, r3
 8004e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e16:	fab3 f383 	clz	r3, r3
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	4b26      	ldr	r3, [pc, #152]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e20:	4413      	add	r3, r2
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	461a      	mov	r2, r3
 8004e26:	2301      	movs	r3, #1
 8004e28:	6013      	str	r3, [r2, #0]
 8004e2a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e32:	fa93 f3a3 	rbit	r3, r3
 8004e36:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e3a:	fab3 f383 	clz	r3, r3
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	461a      	mov	r2, r3
 8004e42:	4b1d      	ldr	r3, [pc, #116]	@ (8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004e44:	4413      	add	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	461a      	mov	r2, r3
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e4e:	4a18      	ldr	r2, [pc, #96]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e52:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e56:	f003 0301 	and.w	r3, r3, #1
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d04b      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e5e:	f7fc fc27 	bl	80016b0 <HAL_GetTick>
 8004e62:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e64:	e00a      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e66:	f7fc fc23 	bl	80016b0 <HAL_GetTick>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004e6e:	1ad3      	subs	r3, r2, r3
 8004e70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e113      	b.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e82:	fa93 f3a3 	rbit	r3, r3
 8004e86:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e88:	2302      	movs	r3, #2
 8004e8a:	623b      	str	r3, [r7, #32]
 8004e8c:	6a3b      	ldr	r3, [r7, #32]
 8004e8e:	fa93 f3a3 	rbit	r3, r3
 8004e92:	61fb      	str	r3, [r7, #28]
  return result;
 8004e94:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e96:	fab3 f383 	clz	r3, r3
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	095b      	lsrs	r3, r3, #5
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	f043 0302 	orr.w	r3, r3, #2
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d108      	bne.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004eaa:	4b01      	ldr	r3, [pc, #4]	@ (8004eb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	e00d      	b.n	8004ecc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004eb0:	40021000 	.word	0x40021000
 8004eb4:	40007000 	.word	0x40007000
 8004eb8:	10908100 	.word	0x10908100
 8004ebc:	2302      	movs	r3, #2
 8004ebe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ec0:	69bb      	ldr	r3, [r7, #24]
 8004ec2:	fa93 f3a3 	rbit	r3, r3
 8004ec6:	617b      	str	r3, [r7, #20]
 8004ec8:	4b78      	ldr	r3, [pc, #480]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ecc:	2202      	movs	r2, #2
 8004ece:	613a      	str	r2, [r7, #16]
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	fa92 f2a2 	rbit	r2, r2
 8004ed6:	60fa      	str	r2, [r7, #12]
  return result;
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	fab2 f282 	clz	r2, r2
 8004ede:	b2d2      	uxtb	r2, r2
 8004ee0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ee4:	b2d2      	uxtb	r2, r2
 8004ee6:	f002 021f 	and.w	r2, r2, #31
 8004eea:	2101      	movs	r1, #1
 8004eec:	fa01 f202 	lsl.w	r2, r1, r2
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0b7      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004ef6:	4b6d      	ldr	r3, [pc, #436]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	496a      	ldr	r1, [pc, #424]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f04:	4313      	orrs	r3, r2
 8004f06:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004f08:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d105      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f10:	4b66      	ldr	r3, [pc, #408]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f12:	69db      	ldr	r3, [r3, #28]
 8004f14:	4a65      	ldr	r2, [pc, #404]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f1a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d008      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f28:	4b60      	ldr	r3, [pc, #384]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f2c:	f023 0203 	bic.w	r2, r3, #3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	495d      	ldr	r1, [pc, #372]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f36:	4313      	orrs	r3, r2
 8004f38:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d008      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f46:	4b59      	ldr	r3, [pc, #356]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	68db      	ldr	r3, [r3, #12]
 8004f52:	4956      	ldr	r1, [pc, #344]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f003 0304 	and.w	r3, r3, #4
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d008      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f64:	4b51      	ldr	r3, [pc, #324]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f68:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	691b      	ldr	r3, [r3, #16]
 8004f70:	494e      	ldr	r1, [pc, #312]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0320 	and.w	r3, r3, #32
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d008      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004f82:	4b4a      	ldr	r3, [pc, #296]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f86:	f023 0210 	bic.w	r2, r3, #16
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	4947      	ldr	r1, [pc, #284]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004f90:	4313      	orrs	r3, r2
 8004f92:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d008      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004fa0:	4b42      	ldr	r3, [pc, #264]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fa2:	685b      	ldr	r3, [r3, #4]
 8004fa4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fac:	493f      	ldr	r1, [pc, #252]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d008      	beq.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fc2:	f023 0220 	bic.w	r2, r3, #32
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6a1b      	ldr	r3, [r3, #32]
 8004fca:	4938      	ldr	r1, [pc, #224]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0308 	and.w	r3, r3, #8
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d008      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fdc:	4b33      	ldr	r3, [pc, #204]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fe0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	4930      	ldr	r1, [pc, #192]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0310 	and.w	r3, r3, #16
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d008      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ffa:	4b2c      	ldr	r3, [pc, #176]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ffe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	699b      	ldr	r3, [r3, #24]
 8005006:	4929      	ldr	r1, [pc, #164]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005008:	4313      	orrs	r3, r2
 800500a:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005014:	2b00      	cmp	r3, #0
 8005016:	d008      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005018:	4b24      	ldr	r3, [pc, #144]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	4921      	ldr	r1, [pc, #132]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005026:	4313      	orrs	r3, r2
 8005028:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005032:	2b00      	cmp	r3, #0
 8005034:	d008      	beq.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005036:	4b1d      	ldr	r3, [pc, #116]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800503a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005042:	491a      	ldr	r1, [pc, #104]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005044:	4313      	orrs	r3, r2
 8005046:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005050:	2b00      	cmp	r3, #0
 8005052:	d008      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005054:	4b15      	ldr	r3, [pc, #84]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005058:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005060:	4912      	ldr	r1, [pc, #72]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005062:	4313      	orrs	r3, r2
 8005064:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d008      	beq.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005072:	4b0e      	ldr	r3, [pc, #56]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005076:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	490b      	ldr	r1, [pc, #44]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005080:	4313      	orrs	r3, r2
 8005082:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d008      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005090:	4b06      	ldr	r3, [pc, #24]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005094:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800509c:	4903      	ldr	r1, [pc, #12]	@ (80050ac <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3748      	adds	r7, #72	@ 0x48
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	40021000 	.word	0x40021000

080050b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b082      	sub	sp, #8
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d101      	bne.n	80050c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e049      	b.n	8005156 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d106      	bne.n	80050dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f7fc fa0a 	bl	80014f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2202      	movs	r2, #2
 80050e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	3304      	adds	r3, #4
 80050ec:	4619      	mov	r1, r3
 80050ee:	4610      	mov	r0, r2
 80050f0:	f000 fd04 	bl	8005afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
	...

08005160 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005160:	b480      	push	{r7}
 8005162:	b085      	sub	sp, #20
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800516e:	b2db      	uxtb	r3, r3
 8005170:	2b01      	cmp	r3, #1
 8005172:	d001      	beq.n	8005178 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e04a      	b.n	800520e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	68da      	ldr	r2, [r3, #12]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0201 	orr.w	r2, r2, #1
 800518e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a21      	ldr	r2, [pc, #132]	@ (800521c <HAL_TIM_Base_Start_IT+0xbc>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d018      	beq.n	80051cc <HAL_TIM_Base_Start_IT+0x6c>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051a2:	d013      	beq.n	80051cc <HAL_TIM_Base_Start_IT+0x6c>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	4a1d      	ldr	r2, [pc, #116]	@ (8005220 <HAL_TIM_Base_Start_IT+0xc0>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d00e      	beq.n	80051cc <HAL_TIM_Base_Start_IT+0x6c>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a1c      	ldr	r2, [pc, #112]	@ (8005224 <HAL_TIM_Base_Start_IT+0xc4>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d009      	beq.n	80051cc <HAL_TIM_Base_Start_IT+0x6c>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a1a      	ldr	r2, [pc, #104]	@ (8005228 <HAL_TIM_Base_Start_IT+0xc8>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d004      	beq.n	80051cc <HAL_TIM_Base_Start_IT+0x6c>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a19      	ldr	r2, [pc, #100]	@ (800522c <HAL_TIM_Base_Start_IT+0xcc>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d115      	bne.n	80051f8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689a      	ldr	r2, [r3, #8]
 80051d2:	4b17      	ldr	r3, [pc, #92]	@ (8005230 <HAL_TIM_Base_Start_IT+0xd0>)
 80051d4:	4013      	ands	r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2b06      	cmp	r3, #6
 80051dc:	d015      	beq.n	800520a <HAL_TIM_Base_Start_IT+0xaa>
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051e4:	d011      	beq.n	800520a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f042 0201 	orr.w	r2, r2, #1
 80051f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80051f6:	e008      	b.n	800520a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f042 0201 	orr.w	r2, r2, #1
 8005206:	601a      	str	r2, [r3, #0]
 8005208:	e000      	b.n	800520c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800520a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800520c:	2300      	movs	r3, #0
}
 800520e:	4618      	mov	r0, r3
 8005210:	3714      	adds	r7, #20
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	40012c00 	.word	0x40012c00
 8005220:	40000400 	.word	0x40000400
 8005224:	40000800 	.word	0x40000800
 8005228:	40013400 	.word	0x40013400
 800522c:	40014000 	.word	0x40014000
 8005230:	00010007 	.word	0x00010007

08005234 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d101      	bne.n	8005246 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e049      	b.n	80052da <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800524c:	b2db      	uxtb	r3, r3
 800524e:	2b00      	cmp	r3, #0
 8005250:	d106      	bne.n	8005260 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7fc f8fc 	bl	8001458 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	3304      	adds	r3, #4
 8005270:	4619      	mov	r1, r3
 8005272:	4610      	mov	r0, r2
 8005274:	f000 fc42 	bl	8005afc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3708      	adds	r7, #8
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
	...

080052e4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052ee:	2300      	movs	r3, #0
 80052f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d104      	bne.n	8005302 <HAL_TIM_IC_Start_IT+0x1e>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	e023      	b.n	800534a <HAL_TIM_IC_Start_IT+0x66>
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b04      	cmp	r3, #4
 8005306:	d104      	bne.n	8005312 <HAL_TIM_IC_Start_IT+0x2e>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800530e:	b2db      	uxtb	r3, r3
 8005310:	e01b      	b.n	800534a <HAL_TIM_IC_Start_IT+0x66>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b08      	cmp	r3, #8
 8005316:	d104      	bne.n	8005322 <HAL_TIM_IC_Start_IT+0x3e>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800531e:	b2db      	uxtb	r3, r3
 8005320:	e013      	b.n	800534a <HAL_TIM_IC_Start_IT+0x66>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	2b0c      	cmp	r3, #12
 8005326:	d104      	bne.n	8005332 <HAL_TIM_IC_Start_IT+0x4e>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800532e:	b2db      	uxtb	r3, r3
 8005330:	e00b      	b.n	800534a <HAL_TIM_IC_Start_IT+0x66>
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	2b10      	cmp	r3, #16
 8005336:	d104      	bne.n	8005342 <HAL_TIM_IC_Start_IT+0x5e>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800533e:	b2db      	uxtb	r3, r3
 8005340:	e003      	b.n	800534a <HAL_TIM_IC_Start_IT+0x66>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005348:	b2db      	uxtb	r3, r3
 800534a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d104      	bne.n	800535c <HAL_TIM_IC_Start_IT+0x78>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005358:	b2db      	uxtb	r3, r3
 800535a:	e013      	b.n	8005384 <HAL_TIM_IC_Start_IT+0xa0>
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2b04      	cmp	r3, #4
 8005360:	d104      	bne.n	800536c <HAL_TIM_IC_Start_IT+0x88>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005368:	b2db      	uxtb	r3, r3
 800536a:	e00b      	b.n	8005384 <HAL_TIM_IC_Start_IT+0xa0>
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	2b08      	cmp	r3, #8
 8005370:	d104      	bne.n	800537c <HAL_TIM_IC_Start_IT+0x98>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005378:	b2db      	uxtb	r3, r3
 800537a:	e003      	b.n	8005384 <HAL_TIM_IC_Start_IT+0xa0>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005382:	b2db      	uxtb	r3, r3
 8005384:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005386:	7bbb      	ldrb	r3, [r7, #14]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d102      	bne.n	8005392 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800538c:	7b7b      	ldrb	r3, [r7, #13]
 800538e:	2b01      	cmp	r3, #1
 8005390:	d001      	beq.n	8005396 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e0d8      	b.n	8005548 <HAL_TIM_IC_Start_IT+0x264>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d104      	bne.n	80053a6 <HAL_TIM_IC_Start_IT+0xc2>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053a4:	e023      	b.n	80053ee <HAL_TIM_IC_Start_IT+0x10a>
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d104      	bne.n	80053b6 <HAL_TIM_IC_Start_IT+0xd2>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2202      	movs	r2, #2
 80053b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053b4:	e01b      	b.n	80053ee <HAL_TIM_IC_Start_IT+0x10a>
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	2b08      	cmp	r3, #8
 80053ba:	d104      	bne.n	80053c6 <HAL_TIM_IC_Start_IT+0xe2>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2202      	movs	r2, #2
 80053c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053c4:	e013      	b.n	80053ee <HAL_TIM_IC_Start_IT+0x10a>
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	2b0c      	cmp	r3, #12
 80053ca:	d104      	bne.n	80053d6 <HAL_TIM_IC_Start_IT+0xf2>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2202      	movs	r2, #2
 80053d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053d4:	e00b      	b.n	80053ee <HAL_TIM_IC_Start_IT+0x10a>
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	2b10      	cmp	r3, #16
 80053da:	d104      	bne.n	80053e6 <HAL_TIM_IC_Start_IT+0x102>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2202      	movs	r2, #2
 80053e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053e4:	e003      	b.n	80053ee <HAL_TIM_IC_Start_IT+0x10a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2202      	movs	r2, #2
 80053ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d104      	bne.n	80053fe <HAL_TIM_IC_Start_IT+0x11a>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2202      	movs	r2, #2
 80053f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053fc:	e013      	b.n	8005426 <HAL_TIM_IC_Start_IT+0x142>
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	2b04      	cmp	r3, #4
 8005402:	d104      	bne.n	800540e <HAL_TIM_IC_Start_IT+0x12a>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2202      	movs	r2, #2
 8005408:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800540c:	e00b      	b.n	8005426 <HAL_TIM_IC_Start_IT+0x142>
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	2b08      	cmp	r3, #8
 8005412:	d104      	bne.n	800541e <HAL_TIM_IC_Start_IT+0x13a>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2202      	movs	r2, #2
 8005418:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800541c:	e003      	b.n	8005426 <HAL_TIM_IC_Start_IT+0x142>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2202      	movs	r2, #2
 8005422:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	2b0c      	cmp	r3, #12
 800542a:	d841      	bhi.n	80054b0 <HAL_TIM_IC_Start_IT+0x1cc>
 800542c:	a201      	add	r2, pc, #4	@ (adr r2, 8005434 <HAL_TIM_IC_Start_IT+0x150>)
 800542e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005432:	bf00      	nop
 8005434:	08005469 	.word	0x08005469
 8005438:	080054b1 	.word	0x080054b1
 800543c:	080054b1 	.word	0x080054b1
 8005440:	080054b1 	.word	0x080054b1
 8005444:	0800547b 	.word	0x0800547b
 8005448:	080054b1 	.word	0x080054b1
 800544c:	080054b1 	.word	0x080054b1
 8005450:	080054b1 	.word	0x080054b1
 8005454:	0800548d 	.word	0x0800548d
 8005458:	080054b1 	.word	0x080054b1
 800545c:	080054b1 	.word	0x080054b1
 8005460:	080054b1 	.word	0x080054b1
 8005464:	0800549f 	.word	0x0800549f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68da      	ldr	r2, [r3, #12]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f042 0202 	orr.w	r2, r2, #2
 8005476:	60da      	str	r2, [r3, #12]
      break;
 8005478:	e01d      	b.n	80054b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68da      	ldr	r2, [r3, #12]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f042 0204 	orr.w	r2, r2, #4
 8005488:	60da      	str	r2, [r3, #12]
      break;
 800548a:	e014      	b.n	80054b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68da      	ldr	r2, [r3, #12]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f042 0208 	orr.w	r2, r2, #8
 800549a:	60da      	str	r2, [r3, #12]
      break;
 800549c:	e00b      	b.n	80054b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 0210 	orr.w	r2, r2, #16
 80054ac:	60da      	str	r2, [r3, #12]
      break;
 80054ae:	e002      	b.n	80054b6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	73fb      	strb	r3, [r7, #15]
      break;
 80054b4:	bf00      	nop
  }

  if (status == HAL_OK)
 80054b6:	7bfb      	ldrb	r3, [r7, #15]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d144      	bne.n	8005546 <HAL_TIM_IC_Start_IT+0x262>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2201      	movs	r2, #1
 80054c2:	6839      	ldr	r1, [r7, #0]
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 fd6d 	bl	8005fa4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a20      	ldr	r2, [pc, #128]	@ (8005550 <HAL_TIM_IC_Start_IT+0x26c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d018      	beq.n	8005506 <HAL_TIM_IC_Start_IT+0x222>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054dc:	d013      	beq.n	8005506 <HAL_TIM_IC_Start_IT+0x222>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a1c      	ldr	r2, [pc, #112]	@ (8005554 <HAL_TIM_IC_Start_IT+0x270>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d00e      	beq.n	8005506 <HAL_TIM_IC_Start_IT+0x222>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a1a      	ldr	r2, [pc, #104]	@ (8005558 <HAL_TIM_IC_Start_IT+0x274>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d009      	beq.n	8005506 <HAL_TIM_IC_Start_IT+0x222>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a19      	ldr	r2, [pc, #100]	@ (800555c <HAL_TIM_IC_Start_IT+0x278>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d004      	beq.n	8005506 <HAL_TIM_IC_Start_IT+0x222>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a17      	ldr	r2, [pc, #92]	@ (8005560 <HAL_TIM_IC_Start_IT+0x27c>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d115      	bne.n	8005532 <HAL_TIM_IC_Start_IT+0x24e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	4b15      	ldr	r3, [pc, #84]	@ (8005564 <HAL_TIM_IC_Start_IT+0x280>)
 800550e:	4013      	ands	r3, r2
 8005510:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	2b06      	cmp	r3, #6
 8005516:	d015      	beq.n	8005544 <HAL_TIM_IC_Start_IT+0x260>
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800551e:	d011      	beq.n	8005544 <HAL_TIM_IC_Start_IT+0x260>
      {
        __HAL_TIM_ENABLE(htim);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0201 	orr.w	r2, r2, #1
 800552e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005530:	e008      	b.n	8005544 <HAL_TIM_IC_Start_IT+0x260>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 0201 	orr.w	r2, r2, #1
 8005540:	601a      	str	r2, [r3, #0]
 8005542:	e000      	b.n	8005546 <HAL_TIM_IC_Start_IT+0x262>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005544:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005546:	7bfb      	ldrb	r3, [r7, #15]
}
 8005548:	4618      	mov	r0, r3
 800554a:	3710      	adds	r7, #16
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}
 8005550:	40012c00 	.word	0x40012c00
 8005554:	40000400 	.word	0x40000400
 8005558:	40000800 	.word	0x40000800
 800555c:	40013400 	.word	0x40013400
 8005560:	40014000 	.word	0x40014000
 8005564:	00010007 	.word	0x00010007

08005568 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b084      	sub	sp, #16
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	691b      	ldr	r3, [r3, #16]
 800557e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d020      	beq.n	80055cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f003 0302 	and.w	r3, r3, #2
 8005590:	2b00      	cmp	r3, #0
 8005592:	d01b      	beq.n	80055cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f06f 0202 	mvn.w	r2, #2
 800559c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	f003 0303 	and.w	r3, r3, #3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d003      	beq.n	80055ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 fdba 	bl	800612c <HAL_TIM_IC_CaptureCallback>
 80055b8:	e005      	b.n	80055c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f000 fa80 	bl	8005ac0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f000 fa87 	bl	8005ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	f003 0304 	and.w	r3, r3, #4
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d020      	beq.n	8005618 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f003 0304 	and.w	r3, r3, #4
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01b      	beq.n	8005618 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f06f 0204 	mvn.w	r2, #4
 80055e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2202      	movs	r2, #2
 80055ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d003      	beq.n	8005606 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 fd94 	bl	800612c <HAL_TIM_IC_CaptureCallback>
 8005604:	e005      	b.n	8005612 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fa5a 	bl	8005ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 fa61 	bl	8005ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2200      	movs	r2, #0
 8005616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	f003 0308 	and.w	r3, r3, #8
 800561e:	2b00      	cmp	r3, #0
 8005620:	d020      	beq.n	8005664 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	f003 0308 	and.w	r3, r3, #8
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01b      	beq.n	8005664 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f06f 0208 	mvn.w	r2, #8
 8005634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2204      	movs	r2, #4
 800563a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	69db      	ldr	r3, [r3, #28]
 8005642:	f003 0303 	and.w	r3, r3, #3
 8005646:	2b00      	cmp	r3, #0
 8005648:	d003      	beq.n	8005652 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 fd6e 	bl	800612c <HAL_TIM_IC_CaptureCallback>
 8005650:	e005      	b.n	800565e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 fa34 	bl	8005ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f000 fa3b 	bl	8005ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2200      	movs	r2, #0
 8005662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	f003 0310 	and.w	r3, r3, #16
 800566a:	2b00      	cmp	r3, #0
 800566c:	d020      	beq.n	80056b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f003 0310 	and.w	r3, r3, #16
 8005674:	2b00      	cmp	r3, #0
 8005676:	d01b      	beq.n	80056b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f06f 0210 	mvn.w	r2, #16
 8005680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2208      	movs	r2, #8
 8005686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005692:	2b00      	cmp	r3, #0
 8005694:	d003      	beq.n	800569e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 fd48 	bl	800612c <HAL_TIM_IC_CaptureCallback>
 800569c:	e005      	b.n	80056aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f000 fa0e 	bl	8005ac0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 fa15 	bl	8005ad4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2200      	movs	r2, #0
 80056ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00c      	beq.n	80056d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d007      	beq.n	80056d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f06f 0201 	mvn.w	r2, #1
 80056cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f7fb fbde 	bl	8000e90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d00c      	beq.n	80056f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d007      	beq.n	80056f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80056f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 fd06 	bl	8006104 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00c      	beq.n	800571c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005708:	2b00      	cmp	r3, #0
 800570a:	d007      	beq.n	800571c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 fcfe 	bl	8006118 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00c      	beq.n	8005740 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572c:	2b00      	cmp	r3, #0
 800572e:	d007      	beq.n	8005740 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f9d4 	bl	8005ae8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	f003 0320 	and.w	r3, r3, #32
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00c      	beq.n	8005764 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	f003 0320 	and.w	r3, r3, #32
 8005750:	2b00      	cmp	r3, #0
 8005752:	d007      	beq.n	8005764 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f06f 0220 	mvn.w	r2, #32
 800575c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 fcc6 	bl	80060f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005764:	bf00      	nop
 8005766:	3710      	adds	r7, #16
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005778:	2300      	movs	r3, #0
 800577a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005782:	2b01      	cmp	r3, #1
 8005784:	d101      	bne.n	800578a <HAL_TIM_IC_ConfigChannel+0x1e>
 8005786:	2302      	movs	r3, #2
 8005788:	e088      	b.n	800589c <HAL_TIM_IC_ConfigChannel+0x130>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d11b      	bne.n	80057d0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80057a8:	f000 fa44 	bl	8005c34 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	699a      	ldr	r2, [r3, #24]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 020c 	bic.w	r2, r2, #12
 80057ba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6999      	ldr	r1, [r3, #24]
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	430a      	orrs	r2, r1
 80057cc:	619a      	str	r2, [r3, #24]
 80057ce:	e060      	b.n	8005892 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d11c      	bne.n	8005810 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80057e6:	f000 fabc 	bl	8005d62 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	699a      	ldr	r2, [r3, #24]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80057f8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6999      	ldr	r1, [r3, #24]
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	021a      	lsls	r2, r3, #8
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	430a      	orrs	r2, r1
 800580c:	619a      	str	r2, [r3, #24]
 800580e:	e040      	b.n	8005892 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b08      	cmp	r3, #8
 8005814:	d11b      	bne.n	800584e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005826:	f000 fb09 	bl	8005e3c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	69da      	ldr	r2, [r3, #28]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f022 020c 	bic.w	r2, r2, #12
 8005838:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	69d9      	ldr	r1, [r3, #28]
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	689a      	ldr	r2, [r3, #8]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	61da      	str	r2, [r3, #28]
 800584c:	e021      	b.n	8005892 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2b0c      	cmp	r3, #12
 8005852:	d11c      	bne.n	800588e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005858:	68bb      	ldr	r3, [r7, #8]
 800585a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005864:	f000 fb26 	bl	8005eb4 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	69da      	ldr	r2, [r3, #28]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005876:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	69d9      	ldr	r1, [r3, #28]
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	021a      	lsls	r2, r3, #8
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	430a      	orrs	r2, r1
 800588a:	61da      	str	r2, [r3, #28]
 800588c:	e001      	b.n	8005892 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800589a:	7dfb      	ldrb	r3, [r7, #23]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3718      	adds	r7, #24
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058ae:	2300      	movs	r3, #0
 80058b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d101      	bne.n	80058c0 <HAL_TIM_ConfigClockSource+0x1c>
 80058bc:	2302      	movs	r3, #2
 80058be:	e0b6      	b.n	8005a2e <HAL_TIM_ConfigClockSource+0x18a>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2202      	movs	r2, #2
 80058cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80058e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68ba      	ldr	r2, [r7, #8]
 80058f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058fc:	d03e      	beq.n	800597c <HAL_TIM_ConfigClockSource+0xd8>
 80058fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005902:	f200 8087 	bhi.w	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 8005906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800590a:	f000 8086 	beq.w	8005a1a <HAL_TIM_ConfigClockSource+0x176>
 800590e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005912:	d87f      	bhi.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 8005914:	2b70      	cmp	r3, #112	@ 0x70
 8005916:	d01a      	beq.n	800594e <HAL_TIM_ConfigClockSource+0xaa>
 8005918:	2b70      	cmp	r3, #112	@ 0x70
 800591a:	d87b      	bhi.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 800591c:	2b60      	cmp	r3, #96	@ 0x60
 800591e:	d050      	beq.n	80059c2 <HAL_TIM_ConfigClockSource+0x11e>
 8005920:	2b60      	cmp	r3, #96	@ 0x60
 8005922:	d877      	bhi.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 8005924:	2b50      	cmp	r3, #80	@ 0x50
 8005926:	d03c      	beq.n	80059a2 <HAL_TIM_ConfigClockSource+0xfe>
 8005928:	2b50      	cmp	r3, #80	@ 0x50
 800592a:	d873      	bhi.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 800592c:	2b40      	cmp	r3, #64	@ 0x40
 800592e:	d058      	beq.n	80059e2 <HAL_TIM_ConfigClockSource+0x13e>
 8005930:	2b40      	cmp	r3, #64	@ 0x40
 8005932:	d86f      	bhi.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 8005934:	2b30      	cmp	r3, #48	@ 0x30
 8005936:	d064      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0x15e>
 8005938:	2b30      	cmp	r3, #48	@ 0x30
 800593a:	d86b      	bhi.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 800593c:	2b20      	cmp	r3, #32
 800593e:	d060      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0x15e>
 8005940:	2b20      	cmp	r3, #32
 8005942:	d867      	bhi.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
 8005944:	2b00      	cmp	r3, #0
 8005946:	d05c      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0x15e>
 8005948:	2b10      	cmp	r3, #16
 800594a:	d05a      	beq.n	8005a02 <HAL_TIM_ConfigClockSource+0x15e>
 800594c:	e062      	b.n	8005a14 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800595e:	f000 fb01 	bl	8005f64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005970:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68ba      	ldr	r2, [r7, #8]
 8005978:	609a      	str	r2, [r3, #8]
      break;
 800597a:	e04f      	b.n	8005a1c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800598c:	f000 faea 	bl	8005f64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	689a      	ldr	r2, [r3, #8]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800599e:	609a      	str	r2, [r3, #8]
      break;
 80059a0:	e03c      	b.n	8005a1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ae:	461a      	mov	r2, r3
 80059b0:	f000 f9a8 	bl	8005d04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2150      	movs	r1, #80	@ 0x50
 80059ba:	4618      	mov	r0, r3
 80059bc:	f000 fab7 	bl	8005f2e <TIM_ITRx_SetConfig>
      break;
 80059c0:	e02c      	b.n	8005a1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059ce:	461a      	mov	r2, r3
 80059d0:	f000 fa04 	bl	8005ddc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2160      	movs	r1, #96	@ 0x60
 80059da:	4618      	mov	r0, r3
 80059dc:	f000 faa7 	bl	8005f2e <TIM_ITRx_SetConfig>
      break;
 80059e0:	e01c      	b.n	8005a1c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ee:	461a      	mov	r2, r3
 80059f0:	f000 f988 	bl	8005d04 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	2140      	movs	r1, #64	@ 0x40
 80059fa:	4618      	mov	r0, r3
 80059fc:	f000 fa97 	bl	8005f2e <TIM_ITRx_SetConfig>
      break;
 8005a00:	e00c      	b.n	8005a1c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4619      	mov	r1, r3
 8005a0c:	4610      	mov	r0, r2
 8005a0e:	f000 fa8e 	bl	8005f2e <TIM_ITRx_SetConfig>
      break;
 8005a12:	e003      	b.n	8005a1c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	73fb      	strb	r3, [r7, #15]
      break;
 8005a18:	e000      	b.n	8005a1c <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3710      	adds	r7, #16
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}
	...

08005a38 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b085      	sub	sp, #20
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	2b0c      	cmp	r3, #12
 8005a4a:	d831      	bhi.n	8005ab0 <HAL_TIM_ReadCapturedValue+0x78>
 8005a4c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a54 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a52:	bf00      	nop
 8005a54:	08005a89 	.word	0x08005a89
 8005a58:	08005ab1 	.word	0x08005ab1
 8005a5c:	08005ab1 	.word	0x08005ab1
 8005a60:	08005ab1 	.word	0x08005ab1
 8005a64:	08005a93 	.word	0x08005a93
 8005a68:	08005ab1 	.word	0x08005ab1
 8005a6c:	08005ab1 	.word	0x08005ab1
 8005a70:	08005ab1 	.word	0x08005ab1
 8005a74:	08005a9d 	.word	0x08005a9d
 8005a78:	08005ab1 	.word	0x08005ab1
 8005a7c:	08005ab1 	.word	0x08005ab1
 8005a80:	08005ab1 	.word	0x08005ab1
 8005a84:	08005aa7 	.word	0x08005aa7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a8e:	60fb      	str	r3, [r7, #12]

      break;
 8005a90:	e00f      	b.n	8005ab2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a98:	60fb      	str	r3, [r7, #12]

      break;
 8005a9a:	e00a      	b.n	8005ab2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aa2:	60fb      	str	r3, [r7, #12]

      break;
 8005aa4:	e005      	b.n	8005ab2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aac:	60fb      	str	r3, [r7, #12]

      break;
 8005aae:	e000      	b.n	8005ab2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005ab0:	bf00      	nop
  }

  return tmpreg;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3714      	adds	r7, #20
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abe:	4770      	bx	lr

08005ac0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ac8:	bf00      	nop
 8005aca:	370c      	adds	r7, #12
 8005acc:	46bd      	mov	sp, r7
 8005ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad2:	4770      	bx	lr

08005ad4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b083      	sub	sp, #12
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b085      	sub	sp, #20
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4a42      	ldr	r2, [pc, #264]	@ (8005c18 <TIM_Base_SetConfig+0x11c>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	d00f      	beq.n	8005b34 <TIM_Base_SetConfig+0x38>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b1a:	d00b      	beq.n	8005b34 <TIM_Base_SetConfig+0x38>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	4a3f      	ldr	r2, [pc, #252]	@ (8005c1c <TIM_Base_SetConfig+0x120>)
 8005b20:	4293      	cmp	r3, r2
 8005b22:	d007      	beq.n	8005b34 <TIM_Base_SetConfig+0x38>
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a3e      	ldr	r2, [pc, #248]	@ (8005c20 <TIM_Base_SetConfig+0x124>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d003      	beq.n	8005b34 <TIM_Base_SetConfig+0x38>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	4a3d      	ldr	r2, [pc, #244]	@ (8005c24 <TIM_Base_SetConfig+0x128>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d108      	bne.n	8005b46 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	4a33      	ldr	r2, [pc, #204]	@ (8005c18 <TIM_Base_SetConfig+0x11c>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d01b      	beq.n	8005b86 <TIM_Base_SetConfig+0x8a>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b54:	d017      	beq.n	8005b86 <TIM_Base_SetConfig+0x8a>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a30      	ldr	r2, [pc, #192]	@ (8005c1c <TIM_Base_SetConfig+0x120>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d013      	beq.n	8005b86 <TIM_Base_SetConfig+0x8a>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a2f      	ldr	r2, [pc, #188]	@ (8005c20 <TIM_Base_SetConfig+0x124>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d00f      	beq.n	8005b86 <TIM_Base_SetConfig+0x8a>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	4a2e      	ldr	r2, [pc, #184]	@ (8005c24 <TIM_Base_SetConfig+0x128>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d00b      	beq.n	8005b86 <TIM_Base_SetConfig+0x8a>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4a2d      	ldr	r2, [pc, #180]	@ (8005c28 <TIM_Base_SetConfig+0x12c>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d007      	beq.n	8005b86 <TIM_Base_SetConfig+0x8a>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a2c      	ldr	r2, [pc, #176]	@ (8005c2c <TIM_Base_SetConfig+0x130>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d003      	beq.n	8005b86 <TIM_Base_SetConfig+0x8a>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a2b      	ldr	r2, [pc, #172]	@ (8005c30 <TIM_Base_SetConfig+0x134>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d108      	bne.n	8005b98 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	68db      	ldr	r3, [r3, #12]
 8005b92:	68fa      	ldr	r2, [r7, #12]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	689a      	ldr	r2, [r3, #8]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	4a16      	ldr	r2, [pc, #88]	@ (8005c18 <TIM_Base_SetConfig+0x11c>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d00f      	beq.n	8005be4 <TIM_Base_SetConfig+0xe8>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	4a17      	ldr	r2, [pc, #92]	@ (8005c24 <TIM_Base_SetConfig+0x128>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d00b      	beq.n	8005be4 <TIM_Base_SetConfig+0xe8>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	4a16      	ldr	r2, [pc, #88]	@ (8005c28 <TIM_Base_SetConfig+0x12c>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d007      	beq.n	8005be4 <TIM_Base_SetConfig+0xe8>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a15      	ldr	r2, [pc, #84]	@ (8005c2c <TIM_Base_SetConfig+0x130>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d003      	beq.n	8005be4 <TIM_Base_SetConfig+0xe8>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	4a14      	ldr	r2, [pc, #80]	@ (8005c30 <TIM_Base_SetConfig+0x134>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d103      	bne.n	8005bec <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	691a      	ldr	r2, [r3, #16]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2201      	movs	r2, #1
 8005bf0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	691b      	ldr	r3, [r3, #16]
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b01      	cmp	r3, #1
 8005bfc:	d105      	bne.n	8005c0a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	f023 0201 	bic.w	r2, r3, #1
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	611a      	str	r2, [r3, #16]
  }
}
 8005c0a:	bf00      	nop
 8005c0c:	3714      	adds	r7, #20
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr
 8005c16:	bf00      	nop
 8005c18:	40012c00 	.word	0x40012c00
 8005c1c:	40000400 	.word	0x40000400
 8005c20:	40000800 	.word	0x40000800
 8005c24:	40013400 	.word	0x40013400
 8005c28:	40014000 	.word	0x40014000
 8005c2c:	40014400 	.word	0x40014400
 8005c30:	40014800 	.word	0x40014800

08005c34 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b087      	sub	sp, #28
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]
 8005c40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	6a1b      	ldr	r3, [r3, #32]
 8005c46:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	6a1b      	ldr	r3, [r3, #32]
 8005c4c:	f023 0201 	bic.w	r2, r3, #1
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	4a24      	ldr	r2, [pc, #144]	@ (8005cf0 <TIM_TI1_SetConfig+0xbc>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d013      	beq.n	8005c8a <TIM_TI1_SetConfig+0x56>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c68:	d00f      	beq.n	8005c8a <TIM_TI1_SetConfig+0x56>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4a21      	ldr	r2, [pc, #132]	@ (8005cf4 <TIM_TI1_SetConfig+0xc0>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d00b      	beq.n	8005c8a <TIM_TI1_SetConfig+0x56>
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	4a20      	ldr	r2, [pc, #128]	@ (8005cf8 <TIM_TI1_SetConfig+0xc4>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d007      	beq.n	8005c8a <TIM_TI1_SetConfig+0x56>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	4a1f      	ldr	r2, [pc, #124]	@ (8005cfc <TIM_TI1_SetConfig+0xc8>)
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	d003      	beq.n	8005c8a <TIM_TI1_SetConfig+0x56>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	4a1e      	ldr	r2, [pc, #120]	@ (8005d00 <TIM_TI1_SetConfig+0xcc>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d101      	bne.n	8005c8e <TIM_TI1_SetConfig+0x5a>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e000      	b.n	8005c90 <TIM_TI1_SetConfig+0x5c>
 8005c8e:	2300      	movs	r3, #0
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d008      	beq.n	8005ca6 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c94:	697b      	ldr	r3, [r7, #20]
 8005c96:	f023 0303 	bic.w	r3, r3, #3
 8005c9a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005c9c:	697a      	ldr	r2, [r7, #20]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4313      	orrs	r3, r2
 8005ca2:	617b      	str	r3, [r7, #20]
 8005ca4:	e003      	b.n	8005cae <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f043 0301 	orr.w	r3, r3, #1
 8005cac:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cb4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	011b      	lsls	r3, r3, #4
 8005cba:	b2db      	uxtb	r3, r3
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f023 030a 	bic.w	r3, r3, #10
 8005cc8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	f003 030a 	and.w	r3, r3, #10
 8005cd0:	693a      	ldr	r2, [r7, #16]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	693a      	ldr	r2, [r7, #16]
 8005ce0:	621a      	str	r2, [r3, #32]
}
 8005ce2:	bf00      	nop
 8005ce4:	371c      	adds	r7, #28
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cec:	4770      	bx	lr
 8005cee:	bf00      	nop
 8005cf0:	40012c00 	.word	0x40012c00
 8005cf4:	40000400 	.word	0x40000400
 8005cf8:	40000800 	.word	0x40000800
 8005cfc:	40013400 	.word	0x40013400
 8005d00:	40014000 	.word	0x40014000

08005d04 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b087      	sub	sp, #28
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	60b9      	str	r1, [r7, #8]
 8005d0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6a1b      	ldr	r3, [r3, #32]
 8005d14:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	6a1b      	ldr	r3, [r3, #32]
 8005d1a:	f023 0201 	bic.w	r2, r3, #1
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	699b      	ldr	r3, [r3, #24]
 8005d26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	011b      	lsls	r3, r3, #4
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f023 030a 	bic.w	r3, r3, #10
 8005d40:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	621a      	str	r2, [r3, #32]
}
 8005d56:	bf00      	nop
 8005d58:	371c      	adds	r7, #28
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b087      	sub	sp, #28
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	60f8      	str	r0, [r7, #12]
 8005d6a:	60b9      	str	r1, [r7, #8]
 8005d6c:	607a      	str	r2, [r7, #4]
 8005d6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	f023 0210 	bic.w	r2, r3, #16
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	021b      	lsls	r3, r3, #8
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005da0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	031b      	lsls	r3, r3, #12
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005db4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	011b      	lsls	r3, r3, #4
 8005dba:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	693a      	ldr	r2, [r7, #16]
 8005dc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	621a      	str	r2, [r3, #32]
}
 8005dd0:	bf00      	nop
 8005dd2:	371c      	adds	r7, #28
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b087      	sub	sp, #28
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	60f8      	str	r0, [r7, #12]
 8005de4:	60b9      	str	r1, [r7, #8]
 8005de6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6a1b      	ldr	r3, [r3, #32]
 8005dec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	f023 0210 	bic.w	r2, r3, #16
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	699b      	ldr	r3, [r3, #24]
 8005dfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	031b      	lsls	r3, r3, #12
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e18:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	011b      	lsls	r3, r3, #4
 8005e1e:	697a      	ldr	r2, [r7, #20]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	693a      	ldr	r2, [r7, #16]
 8005e28:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	621a      	str	r2, [r3, #32]
}
 8005e30:	bf00      	nop
 8005e32:	371c      	adds	r7, #28
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
 8005e48:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6a1b      	ldr	r3, [r3, #32]
 8005e4e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6a1b      	ldr	r3, [r3, #32]
 8005e54:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	69db      	ldr	r3, [r3, #28]
 8005e60:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	f023 0303 	bic.w	r3, r3, #3
 8005e68:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e78:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005e8c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	021b      	lsls	r3, r3, #8
 8005e92:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	693a      	ldr	r2, [r7, #16]
 8005ea0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	697a      	ldr	r2, [r7, #20]
 8005ea6:	621a      	str	r2, [r3, #32]
}
 8005ea8:	bf00      	nop
 8005eaa:	371c      	adds	r7, #28
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b087      	sub	sp, #28
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
 8005ec0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6a1b      	ldr	r3, [r3, #32]
 8005ec6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	69db      	ldr	r3, [r3, #28]
 8005ed8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ee0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	021b      	lsls	r3, r3, #8
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ef2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	031b      	lsls	r3, r3, #12
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	693a      	ldr	r2, [r7, #16]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005f06:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	031b      	lsls	r3, r3, #12
 8005f0c:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005f10:	697a      	ldr	r2, [r7, #20]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	697a      	ldr	r2, [r7, #20]
 8005f20:	621a      	str	r2, [r3, #32]
}
 8005f22:	bf00      	nop
 8005f24:	371c      	adds	r7, #28
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr

08005f2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f2e:	b480      	push	{r7}
 8005f30:	b085      	sub	sp, #20
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
 8005f36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f46:	683a      	ldr	r2, [r7, #0]
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	f043 0307 	orr.w	r3, r3, #7
 8005f50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	609a      	str	r2, [r3, #8]
}
 8005f58:	bf00      	nop
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b087      	sub	sp, #28
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
 8005f70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	021a      	lsls	r2, r3, #8
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	431a      	orrs	r2, r3
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	697a      	ldr	r2, [r7, #20]
 8005f96:	609a      	str	r2, [r3, #8]
}
 8005f98:	bf00      	nop
 8005f9a:	371c      	adds	r7, #28
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b087      	sub	sp, #28
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	f003 031f 	and.w	r3, r3, #31
 8005fb6:	2201      	movs	r2, #1
 8005fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a1a      	ldr	r2, [r3, #32]
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	43db      	mvns	r3, r3
 8005fc6:	401a      	ands	r2, r3
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6a1a      	ldr	r2, [r3, #32]
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 031f 	and.w	r3, r3, #31
 8005fd6:	6879      	ldr	r1, [r7, #4]
 8005fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	621a      	str	r2, [r3, #32]
}
 8005fe2:	bf00      	nop
 8005fe4:	371c      	adds	r7, #28
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
	...

08005ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b085      	sub	sp, #20
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006000:	2b01      	cmp	r3, #1
 8006002:	d101      	bne.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006004:	2302      	movs	r3, #2
 8006006:	e063      	b.n	80060d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2202      	movs	r2, #2
 8006014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a2b      	ldr	r2, [pc, #172]	@ (80060dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d004      	beq.n	800603c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4a2a      	ldr	r2, [pc, #168]	@ (80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d108      	bne.n	800604e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006042:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	4313      	orrs	r3, r2
 800604c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006054:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	4313      	orrs	r3, r2
 800605e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a1b      	ldr	r2, [pc, #108]	@ (80060dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d018      	beq.n	80060a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800607a:	d013      	beq.n	80060a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4a18      	ldr	r2, [pc, #96]	@ (80060e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d00e      	beq.n	80060a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a17      	ldr	r2, [pc, #92]	@ (80060e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d009      	beq.n	80060a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a12      	ldr	r2, [pc, #72]	@ (80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d004      	beq.n	80060a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a13      	ldr	r2, [pc, #76]	@ (80060ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d10c      	bne.n	80060be <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060aa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	68ba      	ldr	r2, [r7, #8]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	68ba      	ldr	r2, [r7, #8]
 80060bc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060ce:	2300      	movs	r3, #0
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3714      	adds	r7, #20
 80060d4:	46bd      	mov	sp, r7
 80060d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060da:	4770      	bx	lr
 80060dc:	40012c00 	.word	0x40012c00
 80060e0:	40013400 	.word	0x40013400
 80060e4:	40000400 	.word	0x40000400
 80060e8:	40000800 	.word	0x40000800
 80060ec:	40014000 	.word	0x40014000

080060f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_TIM_IC_CaptureCallback>:
//    	currentCount2++;
//    }
//
//}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 800612c:	b580      	push	{r7, lr}
 800612e:	b082      	sub	sp, #8
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
	if(htim == &htim1){
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a36      	ldr	r2, [pc, #216]	@ (8006210 <HAL_TIM_IC_CaptureCallback+0xe4>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d165      	bne.n	8006208 <HAL_TIM_IC_CaptureCallback+0xdc>
		if(!firstRead){
 800613c:	4b35      	ldr	r3, [pc, #212]	@ (8006214 <HAL_TIM_IC_CaptureCallback+0xe8>)
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d111      	bne.n	800616a <HAL_TIM_IC_CaptureCallback+0x3e>
			icValue10 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8006146:	2104      	movs	r1, #4
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7ff fc75 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 800614e:	4603      	mov	r3, r0
 8006150:	4a31      	ldr	r2, [pc, #196]	@ (8006218 <HAL_TIM_IC_CaptureCallback+0xec>)
 8006152:	6013      	str	r3, [r2, #0]
			icValue11 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8006154:	2108      	movs	r1, #8
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f7ff fc6e 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 800615c:	4603      	mov	r3, r0
 800615e:	4a2f      	ldr	r2, [pc, #188]	@ (800621c <HAL_TIM_IC_CaptureCallback+0xf0>)
 8006160:	6013      	str	r3, [r2, #0]
			firstRead = 1;
 8006162:	4b2c      	ldr	r3, [pc, #176]	@ (8006214 <HAL_TIM_IC_CaptureCallback+0xe8>)
 8006164:	2201      	movs	r2, #1
 8006166:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim4, 0); //reseta o timer de erro da can pra zerar rpm
		}

	}

}
 8006168:	e04e      	b.n	8006208 <HAL_TIM_IC_CaptureCallback+0xdc>
			icValue20 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800616a:	2104      	movs	r1, #4
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f7ff fc63 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8006172:	4603      	mov	r3, r0
 8006174:	4a2a      	ldr	r2, [pc, #168]	@ (8006220 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8006176:	6013      	str	r3, [r2, #0]
			icValue21 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);
 8006178:	2108      	movs	r1, #8
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f7ff fc5c 	bl	8005a38 <HAL_TIM_ReadCapturedValue>
 8006180:	4603      	mov	r3, r0
 8006182:	4a28      	ldr	r2, [pc, #160]	@ (8006224 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8006184:	6013      	str	r3, [r2, #0]
			if(icValue20 > icValue10){
 8006186:	4b26      	ldr	r3, [pc, #152]	@ (8006220 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	4b23      	ldr	r3, [pc, #140]	@ (8006218 <HAL_TIM_IC_CaptureCallback+0xec>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	429a      	cmp	r2, r3
 8006190:	d907      	bls.n	80061a2 <HAL_TIM_IC_CaptureCallback+0x76>
				difference0 = icValue20 - icValue10;
 8006192:	4b23      	ldr	r3, [pc, #140]	@ (8006220 <HAL_TIM_IC_CaptureCallback+0xf4>)
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	4b20      	ldr	r3, [pc, #128]	@ (8006218 <HAL_TIM_IC_CaptureCallback+0xec>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	1ad3      	subs	r3, r2, r3
 800619c:	4a22      	ldr	r2, [pc, #136]	@ (8006228 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800619e:	6013      	str	r3, [r2, #0]
 80061a0:	e00a      	b.n	80061b8 <HAL_TIM_IC_CaptureCallback+0x8c>
				difference0 = (htim->Instance->ARR - icValue10) + icValue20;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061a8:	4b1b      	ldr	r3, [pc, #108]	@ (8006218 <HAL_TIM_IC_CaptureCallback+0xec>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	1ad2      	subs	r2, r2, r3
 80061ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006220 <HAL_TIM_IC_CaptureCallback+0xf4>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	4413      	add	r3, r2
 80061b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006228 <HAL_TIM_IC_CaptureCallback+0xfc>)
 80061b6:	6013      	str	r3, [r2, #0]
			if(icValue21 > icValue11){
 80061b8:	4b1a      	ldr	r3, [pc, #104]	@ (8006224 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	4b17      	ldr	r3, [pc, #92]	@ (800621c <HAL_TIM_IC_CaptureCallback+0xf0>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d907      	bls.n	80061d4 <HAL_TIM_IC_CaptureCallback+0xa8>
				difference1 = icValue21 - icValue11;
 80061c4:	4b17      	ldr	r3, [pc, #92]	@ (8006224 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	4b14      	ldr	r3, [pc, #80]	@ (800621c <HAL_TIM_IC_CaptureCallback+0xf0>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	4a17      	ldr	r2, [pc, #92]	@ (800622c <HAL_TIM_IC_CaptureCallback+0x100>)
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	e00a      	b.n	80061ea <HAL_TIM_IC_CaptureCallback+0xbe>
				difference1 = (htim->Instance->ARR - icValue11) + icValue21;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061da:	4b10      	ldr	r3, [pc, #64]	@ (800621c <HAL_TIM_IC_CaptureCallback+0xf0>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	1ad2      	subs	r2, r2, r3
 80061e0:	4b10      	ldr	r3, [pc, #64]	@ (8006224 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4413      	add	r3, r2
 80061e6:	4a11      	ldr	r2, [pc, #68]	@ (800622c <HAL_TIM_IC_CaptureCallback+0x100>)
 80061e8:	6013      	str	r3, [r2, #0]
			icValue10 = icValue20;
 80061ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006220 <HAL_TIM_IC_CaptureCallback+0xf4>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a0a      	ldr	r2, [pc, #40]	@ (8006218 <HAL_TIM_IC_CaptureCallback+0xec>)
 80061f0:	6013      	str	r3, [r2, #0]
			icValue11 = icValue21;
 80061f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006224 <HAL_TIM_IC_CaptureCallback+0xf8>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a09      	ldr	r2, [pc, #36]	@ (800621c <HAL_TIM_IC_CaptureCallback+0xf0>)
 80061f8:	6013      	str	r3, [r2, #0]
			readyFlag = 1;
 80061fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006230 <HAL_TIM_IC_CaptureCallback+0x104>)
 80061fc:	2201      	movs	r2, #1
 80061fe:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(&htim4, 0); //reseta o timer de erro da can pra zerar rpm
 8006200:	4b0c      	ldr	r3, [pc, #48]	@ (8006234 <HAL_TIM_IC_CaptureCallback+0x108>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2200      	movs	r2, #0
 8006206:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006208:	bf00      	nop
 800620a:	3708      	adds	r7, #8
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}
 8006210:	20000138 	.word	0x20000138
 8006214:	20000291 	.word	0x20000291
 8006218:	20000270 	.word	0x20000270
 800621c:	2000027c 	.word	0x2000027c
 8006220:	20000274 	.word	0x20000274
 8006224:	20000280 	.word	0x20000280
 8006228:	20000278 	.word	0x20000278
 800622c:	20000284 	.word	0x20000284
 8006230:	20000290 	.word	0x20000290
 8006234:	2000021c 	.word	0x2000021c

08006238 <calcularRPM>:

void calcularRPM(){
 8006238:	b580      	push	{r7, lr}
 800623a:	af00      	add	r7, sp, #0

	if(difference0 > 0){
 800623c:	4b2f      	ldr	r3, [pc, #188]	@ (80062fc <calcularRPM+0xc4>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00b      	beq.n	800625c <calcularRPM+0x24>
		pulseFreq0 = timerClockFreq / difference0;
 8006244:	4b2d      	ldr	r3, [pc, #180]	@ (80062fc <calcularRPM+0xc4>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a2d      	ldr	r2, [pc, #180]	@ (8006300 <calcularRPM+0xc8>)
 800624a:	fbb2 f3f3 	udiv	r3, r2, r3
 800624e:	ee07 3a90 	vmov	s15, r3
 8006252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006256:	4b2b      	ldr	r3, [pc, #172]	@ (8006304 <calcularRPM+0xcc>)
 8006258:	edc3 7a00 	vstr	s15, [r3]
	}
	if(difference1 > 0){
 800625c:	4b2a      	ldr	r3, [pc, #168]	@ (8006308 <calcularRPM+0xd0>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00b      	beq.n	800627c <calcularRPM+0x44>
		pulseFreq1 = timerClockFreq / difference1;
 8006264:	4b28      	ldr	r3, [pc, #160]	@ (8006308 <calcularRPM+0xd0>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a25      	ldr	r2, [pc, #148]	@ (8006300 <calcularRPM+0xc8>)
 800626a:	fbb2 f3f3 	udiv	r3, r2, r3
 800626e:	ee07 3a90 	vmov	s15, r3
 8006272:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006276:	4b25      	ldr	r3, [pc, #148]	@ (800630c <calcularRPM+0xd4>)
 8006278:	edc3 7a00 	vstr	s15, [r3]
	}
	RPM[0] = (uint16_t)((pulseFreq0 / 4.0) * 60); //mtr
 800627c:	4b21      	ldr	r3, [pc, #132]	@ (8006304 <calcularRPM+0xcc>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4618      	mov	r0, r3
 8006282:	f7fa f905 	bl	8000490 <__aeabi_f2d>
 8006286:	f04f 0200 	mov.w	r2, #0
 800628a:	4b21      	ldr	r3, [pc, #132]	@ (8006310 <calcularRPM+0xd8>)
 800628c:	f7fa fa82 	bl	8000794 <__aeabi_ddiv>
 8006290:	4602      	mov	r2, r0
 8006292:	460b      	mov	r3, r1
 8006294:	4610      	mov	r0, r2
 8006296:	4619      	mov	r1, r3
 8006298:	f04f 0200 	mov.w	r2, #0
 800629c:	4b1d      	ldr	r3, [pc, #116]	@ (8006314 <calcularRPM+0xdc>)
 800629e:	f7fa f94f 	bl	8000540 <__aeabi_dmul>
 80062a2:	4602      	mov	r2, r0
 80062a4:	460b      	mov	r3, r1
 80062a6:	4610      	mov	r0, r2
 80062a8:	4619      	mov	r1, r3
 80062aa:	f7fa fb5b 	bl	8000964 <__aeabi_d2uiz>
 80062ae:	4603      	mov	r3, r0
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	4b19      	ldr	r3, [pc, #100]	@ (8006318 <calcularRPM+0xe0>)
 80062b4:	801a      	strh	r2, [r3, #0]
	RPM[1] = (uint16_t)((pulseFreq1 / 8.0) * 60); //roda
 80062b6:	4b15      	ldr	r3, [pc, #84]	@ (800630c <calcularRPM+0xd4>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4618      	mov	r0, r3
 80062bc:	f7fa f8e8 	bl	8000490 <__aeabi_f2d>
 80062c0:	f04f 0200 	mov.w	r2, #0
 80062c4:	4b15      	ldr	r3, [pc, #84]	@ (800631c <calcularRPM+0xe4>)
 80062c6:	f7fa fa65 	bl	8000794 <__aeabi_ddiv>
 80062ca:	4602      	mov	r2, r0
 80062cc:	460b      	mov	r3, r1
 80062ce:	4610      	mov	r0, r2
 80062d0:	4619      	mov	r1, r3
 80062d2:	f04f 0200 	mov.w	r2, #0
 80062d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006314 <calcularRPM+0xdc>)
 80062d8:	f7fa f932 	bl	8000540 <__aeabi_dmul>
 80062dc:	4602      	mov	r2, r0
 80062de:	460b      	mov	r3, r1
 80062e0:	4610      	mov	r0, r2
 80062e2:	4619      	mov	r1, r3
 80062e4:	f7fa fb3e 	bl	8000964 <__aeabi_d2uiz>
 80062e8:	4603      	mov	r3, r0
 80062ea:	b29a      	uxth	r2, r3
 80062ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006318 <calcularRPM+0xe0>)
 80062ee:	805a      	strh	r2, [r3, #2]
	readyFlag = 0;
 80062f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006320 <calcularRPM+0xe8>)
 80062f2:	2200      	movs	r2, #0
 80062f4:	701a      	strb	r2, [r3, #0]
}
 80062f6:	bf00      	nop
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	20000278 	.word	0x20000278
 8006300:	000186a0 	.word	0x000186a0
 8006304:	20000288 	.word	0x20000288
 8006308:	20000284 	.word	0x20000284
 800630c:	2000028c 	.word	0x2000028c
 8006310:	40100000 	.word	0x40100000
 8006314:	404e0000 	.word	0x404e0000
 8006318:	2000026c 	.word	0x2000026c
 800631c:	40200000 	.word	0x40200000
 8006320:	20000290 	.word	0x20000290

08006324 <canRPM>:
#include "cant.h"

uint8_t canFlagR, canFlagT, binarie, countRPM, countTemp, txData[3];


void canRPM(){
 8006324:	b580      	push	{r7, lr}
 8006326:	b088      	sub	sp, #32
 8006328:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txHeader;
	//RPM e mlx pq n cabe na de temp

	//uint8_t txData[3];
	txHeader.StdId = 0x580+binarie;
 800632a:	4b2a      	ldr	r3, [pc, #168]	@ (80063d4 <canRPM+0xb0>)
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8006332:	60bb      	str	r3, [r7, #8]
	txHeader.IDE = CAN_ID_STD;
 8006334:	2300      	movs	r3, #0
 8006336:	613b      	str	r3, [r7, #16]
	txHeader.RTR = CAN_RTR_DATA;
 8006338:	2300      	movs	r3, #0
 800633a:	617b      	str	r3, [r7, #20]
	txHeader.DLC = 3;
 800633c:	2303      	movs	r3, #3
 800633e:	61bb      	str	r3, [r7, #24]
	uint32_t txMailbox;

	//backs
	if(binarie == 0b100 || binarie == 0b101){
 8006340:	4b24      	ldr	r3, [pc, #144]	@ (80063d4 <canRPM+0xb0>)
 8006342:	781b      	ldrb	r3, [r3, #0]
 8006344:	2b04      	cmp	r3, #4
 8006346:	d003      	beq.n	8006350 <canRPM+0x2c>
 8006348:	4b22      	ldr	r3, [pc, #136]	@ (80063d4 <canRPM+0xb0>)
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	2b05      	cmp	r3, #5
 800634e:	d10e      	bne.n	800636e <canRPM+0x4a>
	txData[0] = (RPM[0] >> 8) & 0xFF;
 8006350:	4b21      	ldr	r3, [pc, #132]	@ (80063d8 <canRPM+0xb4>)
 8006352:	881b      	ldrh	r3, [r3, #0]
 8006354:	b29b      	uxth	r3, r3
 8006356:	0a1b      	lsrs	r3, r3, #8
 8006358:	b29b      	uxth	r3, r3
 800635a:	b2da      	uxtb	r2, r3
 800635c:	4b1f      	ldr	r3, [pc, #124]	@ (80063dc <canRPM+0xb8>)
 800635e:	701a      	strb	r2, [r3, #0]
	txData[1] = RPM[0] & 0xFF;
 8006360:	4b1d      	ldr	r3, [pc, #116]	@ (80063d8 <canRPM+0xb4>)
 8006362:	881b      	ldrh	r3, [r3, #0]
 8006364:	b29b      	uxth	r3, r3
 8006366:	b2da      	uxtb	r2, r3
 8006368:	4b1c      	ldr	r3, [pc, #112]	@ (80063dc <canRPM+0xb8>)
 800636a:	705a      	strb	r2, [r3, #1]
 800636c:	e015      	b.n	800639a <canRPM+0x76>
	}
	//fronts
	else if(binarie == 0b111 || binarie == 0b110){
 800636e:	4b19      	ldr	r3, [pc, #100]	@ (80063d4 <canRPM+0xb0>)
 8006370:	781b      	ldrb	r3, [r3, #0]
 8006372:	2b07      	cmp	r3, #7
 8006374:	d003      	beq.n	800637e <canRPM+0x5a>
 8006376:	4b17      	ldr	r3, [pc, #92]	@ (80063d4 <canRPM+0xb0>)
 8006378:	781b      	ldrb	r3, [r3, #0]
 800637a:	2b06      	cmp	r3, #6
 800637c:	d10d      	bne.n	800639a <canRPM+0x76>
	txData[0] = (RPM[1] >> 8) & 0xFF;
 800637e:	4b16      	ldr	r3, [pc, #88]	@ (80063d8 <canRPM+0xb4>)
 8006380:	885b      	ldrh	r3, [r3, #2]
 8006382:	b29b      	uxth	r3, r3
 8006384:	0a1b      	lsrs	r3, r3, #8
 8006386:	b29b      	uxth	r3, r3
 8006388:	b2da      	uxtb	r2, r3
 800638a:	4b14      	ldr	r3, [pc, #80]	@ (80063dc <canRPM+0xb8>)
 800638c:	701a      	strb	r2, [r3, #0]
	txData[1] = RPM[1] & 0xFF;
 800638e:	4b12      	ldr	r3, [pc, #72]	@ (80063d8 <canRPM+0xb4>)
 8006390:	885b      	ldrh	r3, [r3, #2]
 8006392:	b29b      	uxth	r3, r3
 8006394:	b2da      	uxtb	r2, r3
 8006396:	4b11      	ldr	r3, [pc, #68]	@ (80063dc <canRPM+0xb8>)
 8006398:	705a      	strb	r2, [r3, #1]
	}

	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox) != HAL_OK){
 800639a:	1d3b      	adds	r3, r7, #4
 800639c:	f107 0108 	add.w	r1, r7, #8
 80063a0:	4a0e      	ldr	r2, [pc, #56]	@ (80063dc <canRPM+0xb8>)
 80063a2:	480f      	ldr	r0, [pc, #60]	@ (80063e0 <canRPM+0xbc>)
 80063a4:	f7fc fa03 	bl	80027ae <HAL_CAN_AddTxMessage>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d003      	beq.n	80063b6 <canRPM+0x92>
		canFlagR = 1;
 80063ae:	4b0d      	ldr	r3, [pc, #52]	@ (80063e4 <canRPM+0xc0>)
 80063b0:	2201      	movs	r2, #1
 80063b2:	701a      	strb	r2, [r3, #0]
 80063b4:	e002      	b.n	80063bc <canRPM+0x98>
	}
	else{
		canFlagR = 0;
 80063b6:	4b0b      	ldr	r3, [pc, #44]	@ (80063e4 <canRPM+0xc0>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	701a      	strb	r2, [r3, #0]
	}
	txData[2] = countRPM++;
 80063bc:	4b0a      	ldr	r3, [pc, #40]	@ (80063e8 <canRPM+0xc4>)
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	1c5a      	adds	r2, r3, #1
 80063c2:	b2d1      	uxtb	r1, r2
 80063c4:	4a08      	ldr	r2, [pc, #32]	@ (80063e8 <canRPM+0xc4>)
 80063c6:	7011      	strb	r1, [r2, #0]
 80063c8:	4a04      	ldr	r2, [pc, #16]	@ (80063dc <canRPM+0xb8>)
 80063ca:	7093      	strb	r3, [r2, #2]
}
 80063cc:	bf00      	nop
 80063ce:	3720      	adds	r7, #32
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	20000294 	.word	0x20000294
 80063d8:	2000026c 	.word	0x2000026c
 80063dc:	20000298 	.word	0x20000298
 80063e0:	200000bc 	.word	0x200000bc
 80063e4:	20000292 	.word	0x20000292
 80063e8:	20000295 	.word	0x20000295

080063ec <canTemp>:

void canTemp(){
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b088      	sub	sp, #32
 80063f0:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txHeader;

	static uint8_t txData1[7];
	txHeader.StdId = 0x580+binarie+10;
 80063f2:	4b22      	ldr	r3, [pc, #136]	@ (800647c <canTemp+0x90>)
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	f203 538a 	addw	r3, r3, #1418	@ 0x58a
 80063fa:	607b      	str	r3, [r7, #4]
	txHeader.IDE = CAN_ID_STD;
 80063fc:	2300      	movs	r3, #0
 80063fe:	60fb      	str	r3, [r7, #12]
	txHeader.RTR = CAN_RTR_DATA;
 8006400:	2300      	movs	r3, #0
 8006402:	613b      	str	r3, [r7, #16]
	txHeader.DLC = 7;
 8006404:	2307      	movs	r3, #7
 8006406:	617b      	str	r3, [r7, #20]
	uint32_t txMailbox;

	for(uint8_t i = 0; i < 3; i++){
 8006408:	2300      	movs	r3, #0
 800640a:	77fb      	strb	r3, [r7, #31]
 800640c:	e017      	b.n	800643e <canTemp+0x52>
		txData1[i*2] = (adcRaw[i] >> 8) & 0xFF;
 800640e:	7ffb      	ldrb	r3, [r7, #31]
 8006410:	4a1b      	ldr	r2, [pc, #108]	@ (8006480 <canTemp+0x94>)
 8006412:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006416:	0a1b      	lsrs	r3, r3, #8
 8006418:	b29a      	uxth	r2, r3
 800641a:	7ffb      	ldrb	r3, [r7, #31]
 800641c:	005b      	lsls	r3, r3, #1
 800641e:	b2d1      	uxtb	r1, r2
 8006420:	4a18      	ldr	r2, [pc, #96]	@ (8006484 <canTemp+0x98>)
 8006422:	54d1      	strb	r1, [r2, r3]
		txData1[i*2 + 1] = adcRaw[i] & 0xFF;
 8006424:	7ffb      	ldrb	r3, [r7, #31]
 8006426:	4a16      	ldr	r2, [pc, #88]	@ (8006480 <canTemp+0x94>)
 8006428:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800642c:	7ffb      	ldrb	r3, [r7, #31]
 800642e:	005b      	lsls	r3, r3, #1
 8006430:	3301      	adds	r3, #1
 8006432:	b2d1      	uxtb	r1, r2
 8006434:	4a13      	ldr	r2, [pc, #76]	@ (8006484 <canTemp+0x98>)
 8006436:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 3; i++){
 8006438:	7ffb      	ldrb	r3, [r7, #31]
 800643a:	3301      	adds	r3, #1
 800643c:	77fb      	strb	r3, [r7, #31]
 800643e:	7ffb      	ldrb	r3, [r7, #31]
 8006440:	2b02      	cmp	r3, #2
 8006442:	d9e4      	bls.n	800640e <canTemp+0x22>
	}
	if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData1, &txMailbox) != HAL_OK){
 8006444:	463b      	mov	r3, r7
 8006446:	1d39      	adds	r1, r7, #4
 8006448:	4a0e      	ldr	r2, [pc, #56]	@ (8006484 <canTemp+0x98>)
 800644a:	480f      	ldr	r0, [pc, #60]	@ (8006488 <canTemp+0x9c>)
 800644c:	f7fc f9af 	bl	80027ae <HAL_CAN_AddTxMessage>
 8006450:	4603      	mov	r3, r0
 8006452:	2b00      	cmp	r3, #0
 8006454:	d003      	beq.n	800645e <canTemp+0x72>
		canFlagT = 1;
 8006456:	4b0d      	ldr	r3, [pc, #52]	@ (800648c <canTemp+0xa0>)
 8006458:	2201      	movs	r2, #1
 800645a:	701a      	strb	r2, [r3, #0]
 800645c:	e002      	b.n	8006464 <canTemp+0x78>
		}
	else{
		canFlagT = 0;
 800645e:	4b0b      	ldr	r3, [pc, #44]	@ (800648c <canTemp+0xa0>)
 8006460:	2200      	movs	r2, #0
 8006462:	701a      	strb	r2, [r3, #0]
		}
	txData[6] = countTemp++;
 8006464:	4b0a      	ldr	r3, [pc, #40]	@ (8006490 <canTemp+0xa4>)
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	1c5a      	adds	r2, r3, #1
 800646a:	b2d1      	uxtb	r1, r2
 800646c:	4a08      	ldr	r2, [pc, #32]	@ (8006490 <canTemp+0xa4>)
 800646e:	7011      	strb	r1, [r2, #0]
 8006470:	4a08      	ldr	r2, [pc, #32]	@ (8006494 <canTemp+0xa8>)
 8006472:	7193      	strb	r3, [r2, #6]
}
 8006474:	bf00      	nop
 8006476:	3720      	adds	r7, #32
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	20000294 	.word	0x20000294
 8006480:	200002a4 	.word	0x200002a4
 8006484:	2000029c 	.word	0x2000029c
 8006488:	200000bc 	.word	0x200000bc
 800648c:	20000293 	.word	0x20000293
 8006490:	20000296 	.word	0x20000296
 8006494:	20000298 	.word	0x20000298

08006498 <binCode>:

void binCode(){
 8006498:	b580      	push	{r7, lr}
 800649a:	af00      	add	r7, sp, #0
	binarie |= (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) & 0x01);
 800649c:	2180      	movs	r1, #128	@ 0x80
 800649e:	481a      	ldr	r0, [pc, #104]	@ (8006508 <binCode+0x70>)
 80064a0:	f7fd f8cc 	bl	800363c <HAL_GPIO_ReadPin>
 80064a4:	4603      	mov	r3, r0
 80064a6:	f003 0301 	and.w	r3, r3, #1
 80064aa:	b25a      	sxtb	r2, r3
 80064ac:	4b17      	ldr	r3, [pc, #92]	@ (800650c <binCode+0x74>)
 80064ae:	781b      	ldrb	r3, [r3, #0]
 80064b0:	b25b      	sxtb	r3, r3
 80064b2:	4313      	orrs	r3, r2
 80064b4:	b25b      	sxtb	r3, r3
 80064b6:	b2da      	uxtb	r2, r3
 80064b8:	4b14      	ldr	r3, [pc, #80]	@ (800650c <binCode+0x74>)
 80064ba:	701a      	strb	r2, [r3, #0]
	binarie |= (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8) & 0x01) << 1;
 80064bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80064c0:	4811      	ldr	r0, [pc, #68]	@ (8006508 <binCode+0x70>)
 80064c2:	f7fd f8bb 	bl	800363c <HAL_GPIO_ReadPin>
 80064c6:	4603      	mov	r3, r0
 80064c8:	005b      	lsls	r3, r3, #1
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	b25a      	sxtb	r2, r3
 80064d0:	4b0e      	ldr	r3, [pc, #56]	@ (800650c <binCode+0x74>)
 80064d2:	781b      	ldrb	r3, [r3, #0]
 80064d4:	b25b      	sxtb	r3, r3
 80064d6:	4313      	orrs	r3, r2
 80064d8:	b25b      	sxtb	r3, r3
 80064da:	b2da      	uxtb	r2, r3
 80064dc:	4b0b      	ldr	r3, [pc, #44]	@ (800650c <binCode+0x74>)
 80064de:	701a      	strb	r2, [r3, #0]
	binarie |= (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_9) & 0x01) << 2;
 80064e0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80064e4:	4808      	ldr	r0, [pc, #32]	@ (8006508 <binCode+0x70>)
 80064e6:	f7fd f8a9 	bl	800363c <HAL_GPIO_ReadPin>
 80064ea:	4603      	mov	r3, r0
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	f003 0304 	and.w	r3, r3, #4
 80064f2:	b25a      	sxtb	r2, r3
 80064f4:	4b05      	ldr	r3, [pc, #20]	@ (800650c <binCode+0x74>)
 80064f6:	781b      	ldrb	r3, [r3, #0]
 80064f8:	b25b      	sxtb	r3, r3
 80064fa:	4313      	orrs	r3, r2
 80064fc:	b25b      	sxtb	r3, r3
 80064fe:	b2da      	uxtb	r2, r3
 8006500:	4b02      	ldr	r3, [pc, #8]	@ (800650c <binCode+0x74>)
 8006502:	701a      	strb	r2, [r3, #0]
}
 8006504:	bf00      	nop
 8006506:	bd80      	pop	{r7, pc}
 8006508:	48000800 	.word	0x48000800
 800650c:	20000294 	.word	0x20000294

08006510 <memset>:
 8006510:	4402      	add	r2, r0
 8006512:	4603      	mov	r3, r0
 8006514:	4293      	cmp	r3, r2
 8006516:	d100      	bne.n	800651a <memset+0xa>
 8006518:	4770      	bx	lr
 800651a:	f803 1b01 	strb.w	r1, [r3], #1
 800651e:	e7f9      	b.n	8006514 <memset+0x4>

08006520 <__libc_init_array>:
 8006520:	b570      	push	{r4, r5, r6, lr}
 8006522:	4d0d      	ldr	r5, [pc, #52]	@ (8006558 <__libc_init_array+0x38>)
 8006524:	4c0d      	ldr	r4, [pc, #52]	@ (800655c <__libc_init_array+0x3c>)
 8006526:	1b64      	subs	r4, r4, r5
 8006528:	10a4      	asrs	r4, r4, #2
 800652a:	2600      	movs	r6, #0
 800652c:	42a6      	cmp	r6, r4
 800652e:	d109      	bne.n	8006544 <__libc_init_array+0x24>
 8006530:	4d0b      	ldr	r5, [pc, #44]	@ (8006560 <__libc_init_array+0x40>)
 8006532:	4c0c      	ldr	r4, [pc, #48]	@ (8006564 <__libc_init_array+0x44>)
 8006534:	f000 f818 	bl	8006568 <_init>
 8006538:	1b64      	subs	r4, r4, r5
 800653a:	10a4      	asrs	r4, r4, #2
 800653c:	2600      	movs	r6, #0
 800653e:	42a6      	cmp	r6, r4
 8006540:	d105      	bne.n	800654e <__libc_init_array+0x2e>
 8006542:	bd70      	pop	{r4, r5, r6, pc}
 8006544:	f855 3b04 	ldr.w	r3, [r5], #4
 8006548:	4798      	blx	r3
 800654a:	3601      	adds	r6, #1
 800654c:	e7ee      	b.n	800652c <__libc_init_array+0xc>
 800654e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006552:	4798      	blx	r3
 8006554:	3601      	adds	r6, #1
 8006556:	e7f2      	b.n	800653e <__libc_init_array+0x1e>
 8006558:	080065b0 	.word	0x080065b0
 800655c:	080065b0 	.word	0x080065b0
 8006560:	080065b0 	.word	0x080065b0
 8006564:	080065b4 	.word	0x080065b4

08006568 <_init>:
 8006568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800656a:	bf00      	nop
 800656c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800656e:	bc08      	pop	{r3}
 8006570:	469e      	mov	lr, r3
 8006572:	4770      	bx	lr

08006574 <_fini>:
 8006574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006576:	bf00      	nop
 8006578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800657a:	bc08      	pop	{r3}
 800657c:	469e      	mov	lr, r3
 800657e:	4770      	bx	lr
