module adder_tb();

	logic [63:0] s1, s2, suma;
	
	initial begin
		s1 = 64'd64;
		s2 = 64'd32;

endmodule
