#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b57b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b57d00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b482d0 .functor NOT 1, L_0x1bbacc0, C4<0>, C4<0>, C4<0>;
L_0x1bbaaa0 .functor XOR 2, L_0x1bba960, L_0x1bbaa00, C4<00>, C4<00>;
L_0x1bbabb0 .functor XOR 2, L_0x1bbaaa0, L_0x1bbab10, C4<00>, C4<00>;
v0x1bb09d0_0 .net *"_ivl_10", 1 0, L_0x1bbab10;  1 drivers
v0x1bb0ad0_0 .net *"_ivl_12", 1 0, L_0x1bbabb0;  1 drivers
v0x1bb0bb0_0 .net *"_ivl_2", 1 0, L_0x1bb3d90;  1 drivers
v0x1bb0c70_0 .net *"_ivl_4", 1 0, L_0x1bba960;  1 drivers
v0x1bb0d50_0 .net *"_ivl_6", 1 0, L_0x1bbaa00;  1 drivers
v0x1bb0e80_0 .net *"_ivl_8", 1 0, L_0x1bbaaa0;  1 drivers
v0x1bb0f60_0 .net "a", 0 0, v0x1baa970_0;  1 drivers
v0x1bb1000_0 .net "b", 0 0, v0x1baaa10_0;  1 drivers
v0x1bb10a0_0 .net "c", 0 0, v0x1baaab0_0;  1 drivers
v0x1bb1140_0 .var "clk", 0 0;
v0x1bb11e0_0 .net "d", 0 0, v0x1baabf0_0;  1 drivers
v0x1bb1280_0 .net "out_pos_dut", 0 0, L_0x1bba800;  1 drivers
v0x1bb1320_0 .net "out_pos_ref", 0 0, L_0x1bb2850;  1 drivers
v0x1bb13c0_0 .net "out_sop_dut", 0 0, L_0x1bb37b0;  1 drivers
v0x1bb1460_0 .net "out_sop_ref", 0 0, L_0x1b85120;  1 drivers
v0x1bb1500_0 .var/2u "stats1", 223 0;
v0x1bb15a0_0 .var/2u "strobe", 0 0;
v0x1bb1640_0 .net "tb_match", 0 0, L_0x1bbacc0;  1 drivers
v0x1bb1710_0 .net "tb_mismatch", 0 0, L_0x1b482d0;  1 drivers
v0x1bb17b0_0 .net "wavedrom_enable", 0 0, v0x1baaec0_0;  1 drivers
v0x1bb1880_0 .net "wavedrom_title", 511 0, v0x1baaf60_0;  1 drivers
L_0x1bb3d90 .concat [ 1 1 0 0], L_0x1bb2850, L_0x1b85120;
L_0x1bba960 .concat [ 1 1 0 0], L_0x1bb2850, L_0x1b85120;
L_0x1bbaa00 .concat [ 1 1 0 0], L_0x1bba800, L_0x1bb37b0;
L_0x1bbab10 .concat [ 1 1 0 0], L_0x1bb2850, L_0x1b85120;
L_0x1bbacc0 .cmp/eeq 2, L_0x1bb3d90, L_0x1bbabb0;
S_0x1b57e90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b57d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b486b0 .functor AND 1, v0x1baaab0_0, v0x1baabf0_0, C4<1>, C4<1>;
L_0x1b48a90 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1b48e70 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1b490f0 .functor AND 1, L_0x1b48a90, L_0x1b48e70, C4<1>, C4<1>;
L_0x1b62700 .functor AND 1, L_0x1b490f0, v0x1baaab0_0, C4<1>, C4<1>;
L_0x1b85120 .functor OR 1, L_0x1b486b0, L_0x1b62700, C4<0>, C4<0>;
L_0x1bb1cd0 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb1d40 .functor OR 1, L_0x1bb1cd0, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb1e50 .functor AND 1, v0x1baaab0_0, L_0x1bb1d40, C4<1>, C4<1>;
L_0x1bb1f10 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb1fe0 .functor OR 1, L_0x1bb1f10, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb2050 .functor AND 1, L_0x1bb1e50, L_0x1bb1fe0, C4<1>, C4<1>;
L_0x1bb21d0 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb2240 .functor OR 1, L_0x1bb21d0, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb2160 .functor AND 1, v0x1baaab0_0, L_0x1bb2240, C4<1>, C4<1>;
L_0x1bb23d0 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb24d0 .functor OR 1, L_0x1bb23d0, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb2590 .functor AND 1, L_0x1bb2160, L_0x1bb24d0, C4<1>, C4<1>;
L_0x1bb2740 .functor XNOR 1, L_0x1bb2050, L_0x1bb2590, C4<0>, C4<0>;
v0x1b47c00_0 .net *"_ivl_0", 0 0, L_0x1b486b0;  1 drivers
v0x1b48000_0 .net *"_ivl_12", 0 0, L_0x1bb1cd0;  1 drivers
v0x1b483e0_0 .net *"_ivl_14", 0 0, L_0x1bb1d40;  1 drivers
v0x1b487c0_0 .net *"_ivl_16", 0 0, L_0x1bb1e50;  1 drivers
v0x1b48ba0_0 .net *"_ivl_18", 0 0, L_0x1bb1f10;  1 drivers
v0x1b48f80_0 .net *"_ivl_2", 0 0, L_0x1b48a90;  1 drivers
v0x1b49200_0 .net *"_ivl_20", 0 0, L_0x1bb1fe0;  1 drivers
v0x1ba8ee0_0 .net *"_ivl_24", 0 0, L_0x1bb21d0;  1 drivers
v0x1ba8fc0_0 .net *"_ivl_26", 0 0, L_0x1bb2240;  1 drivers
v0x1ba90a0_0 .net *"_ivl_28", 0 0, L_0x1bb2160;  1 drivers
v0x1ba9180_0 .net *"_ivl_30", 0 0, L_0x1bb23d0;  1 drivers
v0x1ba9260_0 .net *"_ivl_32", 0 0, L_0x1bb24d0;  1 drivers
v0x1ba9340_0 .net *"_ivl_36", 0 0, L_0x1bb2740;  1 drivers
L_0x7f6c665e2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ba9400_0 .net *"_ivl_38", 0 0, L_0x7f6c665e2018;  1 drivers
v0x1ba94e0_0 .net *"_ivl_4", 0 0, L_0x1b48e70;  1 drivers
v0x1ba95c0_0 .net *"_ivl_6", 0 0, L_0x1b490f0;  1 drivers
v0x1ba96a0_0 .net *"_ivl_8", 0 0, L_0x1b62700;  1 drivers
v0x1ba9780_0 .net "a", 0 0, v0x1baa970_0;  alias, 1 drivers
v0x1ba9840_0 .net "b", 0 0, v0x1baaa10_0;  alias, 1 drivers
v0x1ba9900_0 .net "c", 0 0, v0x1baaab0_0;  alias, 1 drivers
v0x1ba99c0_0 .net "d", 0 0, v0x1baabf0_0;  alias, 1 drivers
v0x1ba9a80_0 .net "out_pos", 0 0, L_0x1bb2850;  alias, 1 drivers
v0x1ba9b40_0 .net "out_sop", 0 0, L_0x1b85120;  alias, 1 drivers
v0x1ba9c00_0 .net "pos0", 0 0, L_0x1bb2050;  1 drivers
v0x1ba9cc0_0 .net "pos1", 0 0, L_0x1bb2590;  1 drivers
L_0x1bb2850 .functor MUXZ 1, L_0x7f6c665e2018, L_0x1bb2050, L_0x1bb2740, C4<>;
S_0x1ba9e40 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b57d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1baa970_0 .var "a", 0 0;
v0x1baaa10_0 .var "b", 0 0;
v0x1baaab0_0 .var "c", 0 0;
v0x1baab50_0 .net "clk", 0 0, v0x1bb1140_0;  1 drivers
v0x1baabf0_0 .var "d", 0 0;
v0x1baace0_0 .var/2u "fail", 0 0;
v0x1baad80_0 .var/2u "fail1", 0 0;
v0x1baae20_0 .net "tb_match", 0 0, L_0x1bbacc0;  alias, 1 drivers
v0x1baaec0_0 .var "wavedrom_enable", 0 0;
v0x1baaf60_0 .var "wavedrom_title", 511 0;
E_0x1b564e0/0 .event negedge, v0x1baab50_0;
E_0x1b564e0/1 .event posedge, v0x1baab50_0;
E_0x1b564e0 .event/or E_0x1b564e0/0, E_0x1b564e0/1;
S_0x1baa170 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ba9e40;
 .timescale -12 -12;
v0x1baa3b0_0 .var/2s "i", 31 0;
E_0x1b56380 .event posedge, v0x1baab50_0;
S_0x1baa4b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ba9e40;
 .timescale -12 -12;
v0x1baa6b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1baa790 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ba9e40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bab140 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b57d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bb2a00 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb2a90 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb2c30 .functor AND 1, L_0x1bb2a00, L_0x1bb2a90, C4<1>, C4<1>;
L_0x1bb2d40 .functor AND 1, L_0x1bb2c30, v0x1baaab0_0, C4<1>, C4<1>;
L_0x1bb2f40 .functor NOT 1, v0x1baabf0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb30c0 .functor AND 1, L_0x1bb2d40, L_0x1bb2f40, C4<1>, C4<1>;
L_0x1bb3210 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb3390 .functor AND 1, L_0x1bb3210, v0x1baaa10_0, C4<1>, C4<1>;
L_0x1bb34a0 .functor AND 1, L_0x1bb3390, v0x1baaab0_0, C4<1>, C4<1>;
L_0x1bb3560 .functor AND 1, L_0x1bb34a0, v0x1baabf0_0, C4<1>, C4<1>;
L_0x1bb3680 .functor OR 1, L_0x1bb30c0, L_0x1bb3560, C4<0>, C4<0>;
L_0x1bb3740 .functor AND 1, v0x1baa970_0, v0x1baaa10_0, C4<1>, C4<1>;
L_0x1bb3820 .functor AND 1, L_0x1bb3740, v0x1baaab0_0, C4<1>, C4<1>;
L_0x1bb38e0 .functor AND 1, L_0x1bb3820, v0x1baabf0_0, C4<1>, C4<1>;
L_0x1bb37b0 .functor OR 1, L_0x1bb3680, L_0x1bb38e0, C4<0>, C4<0>;
L_0x1bb3b10 .functor OR 1, v0x1baa970_0, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb3c10 .functor OR 1, L_0x1bb3b10, v0x1baaab0_0, C4<0>, C4<0>;
L_0x1bb3cd0 .functor OR 1, L_0x1bb3c10, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb3e30 .functor OR 1, v0x1baa970_0, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb3ea0 .functor OR 1, L_0x1bb3e30, v0x1baaab0_0, C4<0>, C4<0>;
L_0x1bb4010 .functor NOT 1, v0x1baabf0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4080 .functor OR 1, L_0x1bb3ea0, L_0x1bb4010, C4<0>, C4<0>;
L_0x1bb4250 .functor AND 1, L_0x1bb3cd0, L_0x1bb4080, C4<1>, C4<1>;
L_0x1bb4360 .functor OR 1, v0x1baa970_0, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb44a0 .functor NOT 1, v0x1baaab0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4510 .functor OR 1, L_0x1bb4360, L_0x1bb44a0, C4<0>, C4<0>;
L_0x1bb4700 .functor OR 1, L_0x1bb4510, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb47c0 .functor AND 1, L_0x1bb4250, L_0x1bb4700, C4<1>, C4<1>;
L_0x1bb49c0 .functor OR 1, v0x1baa970_0, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb4a30 .functor NOT 1, v0x1baaab0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4ba0 .functor OR 1, L_0x1bb49c0, L_0x1bb4a30, C4<0>, C4<0>;
L_0x1bb4cb0 .functor NOT 1, v0x1baabf0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb4e30 .functor OR 1, L_0x1bb4ba0, L_0x1bb4cb0, C4<0>, C4<0>;
L_0x1bb4f40 .functor AND 1, L_0x1bb47c0, L_0x1bb4e30, C4<1>, C4<1>;
L_0x1bb5170 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb51e0 .functor OR 1, v0x1baa970_0, L_0x1bb5170, C4<0>, C4<0>;
L_0x1bb53d0 .functor OR 1, L_0x1bb51e0, v0x1baaab0_0, C4<0>, C4<0>;
L_0x1bb5490 .functor OR 1, L_0x1bb53d0, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb52a0 .functor AND 1, L_0x1bb4f40, L_0x1bb5490, C4<1>, C4<1>;
L_0x1bb5690 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb5850 .functor OR 1, v0x1baa970_0, L_0x1bb5690, C4<0>, C4<0>;
L_0x1bb5910 .functor OR 1, L_0x1bb5850, v0x1baaab0_0, C4<0>, C4<0>;
L_0x1bb5d40 .functor NOT 1, v0x1baabf0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb5fc0 .functor OR 1, L_0x1bb5910, L_0x1bb5d40, C4<0>, C4<0>;
L_0x1bb6240 .functor AND 1, L_0x1bb52a0, L_0x1bb5fc0, C4<1>, C4<1>;
L_0x1bb6350 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb6540 .functor OR 1, v0x1baa970_0, L_0x1bb6350, C4<0>, C4<0>;
L_0x1bb6810 .functor NOT 1, v0x1baaab0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb6a10 .functor OR 1, L_0x1bb6540, L_0x1bb6810, C4<0>, C4<0>;
L_0x1bb6b20 .functor OR 1, L_0x1bb6a10, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb6d80 .functor AND 1, L_0x1bb6240, L_0x1bb6b20, C4<1>, C4<1>;
L_0x1bb6e90 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb70b0 .functor OR 1, L_0x1bb6e90, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb7170 .functor OR 1, L_0x1bb70b0, v0x1baaab0_0, C4<0>, C4<0>;
L_0x1bb73f0 .functor OR 1, L_0x1bb7170, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb74b0 .functor AND 1, L_0x1bb6d80, L_0x1bb73f0, C4<1>, C4<1>;
L_0x1bb7790 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb7800 .functor OR 1, L_0x1bb7790, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb7aa0 .functor OR 1, L_0x1bb7800, v0x1baaab0_0, C4<0>, C4<0>;
L_0x1bb7b60 .functor NOT 1, v0x1baabf0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb7dc0 .functor OR 1, L_0x1bb7aa0, L_0x1bb7b60, C4<0>, C4<0>;
L_0x1bb7ed0 .functor AND 1, L_0x1bb74b0, L_0x1bb7dc0, C4<1>, C4<1>;
L_0x1bb81e0 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8250 .functor OR 1, L_0x1bb81e0, v0x1baaa10_0, C4<0>, C4<0>;
L_0x1bb8520 .functor NOT 1, v0x1baaab0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8590 .functor OR 1, L_0x1bb8250, L_0x1bb8520, C4<0>, C4<0>;
L_0x1bb88c0 .functor OR 1, L_0x1bb8590, v0x1baabf0_0, C4<0>, C4<0>;
L_0x1bb8980 .functor AND 1, L_0x1bb7ed0, L_0x1bb88c0, C4<1>, C4<1>;
L_0x1bb8cc0 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8d30 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb8fe0 .functor OR 1, L_0x1bb8cc0, L_0x1bb8d30, C4<0>, C4<0>;
L_0x1bb90f0 .functor OR 1, L_0x1bb8fe0, v0x1baaab0_0, C4<0>, C4<0>;
L_0x1bb9400 .functor NOT 1, v0x1baabf0_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9470 .functor OR 1, L_0x1bb90f0, L_0x1bb9400, C4<0>, C4<0>;
L_0x1bb97e0 .functor AND 1, L_0x1bb8980, L_0x1bb9470, C4<1>, C4<1>;
L_0x1bb98f0 .functor NOT 1, v0x1baa970_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9bd0 .functor NOT 1, v0x1baaa10_0, C4<0>, C4<0>, C4<0>;
L_0x1bb9c40 .functor OR 1, L_0x1bb98f0, L_0x1bb9bd0, C4<0>, C4<0>;
L_0x1bb9fd0 .functor NOT 1, v0x1baaab0_0, C4<0>, C4<0>, C4<0>;
L_0x1bba040 .functor OR 1, L_0x1bb9c40, L_0x1bb9fd0, C4<0>, C4<0>;
L_0x1bba3e0 .functor NOT 1, v0x1baabf0_0, C4<0>, C4<0>, C4<0>;
L_0x1bba450 .functor OR 1, L_0x1bba040, L_0x1bba3e0, C4<0>, C4<0>;
L_0x1bba800 .functor AND 1, L_0x1bb97e0, L_0x1bba450, C4<1>, C4<1>;
v0x1bab300_0 .net *"_ivl_0", 0 0, L_0x1bb2a00;  1 drivers
v0x1bab3e0_0 .net *"_ivl_10", 0 0, L_0x1bb30c0;  1 drivers
v0x1bab4c0_0 .net *"_ivl_100", 0 0, L_0x1bb6d80;  1 drivers
v0x1bab5b0_0 .net *"_ivl_102", 0 0, L_0x1bb6e90;  1 drivers
v0x1bab690_0 .net *"_ivl_104", 0 0, L_0x1bb70b0;  1 drivers
v0x1bab7c0_0 .net *"_ivl_106", 0 0, L_0x1bb7170;  1 drivers
v0x1bab8a0_0 .net *"_ivl_108", 0 0, L_0x1bb73f0;  1 drivers
v0x1bab980_0 .net *"_ivl_110", 0 0, L_0x1bb74b0;  1 drivers
v0x1baba60_0 .net *"_ivl_112", 0 0, L_0x1bb7790;  1 drivers
v0x1babbd0_0 .net *"_ivl_114", 0 0, L_0x1bb7800;  1 drivers
v0x1babcb0_0 .net *"_ivl_116", 0 0, L_0x1bb7aa0;  1 drivers
v0x1babd90_0 .net *"_ivl_118", 0 0, L_0x1bb7b60;  1 drivers
v0x1babe70_0 .net *"_ivl_12", 0 0, L_0x1bb3210;  1 drivers
v0x1babf50_0 .net *"_ivl_120", 0 0, L_0x1bb7dc0;  1 drivers
v0x1bac030_0 .net *"_ivl_122", 0 0, L_0x1bb7ed0;  1 drivers
v0x1bac110_0 .net *"_ivl_124", 0 0, L_0x1bb81e0;  1 drivers
v0x1bac1f0_0 .net *"_ivl_126", 0 0, L_0x1bb8250;  1 drivers
v0x1bac3e0_0 .net *"_ivl_128", 0 0, L_0x1bb8520;  1 drivers
v0x1bac4c0_0 .net *"_ivl_130", 0 0, L_0x1bb8590;  1 drivers
v0x1bac5a0_0 .net *"_ivl_132", 0 0, L_0x1bb88c0;  1 drivers
v0x1bac680_0 .net *"_ivl_134", 0 0, L_0x1bb8980;  1 drivers
v0x1bac760_0 .net *"_ivl_136", 0 0, L_0x1bb8cc0;  1 drivers
v0x1bac840_0 .net *"_ivl_138", 0 0, L_0x1bb8d30;  1 drivers
v0x1bac920_0 .net *"_ivl_14", 0 0, L_0x1bb3390;  1 drivers
v0x1baca00_0 .net *"_ivl_140", 0 0, L_0x1bb8fe0;  1 drivers
v0x1bacae0_0 .net *"_ivl_142", 0 0, L_0x1bb90f0;  1 drivers
v0x1bacbc0_0 .net *"_ivl_144", 0 0, L_0x1bb9400;  1 drivers
v0x1bacca0_0 .net *"_ivl_146", 0 0, L_0x1bb9470;  1 drivers
v0x1bacd80_0 .net *"_ivl_148", 0 0, L_0x1bb97e0;  1 drivers
v0x1bace60_0 .net *"_ivl_150", 0 0, L_0x1bb98f0;  1 drivers
v0x1bacf40_0 .net *"_ivl_152", 0 0, L_0x1bb9bd0;  1 drivers
v0x1bad020_0 .net *"_ivl_154", 0 0, L_0x1bb9c40;  1 drivers
v0x1bad100_0 .net *"_ivl_156", 0 0, L_0x1bb9fd0;  1 drivers
v0x1bad3f0_0 .net *"_ivl_158", 0 0, L_0x1bba040;  1 drivers
v0x1bad4d0_0 .net *"_ivl_16", 0 0, L_0x1bb34a0;  1 drivers
v0x1bad5b0_0 .net *"_ivl_160", 0 0, L_0x1bba3e0;  1 drivers
v0x1bad690_0 .net *"_ivl_162", 0 0, L_0x1bba450;  1 drivers
v0x1bad770_0 .net *"_ivl_18", 0 0, L_0x1bb3560;  1 drivers
v0x1bad850_0 .net *"_ivl_2", 0 0, L_0x1bb2a90;  1 drivers
v0x1bad930_0 .net *"_ivl_20", 0 0, L_0x1bb3680;  1 drivers
v0x1bada10_0 .net *"_ivl_22", 0 0, L_0x1bb3740;  1 drivers
v0x1badaf0_0 .net *"_ivl_24", 0 0, L_0x1bb3820;  1 drivers
v0x1badbd0_0 .net *"_ivl_26", 0 0, L_0x1bb38e0;  1 drivers
v0x1badcb0_0 .net *"_ivl_30", 0 0, L_0x1bb3b10;  1 drivers
v0x1badd90_0 .net *"_ivl_32", 0 0, L_0x1bb3c10;  1 drivers
v0x1bade70_0 .net *"_ivl_34", 0 0, L_0x1bb3cd0;  1 drivers
v0x1badf50_0 .net *"_ivl_36", 0 0, L_0x1bb3e30;  1 drivers
v0x1bae030_0 .net *"_ivl_38", 0 0, L_0x1bb3ea0;  1 drivers
v0x1bae110_0 .net *"_ivl_4", 0 0, L_0x1bb2c30;  1 drivers
v0x1bae1f0_0 .net *"_ivl_40", 0 0, L_0x1bb4010;  1 drivers
v0x1bae2d0_0 .net *"_ivl_42", 0 0, L_0x1bb4080;  1 drivers
v0x1bae3b0_0 .net *"_ivl_44", 0 0, L_0x1bb4250;  1 drivers
v0x1bae490_0 .net *"_ivl_46", 0 0, L_0x1bb4360;  1 drivers
v0x1bae570_0 .net *"_ivl_48", 0 0, L_0x1bb44a0;  1 drivers
v0x1bae650_0 .net *"_ivl_50", 0 0, L_0x1bb4510;  1 drivers
v0x1bae730_0 .net *"_ivl_52", 0 0, L_0x1bb4700;  1 drivers
v0x1bae810_0 .net *"_ivl_54", 0 0, L_0x1bb47c0;  1 drivers
v0x1bae8f0_0 .net *"_ivl_56", 0 0, L_0x1bb49c0;  1 drivers
v0x1bae9d0_0 .net *"_ivl_58", 0 0, L_0x1bb4a30;  1 drivers
v0x1baeab0_0 .net *"_ivl_6", 0 0, L_0x1bb2d40;  1 drivers
v0x1baeb90_0 .net *"_ivl_60", 0 0, L_0x1bb4ba0;  1 drivers
v0x1baec70_0 .net *"_ivl_62", 0 0, L_0x1bb4cb0;  1 drivers
v0x1baed50_0 .net *"_ivl_64", 0 0, L_0x1bb4e30;  1 drivers
v0x1baee30_0 .net *"_ivl_66", 0 0, L_0x1bb4f40;  1 drivers
v0x1baef10_0 .net *"_ivl_68", 0 0, L_0x1bb5170;  1 drivers
v0x1baf400_0 .net *"_ivl_70", 0 0, L_0x1bb51e0;  1 drivers
v0x1baf4e0_0 .net *"_ivl_72", 0 0, L_0x1bb53d0;  1 drivers
v0x1baf5c0_0 .net *"_ivl_74", 0 0, L_0x1bb5490;  1 drivers
v0x1baf6a0_0 .net *"_ivl_76", 0 0, L_0x1bb52a0;  1 drivers
v0x1baf780_0 .net *"_ivl_78", 0 0, L_0x1bb5690;  1 drivers
v0x1baf860_0 .net *"_ivl_8", 0 0, L_0x1bb2f40;  1 drivers
v0x1baf940_0 .net *"_ivl_80", 0 0, L_0x1bb5850;  1 drivers
v0x1bafa20_0 .net *"_ivl_82", 0 0, L_0x1bb5910;  1 drivers
v0x1bafb00_0 .net *"_ivl_84", 0 0, L_0x1bb5d40;  1 drivers
v0x1bafbe0_0 .net *"_ivl_86", 0 0, L_0x1bb5fc0;  1 drivers
v0x1bafcc0_0 .net *"_ivl_88", 0 0, L_0x1bb6240;  1 drivers
v0x1bafda0_0 .net *"_ivl_90", 0 0, L_0x1bb6350;  1 drivers
v0x1bafe80_0 .net *"_ivl_92", 0 0, L_0x1bb6540;  1 drivers
v0x1baff60_0 .net *"_ivl_94", 0 0, L_0x1bb6810;  1 drivers
v0x1bb0040_0 .net *"_ivl_96", 0 0, L_0x1bb6a10;  1 drivers
v0x1bb0120_0 .net *"_ivl_98", 0 0, L_0x1bb6b20;  1 drivers
v0x1bb0200_0 .net "a", 0 0, v0x1baa970_0;  alias, 1 drivers
v0x1bb02a0_0 .net "b", 0 0, v0x1baaa10_0;  alias, 1 drivers
v0x1bb0390_0 .net "c", 0 0, v0x1baaab0_0;  alias, 1 drivers
v0x1bb0480_0 .net "d", 0 0, v0x1baabf0_0;  alias, 1 drivers
v0x1bb0570_0 .net "out_pos", 0 0, L_0x1bba800;  alias, 1 drivers
v0x1bb0630_0 .net "out_sop", 0 0, L_0x1bb37b0;  alias, 1 drivers
S_0x1bb07b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b57d00;
 .timescale -12 -12;
E_0x1b3d9f0 .event anyedge, v0x1bb15a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bb15a0_0;
    %nor/r;
    %assign/vec4 v0x1bb15a0_0, 0;
    %wait E_0x1b3d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ba9e40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1baace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1baad80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ba9e40;
T_4 ;
    %wait E_0x1b564e0;
    %load/vec4 v0x1baae20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1baace0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ba9e40;
T_5 ;
    %wait E_0x1b56380;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %wait E_0x1b56380;
    %load/vec4 v0x1baace0_0;
    %store/vec4 v0x1baad80_0, 0, 1;
    %fork t_1, S_0x1baa170;
    %jmp t_0;
    .scope S_0x1baa170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1baa3b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1baa3b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b56380;
    %load/vec4 v0x1baa3b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1baa3b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1baa3b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ba9e40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b564e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1baabf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1baaa10_0, 0;
    %assign/vec4 v0x1baa970_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1baace0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1baad80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b57d00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bb15a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b57d00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bb1140_0;
    %inv;
    %store/vec4 v0x1bb1140_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b57d00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1baab50_0, v0x1bb1710_0, v0x1bb0f60_0, v0x1bb1000_0, v0x1bb10a0_0, v0x1bb11e0_0, v0x1bb1460_0, v0x1bb13c0_0, v0x1bb1320_0, v0x1bb1280_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b57d00;
T_9 ;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b57d00;
T_10 ;
    %wait E_0x1b564e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb1500_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb1500_0, 4, 32;
    %load/vec4 v0x1bb1640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb1500_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bb1500_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb1500_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1bb1460_0;
    %load/vec4 v0x1bb1460_0;
    %load/vec4 v0x1bb13c0_0;
    %xor;
    %load/vec4 v0x1bb1460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb1500_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb1500_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1bb1320_0;
    %load/vec4 v0x1bb1320_0;
    %load/vec4 v0x1bb1280_0;
    %xor;
    %load/vec4 v0x1bb1320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb1500_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1bb1500_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bb1500_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth5/human/ece241_2013_q2/iter5/response0/top_module.sv";
