// coreBuilder: This is an automated C header file. DO NOT EDIT.
#ifndef __DWC_CINIT_DUMP_MMAP__H__
#define __DWC_CINIT_DUMP_MMAP__H__
  dwc_cinit_print(" [dwc_cinit_dump_mmap] values printed in decimal.\n "); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.ddr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.ddr4 ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.lpddr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.lpddr4 ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.ddr5 ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.lpddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.lpddr5 ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.burst_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.burst_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.burstchop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.burstchop ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.en_2t_timing_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.en_2t_timing_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.data_bus_width =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.data_bus_width ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.dll_off_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.dll_off_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.burst_rdwr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.burst_rdwr ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.active_logical_ranks =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.active_logical_ranks ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.active_ranks =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.active_ranks ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR0.device_config =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR0_reg.device_config ); 
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_DDRC_CH0.MSTR1.rank_tmgreg_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR1_reg.rank_tmgreg_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR1.rfc_tmgreg_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR1_reg.rfc_tmgreg_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.MSTR1.alt_addrmap_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR1_reg.alt_addrmap_en ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_FREQUENCY_NUM_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.MSTR2.target_frequency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR2_reg.target_frequency ); 
#endif //UMCTL2_FREQUENCY_NUM_GT_1
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.MSTR3.geardown_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR3_reg.geardown_mode ); 
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH0.MSTR4.wck_on =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MSTR4_reg.wck_on ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.mr_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.mpr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mpr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.pda_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.pda_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.sw_init_int =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.sw_init_int ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.mr_rank =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_rank ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.mr_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_addr ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.mr_cid =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_cid ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.mrr_done_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mrr_done_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.pba_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.pba_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL0.mr_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL0_reg.mr_wr ); 
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL1.mr_data =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL1_reg.mr_data ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL2.mr_device_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL2_reg.mr_device_sel ); 
#endif //DDRCTL_DDR
#ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
 dwc_cinit_print("REGB_DDRC_CH0.MRCTRL3.mr_rank_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_MRCTRL3_reg.mr_rank_sel ); 
#endif //MEMC_NUM_RANKS_1_OR_2_OR_4
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL0.derate_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.derate_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL0.lpddr4_refresh_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.lpddr4_refresh_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL0.derate_mr4_pause_fc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.derate_mr4_pause_fc ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL0.dis_trefi_x6x8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL0_reg.dis_trefi_x6x8 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL1.active_derate_byte_rank0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL1_reg.active_derate_byte_rank0 ); 
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL2.active_derate_byte_rank1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL2_reg.active_derate_byte_rank1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL3.active_derate_byte_rank2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL3_reg.active_derate_byte_rank2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL4.active_derate_byte_rank3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL4_reg.active_derate_byte_rank3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL5.derate_temp_limit_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL5_reg.derate_temp_limit_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL5.derate_temp_limit_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL5_reg.derate_temp_limit_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL5.derate_temp_limit_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL5_reg.derate_temp_limit_intr_force ); 
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL6.derate_mr4_tuf_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL6_reg.derate_mr4_tuf_dis ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL6.derate_low_temp_limit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL6_reg.derate_low_temp_limit ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATECTL6.derate_high_temp_limit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATECTL6_reg.derate_high_temp_limit ); 
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH0.DERATEDBGCTL.dbg_mr4_grp_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATEDBGCTL_reg.dbg_mr4_grp_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.DERATEDBGCTL.dbg_mr4_rank_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DERATEDBGCTL_reg.dbg_mr4_rank_sel ); 
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.selfref_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.selfref_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.powerdown_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.powerdown_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.actv_pd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.actv_pd_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.en_dfi_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.en_dfi_dram_clk_disable ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.mpsm_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.mpsm_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.selfref_sw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.selfref_sw ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.stay_in_selfref =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.stay_in_selfref ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.dis_cam_drain_selfref =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.dis_cam_drain_selfref ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.lpddr4_sr_allowed =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.lpddr4_sr_allowed ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.dsm_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.dsm_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.srpd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.srpd_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.mpsm_pd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.mpsm_pd_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PWRCTL.mpsm_deep_pd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PWRCTL_reg.mpsm_deep_pd_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWLPCTL.hw_lp_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWLPCTL_reg.hw_lp_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWLPCTL.hw_lp_exit_idle_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWLPCTL_reg.hw_lp_exit_idle_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.RFSHMOD0.refresh_burst =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD0_reg.refresh_burst ); 
 dwc_cinit_print("REGB_DDRC_CH0.RFSHMOD0.per_bank_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD0_reg.per_bank_refresh ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.RFSHMOD1.same_bank_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD1_reg.same_bank_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.RFSHMOD1.tcr_refab_thr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD1_reg.tcr_refab_thr ); 
 dwc_cinit_print("REGB_DDRC_CH0.RFSHMOD1.fgr_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHMOD1_reg.fgr_mode ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.RFSHCTL0.dis_auto_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHCTL0_reg.dis_auto_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.RFSHCTL0.refresh_update_level =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHCTL0_reg.refresh_update_level ); 
 dwc_cinit_print("REGB_DDRC_CH0.RFSHCTL0.rank_dis_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RFSHCTL0_reg.rank_dis_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.ZQCTL0.dis_mpsmx_zqcl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL0_reg.dis_mpsmx_zqcl ); 
 dwc_cinit_print("REGB_DDRC_CH0.ZQCTL0.zq_resistor_shared =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL0_reg.zq_resistor_shared ); 
 dwc_cinit_print("REGB_DDRC_CH0.ZQCTL0.dis_auto_zq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL0_reg.dis_auto_zq ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH0.ZQCTL1.zq_reset =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL1_reg.zq_reset ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH0.ZQCTL2.dis_srx_zqcl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ZQCTL2_reg.dis_srx_zqcl ); 
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_DDRC_CH0.DQSOSCRUNTIME.dqsosc_runtime =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQSOSCRUNTIME_reg.dqsosc_runtime ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQSOSCRUNTIME.wck2dqo_runtime =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQSOSCRUNTIME_reg.wck2dqo_runtime ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_DDRC_CH0.DQSOSCCFG0.dis_dqsosc_srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQSOSCCFG0_reg.dis_dqsosc_srx ); 
#endif //LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.dis_opt_wrecc_collision_flush =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.dis_opt_wrecc_collision_flush ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.prefer_write =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.prefer_write ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.pageclose =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.pageclose ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.rdwr_switch_policy_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.rdwr_switch_policy_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.opt_wrcam_fill_level =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.opt_wrcam_fill_level ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.dis_opt_ntt_by_act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.dis_opt_ntt_by_act ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.dis_opt_ntt_by_pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.dis_opt_ntt_by_pre ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.autopre_rmw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.autopre_rmw ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.lpr_num_entries =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.lpr_num_entries ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.lpddr4_opt_act_timing =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.lpddr4_opt_act_timing ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED0.opt_vprw_sch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED0_reg.opt_vprw_sch ); 
#ifdef MEMC_ENH_CAM_PTR
 dwc_cinit_print("REGB_DDRC_CH0.SCHED1.delay_switch_write =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.delay_switch_write ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED1.visible_window_limit_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.visible_window_limit_wr ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED1.visible_window_limit_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.visible_window_limit_rd ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED1.page_hit_limit_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.page_hit_limit_wr ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED1.page_hit_limit_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED1_reg.page_hit_limit_rd ); 
#endif //MEMC_ENH_CAM_PTR
#ifdef UMCTL2_DYN_BSM
 dwc_cinit_print("REGB_DDRC_CH0.SCHED2.dyn_bsm_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED2_reg.dyn_bsm_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED2.dealloc_bsm_thr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED2_reg.dealloc_bsm_thr ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED2.dealloc_num_bsm_m1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED2_reg.dealloc_num_bsm_m1 ); 
#endif //UMCTL2_DYN_BSM
#ifdef MEMC_ENH_RDWR_SWITCH
 dwc_cinit_print("REGB_DDRC_CH0.SCHED3.wrcam_lowthresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.wrcam_lowthresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED3.wrcam_highthresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.wrcam_highthresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED3.wr_pghit_num_thresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.wr_pghit_num_thresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED3.rd_pghit_num_thresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED3_reg.rd_pghit_num_thresh ); 
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_ENH_RDWR_SWITCH
 dwc_cinit_print("REGB_DDRC_CH0.SCHED4.rd_act_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.rd_act_idle_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED4.wr_act_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.wr_act_idle_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED4.rd_page_exp_cycles =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.rd_page_exp_cycles ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED4.wr_page_exp_cycles =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED4_reg.wr_page_exp_cycles ); 
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_INLINE_ECC
 dwc_cinit_print("REGB_DDRC_CH0.SCHED5.wrecc_cam_lowthresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.wrecc_cam_lowthresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED5.wrecc_cam_highthresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.wrecc_cam_highthresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED5.dis_opt_loaded_wrecc_cam_fill_level =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.dis_opt_loaded_wrecc_cam_fill_level ); 
 dwc_cinit_print("REGB_DDRC_CH0.SCHED5.dis_opt_valid_wrecc_cam_fill_level =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SCHED5_reg.dis_opt_valid_wrecc_cam_fill_level ); 
#endif //MEMC_INLINE_ECC
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_DDRC_CH0.HWFFCCTL.hwffc_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.hwffc_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWFFCCTL.init_fsp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.init_fsp ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWFFCCTL.init_vrcg =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.init_vrcg ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWFFCCTL.target_vrcg =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.target_vrcg ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWFFCCTL.cke_power_down_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.cke_power_down_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWFFCCTL.power_saving_ctrl_word =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.power_saving_ctrl_word ); 
 dwc_cinit_print("REGB_DDRC_CH0.HWFFCCTL.ctrl_word_num =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_HWFFCCTL_reg.ctrl_word_num ); 
#endif //UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP0.dq_nibble_map_0_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_0_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP0.dq_nibble_map_4_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_4_7 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP0.dq_nibble_map_8_11 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_8_11 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP0.dq_nibble_map_12_15 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP0_reg.dq_nibble_map_12_15 ); 
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_23
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP1.dq_nibble_map_16_19 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_16_19 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP1.dq_nibble_map_20_23 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_20_23 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP1.dq_nibble_map_24_27 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_24_27 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP1.dq_nibble_map_28_31 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP1_reg.dq_nibble_map_28_31 ); 
#endif //MEMC_DRAM_DATA_WIDTH_GT_23
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_39
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP2.dq_nibble_map_32_35 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_32_35 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP2.dq_nibble_map_36_39 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_36_39 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP2.dq_nibble_map_40_43 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_40_43 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP2.dq_nibble_map_44_47 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP2_reg.dq_nibble_map_44_47 ); 
#endif //MEMC_DRAM_DATA_WIDTH_GT_39
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_55
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP3.dq_nibble_map_48_51 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_48_51 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP3.dq_nibble_map_52_55 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_52_55 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP3.dq_nibble_map_56_59 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_56_59 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP3.dq_nibble_map_60_63 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP3_reg.dq_nibble_map_60_63 ); 
#endif //MEMC_DRAM_DATA_WIDTH_GT_55
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP4.dq_nibble_map_cb_0_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_0_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP4.dq_nibble_map_cb_4_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_4_7 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP4.dq_nibble_map_cb_8_11 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_8_11 ); 
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP4.dq_nibble_map_cb_12_15 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP4_reg.dq_nibble_map_cb_12_15 ); 
#endif //MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
 dwc_cinit_print("REGB_DDRC_CH0.DQMAP5.dis_dq_rank_swap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DQMAP5_reg.dis_dq_rank_swap ); 
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.DFILPCFG0.dfi_lp_en_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_pd ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFILPCFG0.dfi_lp_en_sr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_sr ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFILPCFG0.dfi_lp_en_dsm =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_dsm ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFILPCFG0.dfi_lp_en_mpsm =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_mpsm ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFILPCFG0.dfi_lp_en_data =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_en_data ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFILPCFG0.dfi_lp_data_req_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_data_req_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFILPCFG0.dfi_lp_extra_gap_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFILPCFG0_reg.dfi_lp_extra_gap_wr ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD0.dfi_phyupd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.dfi_phyupd_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD0.ctrlupd_pre_srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.ctrlupd_pre_srx ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD0.dis_auto_ctrlupd_srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.dis_auto_ctrlupd_srx ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD0.dis_auto_ctrlupd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD0_reg.dis_auto_ctrlupd ); 
#ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD1.dfi_phyupd_type0_wait_idle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type0_wait_idle ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD1.dfi_phyupd_type1_wait_idle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type1_wait_idle ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD1.dfi_phyupd_type2_wait_idle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type2_wait_idle ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIUPD1.dfi_phyupd_type3_wait_idle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIUPD1_reg.dfi_phyupd_type3_wait_idle ); 
#endif //UMCTL2_DFI_PHYUPD_WAIT_IDLE
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.dfi_init_complete_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_init_complete_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.phy_dbi_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.phy_dbi_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.dfi_data_cs_polarity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_data_cs_polarity ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.share_dfi_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.share_dfi_dram_clk_disable ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.dfi_init_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_init_start ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.dis_dyn_adr_tri =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dis_dyn_adr_tri ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.lp_optimized_write =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.lp_optimized_write ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.dfi_frequency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_frequency ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIMISC.dfi_channel_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIMISC_reg.dfi_channel_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFIPHYMSTR.dfi_phymstr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFIPHYMSTR_reg.dfi_phymstr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFI0MSGCTL0.dfi0_ctrlmsg_data =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_data ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFI0MSGCTL0.dfi0_ctrlmsg_cmd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_cmd ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFI0MSGCTL0.dfi0_ctrlmsg_tout_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_tout_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.DFI0MSGCTL0.dfi0_ctrlmsg_req =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DFI0MSGCTL0_reg.dfi0_ctrlmsg_req ); 
#ifdef UMCTL2_INCL_ARB
#ifdef UMCTL2_A_AXI
 dwc_cinit_print("REGB_DDRC_CH0.POISONCFG.wr_poison_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.wr_poison_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.POISONCFG.wr_poison_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.wr_poison_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.POISONCFG.wr_poison_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.wr_poison_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.POISONCFG.rd_poison_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.rd_poison_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.POISONCFG.rd_poison_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.rd_poison_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.POISONCFG.rd_poison_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_POISONCFG_reg.rd_poison_intr_clr ); 
#endif //UMCTL2_A_AXI
#endif //UMCTL2_INCL_ARB
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.ecc_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.test_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.test_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.dis_scrub =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.dis_scrub ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.ecc_ap_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_ap_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.ecc_region_remap_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_remap_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.ecc_region_map =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_map ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.blk_channel_idle_time_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.blk_channel_idle_time_x32 ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.ecc_ap_err_threshold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_ap_err_threshold ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.ecc_region_map_other =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_map_other ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG0.ecc_region_map_granu =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG0_reg.ecc_region_map_granu ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG1.data_poison_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.data_poison_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG1.data_poison_bit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.data_poison_bit ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG1.poison_chip_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.poison_chip_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG1.ecc_region_parity_lock =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.ecc_region_parity_lock ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG1.ecc_region_waste_lock =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.ecc_region_waste_lock ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG1.blk_channel_active_term =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.blk_channel_active_term ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCFG1.active_blk_channel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCFG1_reg.active_blk_channel ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_corrected_err_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corrected_err_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_uncorrected_err_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorrected_err_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_corr_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corr_err_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_uncorr_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorr_err_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_ap_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_ap_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_corrected_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corrected_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_uncorrected_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorrected_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_ap_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_ap_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_corrected_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_corrected_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_uncorrected_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_uncorrected_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCCTL.ecc_ap_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCCTL_reg.ecc_ap_err_intr_force ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONADDR0.ecc_poison_col =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR0_reg.ecc_poison_col ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONADDR0.ecc_poison_cid =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR0_reg.ecc_poison_cid ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONADDR0.ecc_poison_rank =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR0_reg.ecc_poison_rank ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONADDR1.ecc_poison_row =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR1_reg.ecc_poison_row ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONADDR1.ecc_poison_bank =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR1_reg.ecc_poison_bank ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONADDR1.ecc_poison_bg =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONADDR1_reg.ecc_poison_bg ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ADVECCINDEX.ecc_syndrome_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ADVECCINDEX_reg.ecc_syndrome_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.ADVECCINDEX.ecc_err_symbol_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ADVECCINDEX_reg.ecc_err_symbol_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.ADVECCINDEX.ecc_poison_beats_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ADVECCINDEX_reg.ecc_poison_beats_sel ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONPAT0.ecc_poison_data_31_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT0_reg.ecc_poison_data_31_0 ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_DRAM_DATA_WIDTH_64
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONPAT1.ecc_poison_data_63_32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT1_reg.ecc_poison_data_63_32 ); 
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONPAT2.ecc_poison_data_71_64 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT2_reg.ecc_poison_data_71_64 ); 
 dwc_cinit_print("REGB_DDRC_CH0.ECCPOISONPAT2.ecc_poison_data_79_72 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ECCPOISONPAT2_reg.ecc_poison_data_79_72 ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.oc_parity_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.oc_parity_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.oc_parity_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.oc_parity_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_wdata_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_wdata_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_wdata_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_wdata_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_wdata_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_rdata_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_rdata_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_rdata_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_rdata_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_rdata_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_addr_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_addr_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_waddr_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_waddr_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_waddr_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_waddr_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_raddr_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_raddr_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_raddr_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_raddr_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_waddr_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_waddr_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG0.par_raddr_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG0_reg.par_raddr_err_intr_force ); 
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1
#ifdef UMCTL2_OCPAR_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG1.par_poison_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG1.par_poison_loc_rd_dfi =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_rd_dfi ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG1.par_poison_loc_rd_iecc_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_rd_iecc_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG1.par_poison_loc_rd_port =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_rd_port ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG1.par_poison_loc_wr_port =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_loc_wr_port ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCPARCFG1.par_poison_byte_num =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCPARCFG1_reg.par_poison_byte_num ); 
#endif //UMCTL2_OCPAR_EN_1
#ifdef DDRCTL_OCSAP_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.OCSAPCFG0.ocsap_par_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.ocsap_par_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCSAPCFG0.ocsap_poison_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.ocsap_poison_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCSAPCFG0.wdataram_addr_poison_loc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.wdataram_addr_poison_loc ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCSAPCFG0.rdataram_addr_poison_loc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.rdataram_addr_poison_loc ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCSAPCFG0.wdataram_addr_poison_ctl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.wdataram_addr_poison_ctl ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCSAPCFG0.rdataram_addr_poison_ctl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.rdataram_addr_poison_ctl ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCSAPCFG0.rdataram_addr_poison_port =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCSAPCFG0_reg.rdataram_addr_poison_port ); 
#endif //DDRCTL_OCSAP_EN_1
#ifdef UMCTL2_OCECC_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_fec_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_fec_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_uncorrected_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_uncorrected_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_wdata_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_wdata_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_uncorrected_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_uncorrected_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_uncorrected_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_uncorrected_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_corrected_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_corrected_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_rdata_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_rdata_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_corrected_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_corrected_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG0.ocecc_corrected_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG0_reg.ocecc_corrected_err_intr_force ); 
#endif //UMCTL2_OCECC_EN_1
#ifdef UMCTL2_OCECC_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_egen_mr_rd_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_egen_mr_rd_0_byte_num =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_0_byte_num ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_egen_xpi_rd_out =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_xpi_rd_out ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_port_num =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_port_num ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_egen_mr_rd_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_egen_mr_rd_1_byte_num =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_mr_rd_1_byte_num ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_egen_xpi_rd_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_egen_xpi_rd_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_ecc_corr_uncorr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_ecc_corr_uncorr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_pgen_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_pgen_rd ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_pgen_mr_wdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_pgen_mr_wdata ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCECCCFG1.ocecc_poison_pgen_mr_ecc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCECCCFG1_reg.ocecc_poison_pgen_mr_ecc ); 
#endif //UMCTL2_OCECC_EN_1
#ifdef UMCTL2_OCCAP_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_arb_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_arb_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_arb_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_arb_cmp_poison_seq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_cmp_poison_seq ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_arb_cmp_poison_parallel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_cmp_poison_parallel ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_arb_cmp_poison_err_inj =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_cmp_poison_err_inj ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG.occap_arb_raq_poison_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG_reg.occap_arb_raq_poison_en ); 
#endif //UMCTL2_OCCAP_EN_1
#ifdef UMCTL2_OCCAP_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_data_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_data_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_data_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_data_poison_seq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_poison_seq ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_data_poison_parallel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_poison_parallel ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_data_poison_err_inj =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_data_poison_err_inj ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_ctrl_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_ctrl_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_ctrl_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_ctrl_poison_seq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_seq ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_ctrl_poison_parallel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_parallel ); 
 dwc_cinit_print("REGB_DDRC_CH0.OCCAPCFG1.occap_ddrc_ctrl_poison_err_inj =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_err_inj ); 
#endif //UMCTL2_OCCAP_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.dfi_alert_err_int_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_int_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.dfi_alert_err_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.dfi_alert_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.dfi_alert_err_fatl_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_fatl_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.dfi_alert_err_max_reached_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.dfi_alert_err_max_reached_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.retry_ctrlupd_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.retry_ctrlupd_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.retry_ctrlupd_wait =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.retry_ctrlupd_wait ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.rd_crc_err_max_reached_int_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.rd_crc_err_max_reached_int_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.rd_crc_err_max_reached_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.rd_crc_err_max_reached_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL0.rd_crc_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL0_reg.rd_crc_err_cnt_clr ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.parity_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.parity_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.rd_crc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.rd_crc_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.wr_crc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.wr_crc_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.crc_inc_dm =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.crc_inc_dm ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.crc_parity_retry_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.crc_parity_retry_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.alert_wait_for_sw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.alert_wait_for_sw ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.caparity_disable_before_sr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.caparity_disable_before_sr ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.retry_add_rd_lat_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.retry_add_rd_lat_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.retry_add_rd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.retry_add_rd_lat ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL1.dfi_t_phy_rdlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL1_reg.dfi_t_phy_rdlat ); 
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL2.dfi_alert_err_max_reached_th =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL2_reg.dfi_alert_err_max_reached_th ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPARCTL2.rd_crc_err_max_reached_th =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPARCTL2_reg.rd_crc_err_max_reached_th ); 
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
 dwc_cinit_print("REGB_DDRC_CH0.CAPARPOISONCTL.capar_poison_inject_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CAPARPOISONCTL_reg.capar_poison_inject_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.CAPARPOISONCTL.capar_poison_cmdtype =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CAPARPOISONCTL_reg.capar_poison_cmdtype ); 
 dwc_cinit_print("REGB_DDRC_CH0.CAPARPOISONCTL.capar_poison_position =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CAPARPOISONCTL_reg.capar_poison_position ); 
#endif //UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.CRCPOISONCTL0.crc_poison_inject_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPOISONCTL0_reg.crc_poison_inject_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPOISONCTL0.crc_poison_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPOISONCTL0_reg.crc_poison_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.CRCPOISONCTL0.crc_poison_nibble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CRCPOISONCTL0_reg.crc_poison_nibble ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_REGPAR_EN_1
 dwc_cinit_print("REGB_DDRC_CH0.REGPARCFG.reg_par_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.REGPARCFG.reg_par_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.REGPARCFG.reg_par_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.REGPARCFG.reg_par_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.REGPARCFG.reg_par_poison_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_REGPARCFG_reg.reg_par_poison_en ); 
#endif //UMCTL2_REGPAR_EN_1
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL0.wr_link_ecc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL0_reg.wr_link_ecc_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL0.rd_link_ecc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL0_reg.rd_link_ecc_enable ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_corr_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_corr_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_corr_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_corr_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_corr_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_uncorr_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_uncorr_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_uncorr_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCCTL1.rd_link_ecc_uncorr_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_force ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCPOISONCTL0.linkecc_poison_inject_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_inject_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCPOISONCTL0.linkecc_poison_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCPOISONCTL0.linkecc_poison_rw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_rw ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCPOISONCTL0.linkecc_poison_dmi_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_dmi_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCPOISONCTL0.linkecc_poison_byte_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCPOISONCTL0_reg.linkecc_poison_byte_sel ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCINDEX.rd_link_ecc_err_byte_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCINDEX_reg.rd_link_ecc_err_byte_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.LNKECCINDEX.rd_link_ecc_err_rank_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LNKECCINDEX_reg.rd_link_ecc_err_rank_sel ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL0.init_done =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL0_reg.init_done ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL0.dbg_st_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL0_reg.dbg_st_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL0.bist_st_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL0_reg.bist_st_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.pre_sb_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.pre_sb_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.pre_ab_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.pre_ab_enable ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.pre_slot_config =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.pre_slot_config ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.wr_min_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.wr_min_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.rd_min_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.rd_min_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.prank_tmgreg_set_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.prank_tmgreg_set_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.non_dyn_sched_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.non_dyn_sched_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.selfref_wo_ref_pending =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.selfref_wo_ref_pending ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL1.dfi_alert_assertion_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL1_reg.dfi_alert_assertion_mode ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.active_prank_bitmap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.active_prank_bitmap ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.pads0_rsvd0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.pads0_rsvd0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.lrank_rd2rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_rd2rd_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.lrank_wr2wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_wr2wr_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.lrank_rd2wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_rd2wr_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.lrank_wr2rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.lrank_wr2rd_gap ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.pads0_rsvd1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.pads0_rsvd1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.t_ppd_cnt_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.t_ppd_cnt_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL2.pads0_rsvd2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL2_reg.pads0_rsvd2 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL3.bg_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.bg_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL3.bank_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.bank_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL3.lrank_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.lrank_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL3.prank_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.prank_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL3.pads1_rsvd1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL3_reg.pads1_rsvd1 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL4.ci_mrr_des1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrr_des1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL4.ci_mrr_des2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrr_des2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL4.ci_mrw_des1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrw_des1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL4.ci_mrw_des2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mrw_des2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL4.ci_mpc_des1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mpc_des1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL4.ci_mpc_des2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL4_reg.ci_mpc_des2 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL5.base_timer_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL5_reg.base_timer_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL6.base_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL6_reg.base_timer ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk0_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk0_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk1_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk1_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk2_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk2_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk3_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk3_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk4_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk4_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk5_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk5_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk6_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk6_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL7.glb_blk7_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL7_reg.glb_blk7_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk0_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk0_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk1_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk1_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk2_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk2_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk3_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk3_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk4_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk4_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk5_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk5_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk6_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk6_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk7_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk7_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk8_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk8_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk9_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk9_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk10_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk10_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk11_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk11_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk12_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk12_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk13_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk13_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk14_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk14_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk15_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk15_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk16_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk16_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk17_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk17_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk18_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk18_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk19_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk19_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk20_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk20_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk21_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk21_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk22_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk22_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk23_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk23_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk24_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk24_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk25_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk25_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk26_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk26_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk27_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk27_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk28_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk28_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk29_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk29_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk30_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk30_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL8.rank_blk31_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL8_reg.rank_blk31_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk0_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk0_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk1_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk1_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk2_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk2_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk3_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk3_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk4_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk4_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk5_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk5_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk6_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk6_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL9.glb_blk7_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL9_reg.glb_blk7_trig ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk0_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk0_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk1_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk1_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk2_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk2_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk3_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk3_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk4_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk4_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk5_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk5_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk6_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk6_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk7_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk7_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk8_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk8_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk9_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk9_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk10_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk10_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk11_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk11_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk12_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk12_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk13_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk13_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk14_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk14_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk15_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk15_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk16_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk16_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk17_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk17_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk18_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk18_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk19_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk19_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk20_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk20_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk21_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk21_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk22_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk22_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk23_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk23_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk24_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk24_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk25_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk25_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk26_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk26_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk27_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk27_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk28_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk28_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk29_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk29_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk30_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk30_trig ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL10.rank_blk31_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL10_reg.rank_blk31_trig ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL11.powerdown_entry_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL11_reg.powerdown_entry_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL11.powerdown_entry_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL11_reg.powerdown_entry_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL12.powerdown_exit_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL12_reg.powerdown_exit_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL12.powerdown_exit_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL12_reg.powerdown_exit_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL13.powerdown_entry_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL13_reg.powerdown_entry_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL13.powerdown_entry_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL13_reg.powerdown_entry_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL14.powerdown_exit_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL14_reg.powerdown_exit_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL14.powerdown_exit_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL14_reg.powerdown_exit_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL15.powerdown_entry_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL15_reg.powerdown_entry_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL15.powerdown_entry_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL15_reg.powerdown_entry_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL16.powerdown_exit_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL16_reg.powerdown_exit_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL16.powerdown_exit_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL16_reg.powerdown_exit_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL17.powerdown_entry_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL17_reg.powerdown_entry_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL17.powerdown_entry_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL17_reg.powerdown_entry_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL18.powerdown_exit_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL18_reg.powerdown_exit_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL18.powerdown_exit_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL18_reg.powerdown_exit_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL20.selfref_entry1_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL20_reg.selfref_entry1_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL20.selfref_entry1_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL20_reg.selfref_entry1_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL21.selfref_entry2_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL21_reg.selfref_entry2_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL21.selfref_entry2_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL21_reg.selfref_entry2_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL22.selfref_exit1_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL22_reg.selfref_exit1_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL22.selfref_exit1_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL22_reg.selfref_exit1_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL23.selfref_exit2_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL23_reg.selfref_exit2_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL23.selfref_exit2_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL23_reg.selfref_exit2_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL24.selfref_entry1_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL24_reg.selfref_entry1_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL24.selfref_entry1_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL24_reg.selfref_entry1_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL25.selfref_entry2_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL25_reg.selfref_entry2_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL25.selfref_entry2_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL25_reg.selfref_entry2_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL26.selfref_exit1_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL26_reg.selfref_exit1_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL26.selfref_exit1_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL26_reg.selfref_exit1_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL27.selfref_exit2_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL27_reg.selfref_exit2_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL27.selfref_exit2_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL27_reg.selfref_exit2_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL28.selfref_entry1_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL28_reg.selfref_entry1_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL28.selfref_entry1_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL28_reg.selfref_entry1_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL29.selfref_entry2_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL29_reg.selfref_entry2_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL29.selfref_entry2_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL29_reg.selfref_entry2_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL30.selfref_exit1_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL30_reg.selfref_exit1_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL30.selfref_exit1_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL30_reg.selfref_exit1_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL31.selfref_exit2_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL31_reg.selfref_exit2_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL31.selfref_exit2_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL31_reg.selfref_exit2_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL32.selfref_entry1_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL32_reg.selfref_entry1_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL32.selfref_entry1_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL32_reg.selfref_entry1_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL33.selfref_entry2_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL33_reg.selfref_entry2_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL33.selfref_entry2_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL33_reg.selfref_entry2_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL34.selfref_exit1_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL34_reg.selfref_exit1_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL34.selfref_exit1_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL34_reg.selfref_exit1_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL35.selfref_exit2_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL35_reg.selfref_exit2_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL35.selfref_exit2_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL35_reg.selfref_exit2_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL36.powerdown_idle_ctrl_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.powerdown_idle_ctrl_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL36.powerdown_idle_ctrl_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.powerdown_idle_ctrl_1 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL36.selfref_idle_ctrl_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.selfref_idle_ctrl_0 ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL36.selfref_idle_ctrl_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL36_reg.selfref_idle_ctrl_1 ); 
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL37.dch_sync_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.dch_sync_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL37.dch_stagger_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.dch_stagger_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL37.t_dch_stagger_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.t_dch_stagger_delay ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL37.t_selfref_exit_stagger =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL37_reg.t_selfref_exit_stagger ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_BWL_EN
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL38.bwl_win_len =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_win_len ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL38.bwl_en_len =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_en_len ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL38.bwl_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_ctrl ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASCTL38.bwl_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASCTL38_reg.bwl_en ); 
#endif //DDRCTL_DDR_BWL_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.CMDCFG.cmd_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.cmd_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCFG.multi_cyc_cs_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.multi_cyc_cs_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCFG.cmd_timer_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.cmd_timer_x32 ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCFG.mrr_grp_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.mrr_grp_sel ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCFG.dram_dq_width =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.dram_dq_width ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCFG.ctrlupd_retry_thr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCFG_reg.ctrlupd_retry_thr ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.CMDCTL.cmd_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_ctrl ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCTL.cmd_code =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_code ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCTL.cmd_seq_last =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_seq_last ); 
 dwc_cinit_print("REGB_DDRC_CH0.CMDCTL.cmd_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDCTL_reg.cmd_start ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.CMDEXTCTL.cmd_ext_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CMDEXTCTL_reg.cmd_ext_ctrl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.swcmd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.swcmd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.swcmd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.swcmd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.swcmd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.swcmd_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.ducmd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ducmd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.ducmd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ducmd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.ducmd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ducmd_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.lccmd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.lccmd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.lccmd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.lccmd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.lccmd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.lccmd_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.ctrlupd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ctrlupd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.ctrlupd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ctrlupd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH0.PASINTCTL.ctrlupd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_PASINTCTL_reg.ctrlupd_err_intr_force ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.DU_CFGBUF_CTRL.du_cfgbuf_wdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_wdata ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CFGBUF_CTRL.du_cfgbuf_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_addr ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CFGBUF_CTRL.du_cfgbuf_select =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_select ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CFGBUF_CTRL.du_cfgbuf_op_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_op_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CFGBUF_CTRL.du_cfgbuf_rw_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CFGBUF_CTRL.du_cfgbuf_rw_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_start ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.DU_CMDBUF_CTRL.du_cmdbuf_wdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_wdata ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CMDBUF_CTRL.du_cmdbuf_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_addr ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CMDBUF_CTRL.du_cmdbuf_select =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_select ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CMDBUF_CTRL.du_cmdbuf_op_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_op_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CMDBUF_CTRL.du_cmdbuf_rw_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.DU_CMDBUF_CTRL.du_cmdbuf_rw_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_start ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.LP_CMDBUF_CTRL.lp_cmdbuf_wdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_wdata ); 
 dwc_cinit_print("REGB_DDRC_CH0.LP_CMDBUF_CTRL.lp_cmdbuf_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_addr ); 
 dwc_cinit_print("REGB_DDRC_CH0.LP_CMDBUF_CTRL.lp_cmdbuf_op_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_op_mode ); 
 dwc_cinit_print("REGB_DDRC_CH0.LP_CMDBUF_CTRL.lp_cmdbuf_rw_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.LP_CMDBUF_CTRL.lp_cmdbuf_rw_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_start ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL0.dis_wc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_wc ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL0.dis_rd_bypass =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_rd_bypass ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL0.dis_act_bypass =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_act_bypass ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL0.dis_collision_page_opt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_collision_page_opt ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL0.dis_max_rank_rd_opt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_max_rank_rd_opt ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL0.dis_max_rank_wr_opt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL0_reg.dis_max_rank_wr_opt ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL1.dis_dq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL1_reg.dis_dq ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRL1.dis_hif =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRL1_reg.dis_hif ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank0_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank0_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank1_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank1_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank2_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank2_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank3_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank3_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank4_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank4_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank5_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank5_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank6_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank6_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank7_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank7_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank8_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank8_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank9_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank9_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank10_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank10_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank11_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank11_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank12_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank12_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank13_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank13_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank14_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank14_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.rank15_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.rank15_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.zq_calib_short =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.zq_calib_short ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.ctrlupd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.ctrlupd ); 
 dwc_cinit_print("REGB_DDRC_CH0.OPCTRLCMD.hw_ref_zq_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_OPCTRLCMD_reg.hw_ref_zq_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.SWCTL.sw_done =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SWCTL_reg.sw_done ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.dimm_stagger_cs_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_stagger_cs_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.dimm_addr_mirr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_addr_mirr_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.dimm_output_inv_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_output_inv_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.mrs_a17_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.mrs_a17_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.mrs_bg1_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.mrs_bg1_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.dimm_dis_bg_mirroring =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_dis_bg_mirroring ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.lrdimm_bcom_cmd_prot =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.lrdimm_bcom_cmd_prot ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.rcd_num =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_num ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.dimm_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_type ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.rcd_weak_drive =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_weak_drive ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.rcd_a_output_disabled =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_a_output_disabled ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.rcd_b_output_disabled =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.rcd_b_output_disabled ); 
 dwc_cinit_print("REGB_DDRC_CH0.DIMMCTL.dimm_selfref_clock_stop_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DIMMCTL_reg.dimm_selfref_clock_stop_mode ); 
#ifdef DDRCTL_PROG_CHCTL
 dwc_cinit_print("REGB_DDRC_CH0.CHCTL.dual_channel_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_CHCTL_reg.dual_channel_en ); 
#endif //DDRCTL_PROG_CHCTL
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.RANKCTL.max_rank_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_rank_rd ); 
 dwc_cinit_print("REGB_DDRC_CH0.RANKCTL.max_rank_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_rank_wr ); 
 dwc_cinit_print("REGB_DDRC_CH0.RANKCTL.max_logical_rank_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_logical_rank_rd ); 
 dwc_cinit_print("REGB_DDRC_CH0.RANKCTL.max_logical_rank_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_RANKCTL_reg.max_logical_rank_wr ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_DDRC_CH0.DBICTL.dm_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DBICTL_reg.dm_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DBICTL.wr_dbi_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DBICTL_reg.wr_dbi_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DBICTL.rd_dbi_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DBICTL_reg.rd_dbi_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank0_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank0_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank0_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank0_rd_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank1_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank1_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank1_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank1_rd_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank2_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank2_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank2_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank2_rd_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank3_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank3_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAP.rank3_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAP_reg.rank3_rd_odt ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH0.DATACTL0.rd_data_copy_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DATACTL0_reg.rd_data_copy_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DATACTL0.wr_data_copy_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DATACTL0_reg.wr_data_copy_en ); 
 dwc_cinit_print("REGB_DDRC_CH0.DATACTL0.wr_data_x_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DATACTL0_reg.wr_data_x_en ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH0.SWCTLSTATIC.sw_static_unlock =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_SWCTLSTATIC_reg.sw_static_unlock ); 
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK0.k0_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK0_reg.k0_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK0.k0_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK0_reg.k0_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK1.k1_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK1_reg.k1_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK1.k1_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK1_reg.k1_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK2.k2_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK2_reg.k2_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK2.k2_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK2_reg.k2_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK3.k3_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK3_reg.k3_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK3.k3_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK3_reg.k3_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK4.k4_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK4_reg.k4_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK4.k4_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK4_reg.k4_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK5.k5_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK5_reg.k5_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK5.k5_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK5_reg.k5_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK6.k6_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK6_reg.k6_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK6.k6_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK6_reg.k6_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK7.k7_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK7_reg.k7_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK7.k7_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK7_reg.k7_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK8.k8_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK8_reg.k8_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK8.k8_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK8_reg.k8_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK9.k9_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK9_reg.k9_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK9.k9_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK9_reg.k9_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK10.k10_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK10_reg.k10_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK10.k10_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK10_reg.k10_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK11.k11_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK11_reg.k11_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK11.k11_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK11_reg.k11_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK12.k12_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK12_reg.k12_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK12.k12_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK12_reg.k12_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK13.k13_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK13_reg.k13_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK13.k13_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK13_reg.k13_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK14.k14_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK14_reg.k14_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK14.k14_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK14_reg.k14_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK15.k15_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK15_reg.k15_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH0.ODTMAPK15.k15_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_ODTMAPK15_reg.k15_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
 dwc_cinit_print("REGB_DDRC_CH0.INITTMG0.pre_cke_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG0_reg.pre_cke_x1024 ); 
 dwc_cinit_print("REGB_DDRC_CH0.INITTMG0.post_cke_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG0_reg.post_cke_x1024 ); 
 dwc_cinit_print("REGB_DDRC_CH0.INITTMG0.skip_dram_init =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG0_reg.skip_dram_init ); 
 dwc_cinit_print("REGB_DDRC_CH0.INITTMG1.dram_rstn_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG1_reg.dram_rstn_x1024 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH0.INITTMG2.dev_zqinit_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_INITTMG2_reg.dev_zqinit_x32 ); 
#endif //DDRCTL_DDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH0.DS_DBG_CTRL0.dbg_bsm_sel_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DS_DBG_CTRL0_reg.dbg_bsm_sel_ctrl ); 
 dwc_cinit_print("REGB_DDRC_CH0.DS_DBG_CTRL0.dbg_lrsm_sel_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH0_DS_DBG_CTRL0_reg.dbg_lrsm_sel_ctrl ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.MSTR3.geardown_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MSTR3_reg.geardown_mode ); 
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH1.MSTR4.wck_on =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MSTR4_reg.wck_on ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.mr_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.mpr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mpr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.pda_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.pda_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.sw_init_int =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.sw_init_int ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.mr_rank =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_rank ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.mr_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_addr ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.mr_cid =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_cid ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.mrr_done_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mrr_done_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.pba_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.pba_mode ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL0.mr_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL0_reg.mr_wr ); 
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL1.mr_data =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL1_reg.mr_data ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL2.mr_device_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL2_reg.mr_device_sel ); 
#endif //DDRCTL_DDR
#ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
 dwc_cinit_print("REGB_DDRC_CH1.MRCTRL3.mr_rank_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_MRCTRL3_reg.mr_rank_sel ); 
#endif //MEMC_NUM_RANKS_1_OR_2_OR_4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH1.DERATECTL5.derate_temp_limit_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DERATECTL5_reg.derate_temp_limit_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.DERATECTL5.derate_temp_limit_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DERATECTL5_reg.derate_temp_limit_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.DERATECTL5.derate_temp_limit_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DERATECTL5_reg.derate_temp_limit_intr_force ); 
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH1.DERATEDBGCTL.dbg_mr4_grp_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DERATEDBGCTL_reg.dbg_mr4_grp_sel ); 
 dwc_cinit_print("REGB_DDRC_CH1.DERATEDBGCTL.dbg_mr4_rank_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DERATEDBGCTL_reg.dbg_mr4_rank_sel ); 
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.selfref_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.selfref_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.powerdown_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.powerdown_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.actv_pd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.actv_pd_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.en_dfi_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.en_dfi_dram_clk_disable ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.mpsm_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.mpsm_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.selfref_sw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.selfref_sw ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.stay_in_selfref =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.stay_in_selfref ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.dis_cam_drain_selfref =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.dis_cam_drain_selfref ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.lpddr4_sr_allowed =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.lpddr4_sr_allowed ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.dsm_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.dsm_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.srpd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.srpd_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.mpsm_pd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.mpsm_pd_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PWRCTL.mpsm_deep_pd_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PWRCTL_reg.mpsm_deep_pd_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.HWLPCTL.hw_lp_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_HWLPCTL_reg.hw_lp_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.HWLPCTL.hw_lp_exit_idle_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_HWLPCTL_reg.hw_lp_exit_idle_en ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH1.ZQCTL1.zq_reset =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ZQCTL1_reg.zq_reset ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_DDRC_CH1.DFI0MSGCTL0.dfi0_ctrlmsg_data =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_data ); 
 dwc_cinit_print("REGB_DDRC_CH1.DFI0MSGCTL0.dfi0_ctrlmsg_cmd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_cmd ); 
 dwc_cinit_print("REGB_DDRC_CH1.DFI0MSGCTL0.dfi0_ctrlmsg_tout_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_tout_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.DFI0MSGCTL0.dfi0_ctrlmsg_req =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DFI0MSGCTL0_reg.dfi0_ctrlmsg_req ); 
#ifdef MEMC_ECC_SUPPORT_GT_0
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_corrected_err_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corrected_err_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_uncorrected_err_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorrected_err_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_corr_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corr_err_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_uncorr_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorr_err_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_ap_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_ap_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_corrected_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corrected_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_uncorrected_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorrected_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_ap_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_ap_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_corrected_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_corrected_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_uncorrected_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_uncorrected_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.ECCCTL.ecc_ap_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ECCCTL_reg.ecc_ap_err_intr_force ); 
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.oc_parity_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.oc_parity_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.oc_parity_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.oc_parity_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_wdata_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_wdata_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_wdata_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_wdata_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_wdata_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_rdata_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_rdata_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_rdata_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_rdata_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_rdata_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_addr_slverr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_addr_slverr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_waddr_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_waddr_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_waddr_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_waddr_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_raddr_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_raddr_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_raddr_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_raddr_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_waddr_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_waddr_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCPARCFG0.par_raddr_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCPARCFG0_reg.par_raddr_err_intr_force ); 
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1
#ifdef UMCTL2_OCCAP_EN_1
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_data_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_data_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_data_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_data_poison_seq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_poison_seq ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_data_poison_parallel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_poison_parallel ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_data_poison_err_inj =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_data_poison_err_inj ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_ctrl_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_ctrl_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_ctrl_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_ctrl_poison_seq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_seq ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_ctrl_poison_parallel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_parallel ); 
 dwc_cinit_print("REGB_DDRC_CH1.OCCAPCFG1.occap_ddrc_ctrl_poison_err_inj =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OCCAPCFG1_reg.occap_ddrc_ctrl_poison_err_inj ); 
#endif //UMCTL2_OCCAP_EN_1
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.dfi_alert_err_int_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_int_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.dfi_alert_err_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.dfi_alert_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.dfi_alert_err_fatl_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_fatl_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.dfi_alert_err_max_reached_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.dfi_alert_err_max_reached_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.retry_ctrlupd_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.retry_ctrlupd_enable ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.retry_ctrlupd_wait =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.retry_ctrlupd_wait ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.rd_crc_err_max_reached_int_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.rd_crc_err_max_reached_int_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.rd_crc_err_max_reached_int_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.rd_crc_err_max_reached_int_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPARCTL0.rd_crc_err_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPARCTL0_reg.rd_crc_err_cnt_clr ); 
#ifdef DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
 dwc_cinit_print("REGB_DDRC_CH1.CAPARPOISONCTL.capar_poison_inject_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CAPARPOISONCTL_reg.capar_poison_inject_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.CAPARPOISONCTL.capar_poison_cmdtype =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CAPARPOISONCTL_reg.capar_poison_cmdtype ); 
 dwc_cinit_print("REGB_DDRC_CH1.CAPARPOISONCTL.capar_poison_position =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CAPARPOISONCTL_reg.capar_poison_position ); 
#endif //UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.CRCPOISONCTL0.crc_poison_inject_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPOISONCTL0_reg.crc_poison_inject_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPOISONCTL0.crc_poison_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPOISONCTL0_reg.crc_poison_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.CRCPOISONCTL0.crc_poison_nibble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CRCPOISONCTL0_reg.crc_poison_nibble ); 
#endif //DDRCTL_DDR
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL0.wr_link_ecc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL0_reg.wr_link_ecc_enable ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL0.rd_link_ecc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL0_reg.rd_link_ecc_enable ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_corr_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_corr_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_corr_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_corr_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_corr_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_uncorr_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_uncorr_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_uncorr_cnt_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_cnt_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCCTL1.rd_link_ecc_uncorr_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCCTL1_reg.rd_link_ecc_uncorr_intr_force ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCPOISONCTL0.linkecc_poison_inject_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_inject_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCPOISONCTL0.linkecc_poison_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCPOISONCTL0.linkecc_poison_rw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_rw ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCPOISONCTL0.linkecc_poison_dmi_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_dmi_sel ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCPOISONCTL0.linkecc_poison_byte_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCPOISONCTL0_reg.linkecc_poison_byte_sel ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCINDEX.rd_link_ecc_err_byte_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCINDEX_reg.rd_link_ecc_err_byte_sel ); 
 dwc_cinit_print("REGB_DDRC_CH1.LNKECCINDEX.rd_link_ecc_err_rank_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LNKECCINDEX_reg.rd_link_ecc_err_rank_sel ); 
#endif //MEMC_LINK_ECC
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL0.init_done =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL0_reg.init_done ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL0.dbg_st_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL0_reg.dbg_st_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL0.bist_st_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL0_reg.bist_st_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.pre_sb_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.pre_sb_enable ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.pre_ab_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.pre_ab_enable ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.pre_slot_config =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.pre_slot_config ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.wr_min_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.wr_min_gap ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.rd_min_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.rd_min_gap ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.prank_tmgreg_set_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.prank_tmgreg_set_sel ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.non_dyn_sched_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.non_dyn_sched_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.selfref_wo_ref_pending =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.selfref_wo_ref_pending ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL1.dfi_alert_assertion_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL1_reg.dfi_alert_assertion_mode ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.active_prank_bitmap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.active_prank_bitmap ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.pads0_rsvd0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.pads0_rsvd0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.lrank_rd2rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_rd2rd_gap ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.lrank_wr2wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_wr2wr_gap ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.lrank_rd2wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_rd2wr_gap ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.lrank_wr2rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.lrank_wr2rd_gap ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.pads0_rsvd1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.pads0_rsvd1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.t_ppd_cnt_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.t_ppd_cnt_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL2.pads0_rsvd2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL2_reg.pads0_rsvd2 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL3.bg_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.bg_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL3.bank_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.bank_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL3.lrank_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.lrank_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL3.prank_bit_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.prank_bit_mask ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL3.pads1_rsvd1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL3_reg.pads1_rsvd1 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL4.ci_mrr_des1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrr_des1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL4.ci_mrr_des2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrr_des2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL4.ci_mrw_des1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrw_des1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL4.ci_mrw_des2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mrw_des2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL4.ci_mpc_des1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mpc_des1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL4.ci_mpc_des2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL4_reg.ci_mpc_des2 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL5.base_timer_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL5_reg.base_timer_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL6.base_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL6_reg.base_timer ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk0_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk0_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk1_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk1_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk2_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk2_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk3_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk3_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk4_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk4_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk5_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk5_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk6_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk6_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL7.glb_blk7_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL7_reg.glb_blk7_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk0_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk0_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk1_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk1_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk2_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk2_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk3_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk3_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk4_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk4_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk5_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk5_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk6_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk6_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk7_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk7_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk8_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk8_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk9_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk9_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk10_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk10_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk11_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk11_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk12_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk12_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk13_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk13_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk14_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk14_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk15_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk15_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk16_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk16_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk17_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk17_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk18_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk18_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk19_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk19_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk20_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk20_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk21_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk21_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk22_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk22_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk23_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk23_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk24_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk24_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk25_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk25_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk26_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk26_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk27_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk27_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk28_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk28_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk29_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk29_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk30_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk30_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL8.rank_blk31_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL8_reg.rank_blk31_en ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk0_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk0_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk1_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk1_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk2_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk2_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk3_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk3_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk4_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk4_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk5_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk5_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk6_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk6_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL9.glb_blk7_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL9_reg.glb_blk7_trig ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk0_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk0_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk1_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk1_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk2_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk2_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk3_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk3_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk4_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk4_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk5_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk5_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk6_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk6_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk7_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk7_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk8_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk8_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk9_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk9_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk10_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk10_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk11_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk11_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk12_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk12_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk13_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk13_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk14_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk14_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk15_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk15_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk16_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk16_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk17_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk17_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk18_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk18_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk19_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk19_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk20_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk20_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk21_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk21_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk22_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk22_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk23_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk23_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk24_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk24_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk25_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk25_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk26_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk26_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk27_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk27_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk28_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk28_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk29_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk29_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk30_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk30_trig ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL10.rank_blk31_trig =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL10_reg.rank_blk31_trig ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL11.powerdown_entry_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL11_reg.powerdown_entry_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL11.powerdown_entry_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL11_reg.powerdown_entry_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL12.powerdown_exit_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL12_reg.powerdown_exit_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL12.powerdown_exit_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL12_reg.powerdown_exit_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL13.powerdown_entry_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL13_reg.powerdown_entry_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL13.powerdown_entry_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL13_reg.powerdown_entry_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL14.powerdown_exit_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL14_reg.powerdown_exit_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL14.powerdown_exit_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL14_reg.powerdown_exit_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL15.powerdown_entry_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL15_reg.powerdown_entry_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL15.powerdown_entry_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL15_reg.powerdown_entry_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL16.powerdown_exit_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL16_reg.powerdown_exit_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL16.powerdown_exit_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL16_reg.powerdown_exit_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL17.powerdown_entry_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL17_reg.powerdown_entry_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL17.powerdown_entry_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL17_reg.powerdown_entry_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL18.powerdown_exit_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL18_reg.powerdown_exit_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL18.powerdown_exit_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL18_reg.powerdown_exit_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL20.selfref_entry1_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL20_reg.selfref_entry1_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL20.selfref_entry1_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL20_reg.selfref_entry1_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL21.selfref_entry2_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL21_reg.selfref_entry2_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL21.selfref_entry2_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL21_reg.selfref_entry2_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL22.selfref_exit1_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL22_reg.selfref_exit1_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL22.selfref_exit1_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL22_reg.selfref_exit1_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL23.selfref_exit2_ba_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL23_reg.selfref_exit2_ba_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL23.selfref_exit2_size_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL23_reg.selfref_exit2_size_0 ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL24.selfref_entry1_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL24_reg.selfref_entry1_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL24.selfref_entry1_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL24_reg.selfref_entry1_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL25.selfref_entry2_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL25_reg.selfref_entry2_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL25.selfref_entry2_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL25_reg.selfref_entry2_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL26.selfref_exit1_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL26_reg.selfref_exit1_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL26.selfref_exit1_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL26_reg.selfref_exit1_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL27.selfref_exit2_ba_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL27_reg.selfref_exit2_ba_1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL27.selfref_exit2_size_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL27_reg.selfref_exit2_size_1 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL28.selfref_entry1_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL28_reg.selfref_entry1_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL28.selfref_entry1_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL28_reg.selfref_entry1_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL29.selfref_entry2_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL29_reg.selfref_entry2_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL29.selfref_entry2_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL29_reg.selfref_entry2_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL30.selfref_exit1_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL30_reg.selfref_exit1_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL30.selfref_exit1_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL30_reg.selfref_exit1_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL31.selfref_exit2_ba_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL31_reg.selfref_exit2_ba_2 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL31.selfref_exit2_size_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL31_reg.selfref_exit2_size_2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL32.selfref_entry1_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL32_reg.selfref_entry1_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL32.selfref_entry1_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL32_reg.selfref_entry1_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL33.selfref_entry2_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL33_reg.selfref_entry2_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL33.selfref_entry2_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL33_reg.selfref_entry2_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL34.selfref_exit1_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL34_reg.selfref_exit1_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL34.selfref_exit1_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL34_reg.selfref_exit1_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL35.selfref_exit2_ba_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL35_reg.selfref_exit2_ba_3 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL35.selfref_exit2_size_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL35_reg.selfref_exit2_size_3 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL36.powerdown_idle_ctrl_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.powerdown_idle_ctrl_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL36.powerdown_idle_ctrl_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.powerdown_idle_ctrl_1 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL36.selfref_idle_ctrl_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.selfref_idle_ctrl_0 ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL36.selfref_idle_ctrl_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL36_reg.selfref_idle_ctrl_1 ); 
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL37.dch_sync_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.dch_sync_mode ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL37.dch_stagger_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.dch_stagger_sel ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL37.t_dch_stagger_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.t_dch_stagger_delay ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL37.t_selfref_exit_stagger =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL37_reg.t_selfref_exit_stagger ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_BWL_EN
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL38.bwl_win_len =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_win_len ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL38.bwl_en_len =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_en_len ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL38.bwl_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_ctrl ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASCTL38.bwl_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASCTL38_reg.bwl_en ); 
#endif //DDRCTL_DDR_BWL_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.CMDCFG.cmd_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.cmd_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCFG.multi_cyc_cs_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.multi_cyc_cs_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCFG.cmd_timer_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.cmd_timer_x32 ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCFG.mrr_grp_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.mrr_grp_sel ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCFG.dram_dq_width =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.dram_dq_width ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCFG.ctrlupd_retry_thr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCFG_reg.ctrlupd_retry_thr ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.CMDCTL.cmd_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_ctrl ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCTL.cmd_code =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_code ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCTL.cmd_seq_last =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_seq_last ); 
 dwc_cinit_print("REGB_DDRC_CH1.CMDCTL.cmd_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDCTL_reg.cmd_start ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.CMDEXTCTL.cmd_ext_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_CMDEXTCTL_reg.cmd_ext_ctrl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.swcmd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.swcmd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.swcmd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.swcmd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.swcmd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.swcmd_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.ducmd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ducmd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.ducmd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ducmd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.ducmd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ducmd_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.lccmd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.lccmd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.lccmd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.lccmd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.lccmd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.lccmd_err_intr_force ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.ctrlupd_err_intr_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ctrlupd_err_intr_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.ctrlupd_err_intr_clr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ctrlupd_err_intr_clr ); 
 dwc_cinit_print("REGB_DDRC_CH1.PASINTCTL.ctrlupd_err_intr_force =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_PASINTCTL_reg.ctrlupd_err_intr_force ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.DU_CFGBUF_CTRL.du_cfgbuf_wdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_wdata ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CFGBUF_CTRL.du_cfgbuf_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_addr ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CFGBUF_CTRL.du_cfgbuf_select =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_select ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CFGBUF_CTRL.du_cfgbuf_op_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_op_mode ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CFGBUF_CTRL.du_cfgbuf_rw_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CFGBUF_CTRL.du_cfgbuf_rw_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg.du_cfgbuf_rw_start ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.DU_CMDBUF_CTRL.du_cmdbuf_wdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_wdata ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CMDBUF_CTRL.du_cmdbuf_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_addr ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CMDBUF_CTRL.du_cmdbuf_select =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_select ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CMDBUF_CTRL.du_cmdbuf_op_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_op_mode ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CMDBUF_CTRL.du_cmdbuf_rw_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.DU_CMDBUF_CTRL.du_cmdbuf_rw_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg.du_cmdbuf_rw_start ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.LP_CMDBUF_CTRL.lp_cmdbuf_wdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_wdata ); 
 dwc_cinit_print("REGB_DDRC_CH1.LP_CMDBUF_CTRL.lp_cmdbuf_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_addr ); 
 dwc_cinit_print("REGB_DDRC_CH1.LP_CMDBUF_CTRL.lp_cmdbuf_op_mode =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_op_mode ); 
 dwc_cinit_print("REGB_DDRC_CH1.LP_CMDBUF_CTRL.lp_cmdbuf_rw_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_type ); 
 dwc_cinit_print("REGB_DDRC_CH1.LP_CMDBUF_CTRL.lp_cmdbuf_rw_start =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg.lp_cmdbuf_rw_start ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRL1.dis_dq =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRL1_reg.dis_dq ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRL1.dis_hif =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRL1_reg.dis_hif ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank0_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank0_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank1_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank1_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank2_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank2_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank3_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank3_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank4_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank4_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank5_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank5_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank6_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank6_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank7_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank7_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank8_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank8_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank9_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank9_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank10_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank10_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank11_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank11_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank12_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank12_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank13_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank13_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank14_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank14_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.rank15_refresh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.rank15_refresh ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.zq_calib_short =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.zq_calib_short ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.ctrlupd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.ctrlupd ); 
 dwc_cinit_print("REGB_DDRC_CH1.OPCTRLCMD.hw_ref_zq_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_OPCTRLCMD_reg.hw_ref_zq_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.DBICTL.dm_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DBICTL_reg.dm_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.DBICTL.wr_dbi_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DBICTL_reg.wr_dbi_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.DBICTL.rd_dbi_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DBICTL_reg.rd_dbi_en ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank0_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank0_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank0_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank0_rd_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank1_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank1_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank1_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank1_rd_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank2_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank2_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank2_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank2_rd_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank3_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank3_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAP.rank3_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAP_reg.rank3_rd_odt ); 
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK0.k0_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK0_reg.k0_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK0.k0_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK0_reg.k0_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK1.k1_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK1_reg.k1_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK1.k1_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK1_reg.k1_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK2.k2_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK2_reg.k2_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK2.k2_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK2_reg.k2_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK3.k3_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK3_reg.k3_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK3.k3_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK3_reg.k3_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK4.k4_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK4_reg.k4_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK4.k4_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK4_reg.k4_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK5.k5_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK5_reg.k5_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK5.k5_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK5_reg.k5_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK6.k6_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK6_reg.k6_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK6.k6_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK6_reg.k6_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK7.k7_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK7_reg.k7_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK7.k7_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK7_reg.k7_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK8.k8_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK8_reg.k8_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK8.k8_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK8_reg.k8_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK9.k9_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK9_reg.k9_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK9.k9_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK9_reg.k9_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK10.k10_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK10_reg.k10_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK10.k10_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK10_reg.k10_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK11.k11_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK11_reg.k11_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK11.k11_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK11_reg.k11_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK12.k12_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK12_reg.k12_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK12.k12_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK12_reg.k12_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK13.k13_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK13_reg.k13_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK13.k13_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK13_reg.k13_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK14.k14_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK14_reg.k14_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK14.k14_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK14_reg.k14_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK15.k15_wr_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK15_reg.k15_wr_odt ); 
 dwc_cinit_print("REGB_DDRC_CH1.ODTMAPK15.k15_rd_odt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_ODTMAPK15_reg.k15_rd_odt ); 
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
 dwc_cinit_print("REGB_DDRC_CH1.INITTMG0.pre_cke_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG0_reg.pre_cke_x1024 ); 
 dwc_cinit_print("REGB_DDRC_CH1.INITTMG0.post_cke_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG0_reg.post_cke_x1024 ); 
 dwc_cinit_print("REGB_DDRC_CH1.INITTMG0.skip_dram_init =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG0_reg.skip_dram_init ); 
 dwc_cinit_print("REGB_DDRC_CH1.INITTMG1.dram_rstn_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG1_reg.dram_rstn_x1024 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_DDRC_CH1.INITTMG2.dev_zqinit_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_INITTMG2_reg.dev_zqinit_x32 ); 
#endif //DDRCTL_DDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_DDRC_CH1.DS_DBG_CTRL0.dbg_bsm_sel_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DS_DBG_CTRL0_reg.dbg_bsm_sel_ctrl ); 
 dwc_cinit_print("REGB_DDRC_CH1.DS_DBG_CTRL0.dbg_lrsm_sel_ctrl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_DDRC_CH1_DS_DBG_CTRL0_reg.dbg_lrsm_sel_ctrl ); 
#endif //MEMC_DDR5
#ifdef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP0.addrmap_dch_bit0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP0_reg.addrmap_dch_bit0 ); 
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP1.addrmap_cs_bit0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit0 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP1.addrmap_cs_bit1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit1 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP1.addrmap_cs_bit2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit2 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP1.addrmap_cs_bit3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP1_reg.addrmap_cs_bit3 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef UMCTL2_CID_WIDTH_GT_0
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP2.addrmap_cid_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP2_reg.addrmap_cid_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP2.addrmap_cid_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP2_reg.addrmap_cid_b1 ); 
#endif //UMCTL2_CID_WIDTH_GT_0
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP3.addrmap_bank_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP3_reg.addrmap_bank_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP3.addrmap_bank_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP3_reg.addrmap_bank_b1 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP3.addrmap_bank_b2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP3_reg.addrmap_bank_b2 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP4.addrmap_bg_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP4_reg.addrmap_bg_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP4.addrmap_bg_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP4_reg.addrmap_bg_b1 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP4.addrmap_bg_b2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP4_reg.addrmap_bg_b2 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP5.addrmap_col_b7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b7 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP5.addrmap_col_b8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b8 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP5.addrmap_col_b9 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b9 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP5.addrmap_col_b10 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP5_reg.addrmap_col_b10 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP6.addrmap_col_b3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b3 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP6.addrmap_col_b4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b4 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP6.addrmap_col_b5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b5 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP6.addrmap_col_b6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP6_reg.addrmap_col_b6 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP7.addrmap_row_b14 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b14 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP7.addrmap_row_b15 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b15 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP7.addrmap_row_b16 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b16 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP7.addrmap_row_b17 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP7_reg.addrmap_row_b17 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP8.addrmap_row_b10 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b10 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP8.addrmap_row_b11 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b11 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP8.addrmap_row_b12 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b12 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP8.addrmap_row_b13 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP8_reg.addrmap_row_b13 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP9.addrmap_row_b6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b6 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP9.addrmap_row_b7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b7 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP9.addrmap_row_b8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b8 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP9.addrmap_row_b9 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP9_reg.addrmap_row_b9 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP10.addrmap_row_b2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b2 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP10.addrmap_row_b3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b3 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP10.addrmap_row_b4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b4 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP10.addrmap_row_b5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP10_reg.addrmap_row_b5 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP11.addrmap_row_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP11_reg.addrmap_row_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP11.addrmap_row_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP11_reg.addrmap_row_b1 ); 
 dwc_cinit_print("REGB_ADDR_MAP0.ADDRMAP12.nonbinary_device_density =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP0_ADDRMAP12_reg.nonbinary_device_density ); 
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP1.addrmap_cs_bit0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP1_reg.addrmap_cs_bit0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef UMCTL2_CID_WIDTH_GT_0
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP2.addrmap_cid_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP2_reg.addrmap_cid_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP2.addrmap_cid_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP2_reg.addrmap_cid_b1 ); 
#endif //UMCTL2_CID_WIDTH_GT_0
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP3.addrmap_bank_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP3_reg.addrmap_bank_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP3.addrmap_bank_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP3_reg.addrmap_bank_b1 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP3.addrmap_bank_b2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP3_reg.addrmap_bank_b2 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP4.addrmap_bg_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP4_reg.addrmap_bg_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP4.addrmap_bg_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP4_reg.addrmap_bg_b1 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP4.addrmap_bg_b2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP4_reg.addrmap_bg_b2 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP5.addrmap_col_b7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b7 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP5.addrmap_col_b8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b8 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP5.addrmap_col_b9 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b9 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP5.addrmap_col_b10 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP5_reg.addrmap_col_b10 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP6.addrmap_col_b3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b3 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP6.addrmap_col_b4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b4 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP6.addrmap_col_b5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b5 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP6.addrmap_col_b6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP6_reg.addrmap_col_b6 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP7.addrmap_row_b14 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b14 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP7.addrmap_row_b15 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b15 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP7.addrmap_row_b16 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b16 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP7.addrmap_row_b17 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP7_reg.addrmap_row_b17 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP8.addrmap_row_b10 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b10 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP8.addrmap_row_b11 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b11 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP8.addrmap_row_b12 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b12 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP8.addrmap_row_b13 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP8_reg.addrmap_row_b13 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP9.addrmap_row_b6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b6 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP9.addrmap_row_b7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b7 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP9.addrmap_row_b8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b8 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP9.addrmap_row_b9 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP9_reg.addrmap_row_b9 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP10.addrmap_row_b2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b2 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP10.addrmap_row_b3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b3 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP10.addrmap_row_b4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b4 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP10.addrmap_row_b5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP10_reg.addrmap_row_b5 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP11.addrmap_row_b0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP11_reg.addrmap_row_b0 ); 
 dwc_cinit_print("REGB_ADDR_MAP1.ADDRMAP11.addrmap_row_b1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ADDR_MAP1_ADDRMAP11_reg.addrmap_row_b1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCCFG.go2critical_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCCFG_reg.go2critical_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCCFG.pagematch_limit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCCFG_reg.pagematch_limit ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCCFG.dch_density_ratio =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCCFG_reg.dch_density_ratio ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_0
#ifdef UMCTL2_PORT_CH0_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_0
#ifdef UMCTL2_PORT_CH1_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_0
#ifdef UMCTL2_PORT_CH1_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_0
#ifdef UMCTL2_PORT_CH2_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_0
#ifdef UMCTL2_PORT_CH2_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_0
#ifdef UMCTL2_PORT_CH3_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_0
#ifdef UMCTL2_PORT_CH3_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_0
#ifdef UMCTL2_PORT_CH4_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_0
#ifdef UMCTL2_PORT_CH4_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_0
#ifdef UMCTL2_PORT_CH5_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_0
#ifdef UMCTL2_PORT_CH5_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_0
#ifdef UMCTL2_PORT_CH6_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_0
#ifdef UMCTL2_PORT_CH6_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_0
#ifdef UMCTL2_PORT_CH7_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_0
#ifdef UMCTL2_PORT_CH7_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_0
#ifdef UMCTL2_PORT_CH8_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_0
#ifdef UMCTL2_PORT_CH8_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_0
#ifdef UMCTL2_PORT_CH9_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_0
#ifdef UMCTL2_PORT_CH9_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_0
#ifdef UMCTL2_PORT_CH10_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_0
#ifdef UMCTL2_PORT_CH10_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_0
#ifdef UMCTL2_PORT_CH11_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_0
#ifdef UMCTL2_PORT_CH11_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_0
#ifdef UMCTL2_PORT_CH12_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_0
#ifdef UMCTL2_PORT_CH12_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_0
#ifdef UMCTL2_PORT_CH13_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_0
#ifdef UMCTL2_PORT_CH13_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_0
#ifdef UMCTL2_PORT_CH14_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_0
#ifdef UMCTL2_PORT_CH14_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_0
#ifdef UMCTL2_PORT_CH15_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_0
#ifdef UMCTL2_PORT_CH15_0
 dwc_cinit_print("REGB_ARB_PORT0.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_0
 dwc_cinit_print("REGB_ARB_PORT0.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PCFGWQOS1_reg.wqos_map_timeout2 ); 
#ifdef UMCTL2_A_SAR_0
 dwc_cinit_print("REGB_ARB_PORT0.SARBASE0.base_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE0_reg.base_addr ); 
#endif //UMCTL2_A_SAR_0
#ifdef UMCTL2_A_SAR_0
 dwc_cinit_print("REGB_ARB_PORT0.SARSIZE0.nblocks =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE0_reg.nblocks ); 
#endif //UMCTL2_A_SAR_0
#ifdef UMCTL2_A_SAR_1
 dwc_cinit_print("REGB_ARB_PORT0.SARBASE1.base_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE1_reg.base_addr ); 
#endif //UMCTL2_A_SAR_1
#ifdef UMCTL2_A_SAR_1
 dwc_cinit_print("REGB_ARB_PORT0.SARSIZE1.nblocks =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE1_reg.nblocks ); 
#endif //UMCTL2_A_SAR_1
#ifdef UMCTL2_A_SAR_2
 dwc_cinit_print("REGB_ARB_PORT0.SARBASE2.base_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE2_reg.base_addr ); 
#endif //UMCTL2_A_SAR_2
#ifdef UMCTL2_A_SAR_2
 dwc_cinit_print("REGB_ARB_PORT0.SARSIZE2.nblocks =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE2_reg.nblocks ); 
#endif //UMCTL2_A_SAR_2
#ifdef UMCTL2_A_SAR_3
 dwc_cinit_print("REGB_ARB_PORT0.SARBASE3.base_addr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARBASE3_reg.base_addr ); 
#endif //UMCTL2_A_SAR_3
#ifdef UMCTL2_A_SAR_3
 dwc_cinit_print("REGB_ARB_PORT0.SARSIZE3.nblocks =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SARSIZE3_reg.nblocks ); 
#endif //UMCTL2_A_SAR_3
#ifdef UMCTL2_SBR_EN_1
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.scrub_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_en ); 
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.scrub_during_lowpower =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_during_lowpower ); 
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.scrub_en_dch1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_en_dch1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.scrub_burst_length_normal =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_burst_length_normal ); 
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.scrub_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_interval ); 
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.scrub_cmd_type =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_cmd_type ); 
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.gen_rmw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.gen_rmw ); 
 dwc_cinit_print("REGB_ARB_PORT0.SBRCTL.scrub_burst_length_lp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRCTL_reg.scrub_burst_length_lp ); 
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
 dwc_cinit_print("REGB_ARB_PORT0.SBRWDATA0.scrub_pattern0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRWDATA0_reg.scrub_pattern0 ); 
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DRAM_DATA_WIDTH_64
 dwc_cinit_print("REGB_ARB_PORT0.SBRWDATA1.scrub_pattern1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRWDATA1_reg.scrub_pattern1 ); 
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
 dwc_cinit_print("REGB_ARB_PORT0.SBRSTART0.sbr_address_start_mask_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART0_reg.sbr_address_start_mask_0 ); 
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
 dwc_cinit_print("REGB_ARB_PORT0.SBRSTART1.sbr_address_start_mask_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART1_reg.sbr_address_start_mask_1 ); 
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
 dwc_cinit_print("REGB_ARB_PORT0.SBRRANGE0.sbr_address_range_mask_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE0_reg.sbr_address_range_mask_0 ); 
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
 dwc_cinit_print("REGB_ARB_PORT0.SBRRANGE1.sbr_address_range_mask_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE1_reg.sbr_address_range_mask_1 ); 
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
 dwc_cinit_print("REGB_ARB_PORT0.SBRSTART0DCH1.sbr_address_start_mask_dch1_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART0DCH1_reg.sbr_address_start_mask_dch1_0 ); 
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
 dwc_cinit_print("REGB_ARB_PORT0.SBRSTART1DCH1.sbr_address_start_mask_dch1_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRSTART1DCH1_reg.sbr_address_start_mask_dch1_1 ); 
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
 dwc_cinit_print("REGB_ARB_PORT0.SBRRANGE0DCH1.sbr_address_range_mask_dch1_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE0DCH1_reg.sbr_address_range_mask_dch1_0 ); 
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
 dwc_cinit_print("REGB_ARB_PORT0.SBRRANGE1DCH1.sbr_address_range_mask_dch1_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_SBRRANGE1DCH1_reg.sbr_address_range_mask_dch1_1 ); 
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
#ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_0 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_1 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_2 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_3 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_4 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_5 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_6 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_7 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_8 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_9 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_9 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_10 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_10 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_11 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_11 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_12 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_12 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_13 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_13 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_14 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_14 ); 
 dwc_cinit_print("REGB_ARB_PORT0.PDCH.port_data_channel_15 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT0_PDCH_reg.port_data_channel_15 ); 
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#endif //UMCTL2_DUAL_DATA_CHANNEL
 dwc_cinit_print("REGB_ARB_PORT1.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_1
#ifdef UMCTL2_PORT_CH0_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_1
#ifdef UMCTL2_PORT_CH1_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_1
#ifdef UMCTL2_PORT_CH1_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_1
#ifdef UMCTL2_PORT_CH2_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_1
#ifdef UMCTL2_PORT_CH2_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_1
#ifdef UMCTL2_PORT_CH3_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_1
#ifdef UMCTL2_PORT_CH3_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_1
#ifdef UMCTL2_PORT_CH4_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_1
#ifdef UMCTL2_PORT_CH4_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_1
#ifdef UMCTL2_PORT_CH5_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_1
#ifdef UMCTL2_PORT_CH5_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_1
#ifdef UMCTL2_PORT_CH6_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_1
#ifdef UMCTL2_PORT_CH6_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_1
#ifdef UMCTL2_PORT_CH7_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_1
#ifdef UMCTL2_PORT_CH7_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_1
#ifdef UMCTL2_PORT_CH8_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_1
#ifdef UMCTL2_PORT_CH8_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_1
#ifdef UMCTL2_PORT_CH9_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_1
#ifdef UMCTL2_PORT_CH9_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_1
#ifdef UMCTL2_PORT_CH10_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_1
#ifdef UMCTL2_PORT_CH10_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_1
#ifdef UMCTL2_PORT_CH11_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_1
#ifdef UMCTL2_PORT_CH11_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_1
#ifdef UMCTL2_PORT_CH12_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_1
#ifdef UMCTL2_PORT_CH12_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_1
#ifdef UMCTL2_PORT_CH13_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_1
#ifdef UMCTL2_PORT_CH13_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_1
#ifdef UMCTL2_PORT_CH14_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_1
#ifdef UMCTL2_PORT_CH14_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_1
#ifdef UMCTL2_PORT_CH15_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_1
#ifdef UMCTL2_PORT_CH15_1
 dwc_cinit_print("REGB_ARB_PORT1.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_1
 dwc_cinit_print("REGB_ARB_PORT1.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT1.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT1_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_2
#ifdef UMCTL2_PORT_CH0_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_2
#ifdef UMCTL2_PORT_CH1_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_2
#ifdef UMCTL2_PORT_CH1_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_2
#ifdef UMCTL2_PORT_CH2_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_2
#ifdef UMCTL2_PORT_CH2_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_2
#ifdef UMCTL2_PORT_CH3_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_2
#ifdef UMCTL2_PORT_CH3_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_2
#ifdef UMCTL2_PORT_CH4_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_2
#ifdef UMCTL2_PORT_CH4_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_2
#ifdef UMCTL2_PORT_CH5_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_2
#ifdef UMCTL2_PORT_CH5_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_2
#ifdef UMCTL2_PORT_CH6_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_2
#ifdef UMCTL2_PORT_CH6_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_2
#ifdef UMCTL2_PORT_CH7_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_2
#ifdef UMCTL2_PORT_CH7_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_2
#ifdef UMCTL2_PORT_CH8_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_2
#ifdef UMCTL2_PORT_CH8_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_2
#ifdef UMCTL2_PORT_CH9_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_2
#ifdef UMCTL2_PORT_CH9_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_2
#ifdef UMCTL2_PORT_CH10_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_2
#ifdef UMCTL2_PORT_CH10_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_2
#ifdef UMCTL2_PORT_CH11_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_2
#ifdef UMCTL2_PORT_CH11_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_2
#ifdef UMCTL2_PORT_CH12_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_2
#ifdef UMCTL2_PORT_CH12_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_2
#ifdef UMCTL2_PORT_CH13_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_2
#ifdef UMCTL2_PORT_CH13_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_2
#ifdef UMCTL2_PORT_CH14_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_2
#ifdef UMCTL2_PORT_CH14_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_2
#ifdef UMCTL2_PORT_CH15_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_2
#ifdef UMCTL2_PORT_CH15_2
 dwc_cinit_print("REGB_ARB_PORT2.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_2
 dwc_cinit_print("REGB_ARB_PORT2.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT2.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT2_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_3
#ifdef UMCTL2_PORT_CH0_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_3
#ifdef UMCTL2_PORT_CH1_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_3
#ifdef UMCTL2_PORT_CH1_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_3
#ifdef UMCTL2_PORT_CH2_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_3
#ifdef UMCTL2_PORT_CH2_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_3
#ifdef UMCTL2_PORT_CH3_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_3
#ifdef UMCTL2_PORT_CH3_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_3
#ifdef UMCTL2_PORT_CH4_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_3
#ifdef UMCTL2_PORT_CH4_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_3
#ifdef UMCTL2_PORT_CH5_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_3
#ifdef UMCTL2_PORT_CH5_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_3
#ifdef UMCTL2_PORT_CH6_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_3
#ifdef UMCTL2_PORT_CH6_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_3
#ifdef UMCTL2_PORT_CH7_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_3
#ifdef UMCTL2_PORT_CH7_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_3
#ifdef UMCTL2_PORT_CH8_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_3
#ifdef UMCTL2_PORT_CH8_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_3
#ifdef UMCTL2_PORT_CH9_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_3
#ifdef UMCTL2_PORT_CH9_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_3
#ifdef UMCTL2_PORT_CH10_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_3
#ifdef UMCTL2_PORT_CH10_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_3
#ifdef UMCTL2_PORT_CH11_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_3
#ifdef UMCTL2_PORT_CH11_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_3
#ifdef UMCTL2_PORT_CH12_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_3
#ifdef UMCTL2_PORT_CH12_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_3
#ifdef UMCTL2_PORT_CH13_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_3
#ifdef UMCTL2_PORT_CH13_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_3
#ifdef UMCTL2_PORT_CH14_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_3
#ifdef UMCTL2_PORT_CH14_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_3
#ifdef UMCTL2_PORT_CH15_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_3
#ifdef UMCTL2_PORT_CH15_3
 dwc_cinit_print("REGB_ARB_PORT3.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_3
 dwc_cinit_print("REGB_ARB_PORT3.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT3.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT3_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_4
#ifdef UMCTL2_PORT_CH0_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_4
#ifdef UMCTL2_PORT_CH1_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_4
#ifdef UMCTL2_PORT_CH1_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_4
#ifdef UMCTL2_PORT_CH2_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_4
#ifdef UMCTL2_PORT_CH2_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_4
#ifdef UMCTL2_PORT_CH3_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_4
#ifdef UMCTL2_PORT_CH3_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_4
#ifdef UMCTL2_PORT_CH4_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_4
#ifdef UMCTL2_PORT_CH4_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_4
#ifdef UMCTL2_PORT_CH5_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_4
#ifdef UMCTL2_PORT_CH5_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_4
#ifdef UMCTL2_PORT_CH6_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_4
#ifdef UMCTL2_PORT_CH6_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_4
#ifdef UMCTL2_PORT_CH7_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_4
#ifdef UMCTL2_PORT_CH7_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_4
#ifdef UMCTL2_PORT_CH8_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_4
#ifdef UMCTL2_PORT_CH8_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_4
#ifdef UMCTL2_PORT_CH9_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_4
#ifdef UMCTL2_PORT_CH9_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_4
#ifdef UMCTL2_PORT_CH10_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_4
#ifdef UMCTL2_PORT_CH10_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_4
#ifdef UMCTL2_PORT_CH11_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_4
#ifdef UMCTL2_PORT_CH11_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_4
#ifdef UMCTL2_PORT_CH12_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_4
#ifdef UMCTL2_PORT_CH12_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_4
#ifdef UMCTL2_PORT_CH13_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_4
#ifdef UMCTL2_PORT_CH13_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_4
#ifdef UMCTL2_PORT_CH14_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_4
#ifdef UMCTL2_PORT_CH14_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_4
#ifdef UMCTL2_PORT_CH15_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_4
#ifdef UMCTL2_PORT_CH15_4
 dwc_cinit_print("REGB_ARB_PORT4.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_4
 dwc_cinit_print("REGB_ARB_PORT4.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT4.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT4_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_5
#ifdef UMCTL2_PORT_CH0_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_5
#ifdef UMCTL2_PORT_CH1_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_5
#ifdef UMCTL2_PORT_CH1_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_5
#ifdef UMCTL2_PORT_CH2_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_5
#ifdef UMCTL2_PORT_CH2_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_5
#ifdef UMCTL2_PORT_CH3_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_5
#ifdef UMCTL2_PORT_CH3_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_5
#ifdef UMCTL2_PORT_CH4_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_5
#ifdef UMCTL2_PORT_CH4_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_5
#ifdef UMCTL2_PORT_CH5_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_5
#ifdef UMCTL2_PORT_CH5_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_5
#ifdef UMCTL2_PORT_CH6_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_5
#ifdef UMCTL2_PORT_CH6_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_5
#ifdef UMCTL2_PORT_CH7_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_5
#ifdef UMCTL2_PORT_CH7_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_5
#ifdef UMCTL2_PORT_CH8_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_5
#ifdef UMCTL2_PORT_CH8_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_5
#ifdef UMCTL2_PORT_CH9_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_5
#ifdef UMCTL2_PORT_CH9_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_5
#ifdef UMCTL2_PORT_CH10_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_5
#ifdef UMCTL2_PORT_CH10_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_5
#ifdef UMCTL2_PORT_CH11_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_5
#ifdef UMCTL2_PORT_CH11_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_5
#ifdef UMCTL2_PORT_CH12_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_5
#ifdef UMCTL2_PORT_CH12_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_5
#ifdef UMCTL2_PORT_CH13_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_5
#ifdef UMCTL2_PORT_CH13_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_5
#ifdef UMCTL2_PORT_CH14_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_5
#ifdef UMCTL2_PORT_CH14_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_5
#ifdef UMCTL2_PORT_CH15_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_5
#ifdef UMCTL2_PORT_CH15_5
 dwc_cinit_print("REGB_ARB_PORT5.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_5
 dwc_cinit_print("REGB_ARB_PORT5.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT5.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT5_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_6
#ifdef UMCTL2_PORT_CH0_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_6
#ifdef UMCTL2_PORT_CH1_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_6
#ifdef UMCTL2_PORT_CH1_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_6
#ifdef UMCTL2_PORT_CH2_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_6
#ifdef UMCTL2_PORT_CH2_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_6
#ifdef UMCTL2_PORT_CH3_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_6
#ifdef UMCTL2_PORT_CH3_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_6
#ifdef UMCTL2_PORT_CH4_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_6
#ifdef UMCTL2_PORT_CH4_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_6
#ifdef UMCTL2_PORT_CH5_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_6
#ifdef UMCTL2_PORT_CH5_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_6
#ifdef UMCTL2_PORT_CH6_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_6
#ifdef UMCTL2_PORT_CH6_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_6
#ifdef UMCTL2_PORT_CH7_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_6
#ifdef UMCTL2_PORT_CH7_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_6
#ifdef UMCTL2_PORT_CH8_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_6
#ifdef UMCTL2_PORT_CH8_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_6
#ifdef UMCTL2_PORT_CH9_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_6
#ifdef UMCTL2_PORT_CH9_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_6
#ifdef UMCTL2_PORT_CH10_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_6
#ifdef UMCTL2_PORT_CH10_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_6
#ifdef UMCTL2_PORT_CH11_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_6
#ifdef UMCTL2_PORT_CH11_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_6
#ifdef UMCTL2_PORT_CH12_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_6
#ifdef UMCTL2_PORT_CH12_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_6
#ifdef UMCTL2_PORT_CH13_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_6
#ifdef UMCTL2_PORT_CH13_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_6
#ifdef UMCTL2_PORT_CH14_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_6
#ifdef UMCTL2_PORT_CH14_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_6
#ifdef UMCTL2_PORT_CH15_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_6
#ifdef UMCTL2_PORT_CH15_6
 dwc_cinit_print("REGB_ARB_PORT6.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_6
 dwc_cinit_print("REGB_ARB_PORT6.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT6.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT6_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_7
#ifdef UMCTL2_PORT_CH0_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_7
#ifdef UMCTL2_PORT_CH1_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_7
#ifdef UMCTL2_PORT_CH1_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_7
#ifdef UMCTL2_PORT_CH2_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_7
#ifdef UMCTL2_PORT_CH2_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_7
#ifdef UMCTL2_PORT_CH3_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_7
#ifdef UMCTL2_PORT_CH3_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_7
#ifdef UMCTL2_PORT_CH4_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_7
#ifdef UMCTL2_PORT_CH4_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_7
#ifdef UMCTL2_PORT_CH5_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_7
#ifdef UMCTL2_PORT_CH5_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_7
#ifdef UMCTL2_PORT_CH6_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_7
#ifdef UMCTL2_PORT_CH6_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_7
#ifdef UMCTL2_PORT_CH7_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_7
#ifdef UMCTL2_PORT_CH7_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_7
#ifdef UMCTL2_PORT_CH8_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_7
#ifdef UMCTL2_PORT_CH8_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_7
#ifdef UMCTL2_PORT_CH9_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_7
#ifdef UMCTL2_PORT_CH9_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_7
#ifdef UMCTL2_PORT_CH10_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_7
#ifdef UMCTL2_PORT_CH10_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_7
#ifdef UMCTL2_PORT_CH11_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_7
#ifdef UMCTL2_PORT_CH11_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_7
#ifdef UMCTL2_PORT_CH12_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_7
#ifdef UMCTL2_PORT_CH12_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_7
#ifdef UMCTL2_PORT_CH13_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_7
#ifdef UMCTL2_PORT_CH13_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_7
#ifdef UMCTL2_PORT_CH14_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_7
#ifdef UMCTL2_PORT_CH14_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_7
#ifdef UMCTL2_PORT_CH15_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_7
#ifdef UMCTL2_PORT_CH15_7
 dwc_cinit_print("REGB_ARB_PORT7.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_7
 dwc_cinit_print("REGB_ARB_PORT7.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT7.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT7_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_8
#ifdef UMCTL2_PORT_CH0_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_8
#ifdef UMCTL2_PORT_CH1_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_8
#ifdef UMCTL2_PORT_CH1_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_8
#ifdef UMCTL2_PORT_CH2_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_8
#ifdef UMCTL2_PORT_CH2_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_8
#ifdef UMCTL2_PORT_CH3_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_8
#ifdef UMCTL2_PORT_CH3_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_8
#ifdef UMCTL2_PORT_CH4_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_8
#ifdef UMCTL2_PORT_CH4_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_8
#ifdef UMCTL2_PORT_CH5_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_8
#ifdef UMCTL2_PORT_CH5_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_8
#ifdef UMCTL2_PORT_CH6_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_8
#ifdef UMCTL2_PORT_CH6_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_8
#ifdef UMCTL2_PORT_CH7_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_8
#ifdef UMCTL2_PORT_CH7_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_8
#ifdef UMCTL2_PORT_CH8_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_8
#ifdef UMCTL2_PORT_CH8_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_8
#ifdef UMCTL2_PORT_CH9_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_8
#ifdef UMCTL2_PORT_CH9_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_8
#ifdef UMCTL2_PORT_CH10_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_8
#ifdef UMCTL2_PORT_CH10_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_8
#ifdef UMCTL2_PORT_CH11_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_8
#ifdef UMCTL2_PORT_CH11_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_8
#ifdef UMCTL2_PORT_CH12_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_8
#ifdef UMCTL2_PORT_CH12_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_8
#ifdef UMCTL2_PORT_CH13_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_8
#ifdef UMCTL2_PORT_CH13_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_8
#ifdef UMCTL2_PORT_CH14_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_8
#ifdef UMCTL2_PORT_CH14_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_8
#ifdef UMCTL2_PORT_CH15_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_8
#ifdef UMCTL2_PORT_CH15_8
 dwc_cinit_print("REGB_ARB_PORT8.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_8
 dwc_cinit_print("REGB_ARB_PORT8.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT8.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT8_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_9
#ifdef UMCTL2_PORT_CH0_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_9
#ifdef UMCTL2_PORT_CH1_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_9
#ifdef UMCTL2_PORT_CH1_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_9
#ifdef UMCTL2_PORT_CH2_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_9
#ifdef UMCTL2_PORT_CH2_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_9
#ifdef UMCTL2_PORT_CH3_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_9
#ifdef UMCTL2_PORT_CH3_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_9
#ifdef UMCTL2_PORT_CH4_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_9
#ifdef UMCTL2_PORT_CH4_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_9
#ifdef UMCTL2_PORT_CH5_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_9
#ifdef UMCTL2_PORT_CH5_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_9
#ifdef UMCTL2_PORT_CH6_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_9
#ifdef UMCTL2_PORT_CH6_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_9
#ifdef UMCTL2_PORT_CH7_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_9
#ifdef UMCTL2_PORT_CH7_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_9
#ifdef UMCTL2_PORT_CH8_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_9
#ifdef UMCTL2_PORT_CH8_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_9
#ifdef UMCTL2_PORT_CH9_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_9
#ifdef UMCTL2_PORT_CH9_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_9
#ifdef UMCTL2_PORT_CH10_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_9
#ifdef UMCTL2_PORT_CH10_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_9
#ifdef UMCTL2_PORT_CH11_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_9
#ifdef UMCTL2_PORT_CH11_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_9
#ifdef UMCTL2_PORT_CH12_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_9
#ifdef UMCTL2_PORT_CH12_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_9
#ifdef UMCTL2_PORT_CH13_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_9
#ifdef UMCTL2_PORT_CH13_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_9
#ifdef UMCTL2_PORT_CH14_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_9
#ifdef UMCTL2_PORT_CH14_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_9
#ifdef UMCTL2_PORT_CH15_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_9
#ifdef UMCTL2_PORT_CH15_9
 dwc_cinit_print("REGB_ARB_PORT9.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_9
 dwc_cinit_print("REGB_ARB_PORT9.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT9.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT9_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_10
#ifdef UMCTL2_PORT_CH0_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_10
#ifdef UMCTL2_PORT_CH1_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_10
#ifdef UMCTL2_PORT_CH1_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_10
#ifdef UMCTL2_PORT_CH2_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_10
#ifdef UMCTL2_PORT_CH2_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_10
#ifdef UMCTL2_PORT_CH3_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_10
#ifdef UMCTL2_PORT_CH3_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_10
#ifdef UMCTL2_PORT_CH4_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_10
#ifdef UMCTL2_PORT_CH4_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_10
#ifdef UMCTL2_PORT_CH5_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_10
#ifdef UMCTL2_PORT_CH5_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_10
#ifdef UMCTL2_PORT_CH6_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_10
#ifdef UMCTL2_PORT_CH6_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_10
#ifdef UMCTL2_PORT_CH7_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_10
#ifdef UMCTL2_PORT_CH7_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_10
#ifdef UMCTL2_PORT_CH8_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_10
#ifdef UMCTL2_PORT_CH8_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_10
#ifdef UMCTL2_PORT_CH9_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_10
#ifdef UMCTL2_PORT_CH9_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_10
#ifdef UMCTL2_PORT_CH10_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_10
#ifdef UMCTL2_PORT_CH10_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_10
#ifdef UMCTL2_PORT_CH11_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_10
#ifdef UMCTL2_PORT_CH11_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_10
#ifdef UMCTL2_PORT_CH12_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_10
#ifdef UMCTL2_PORT_CH12_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_10
#ifdef UMCTL2_PORT_CH13_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_10
#ifdef UMCTL2_PORT_CH13_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_10
#ifdef UMCTL2_PORT_CH14_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_10
#ifdef UMCTL2_PORT_CH14_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_10
#ifdef UMCTL2_PORT_CH15_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_10
#ifdef UMCTL2_PORT_CH15_10
 dwc_cinit_print("REGB_ARB_PORT10.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_10
 dwc_cinit_print("REGB_ARB_PORT10.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT10.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT10_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_11
#ifdef UMCTL2_PORT_CH0_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_11
#ifdef UMCTL2_PORT_CH1_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_11
#ifdef UMCTL2_PORT_CH1_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_11
#ifdef UMCTL2_PORT_CH2_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_11
#ifdef UMCTL2_PORT_CH2_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_11
#ifdef UMCTL2_PORT_CH3_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_11
#ifdef UMCTL2_PORT_CH3_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_11
#ifdef UMCTL2_PORT_CH4_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_11
#ifdef UMCTL2_PORT_CH4_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_11
#ifdef UMCTL2_PORT_CH5_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_11
#ifdef UMCTL2_PORT_CH5_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_11
#ifdef UMCTL2_PORT_CH6_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_11
#ifdef UMCTL2_PORT_CH6_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_11
#ifdef UMCTL2_PORT_CH7_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_11
#ifdef UMCTL2_PORT_CH7_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_11
#ifdef UMCTL2_PORT_CH8_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_11
#ifdef UMCTL2_PORT_CH8_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_11
#ifdef UMCTL2_PORT_CH9_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_11
#ifdef UMCTL2_PORT_CH9_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_11
#ifdef UMCTL2_PORT_CH10_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_11
#ifdef UMCTL2_PORT_CH10_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_11
#ifdef UMCTL2_PORT_CH11_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_11
#ifdef UMCTL2_PORT_CH11_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_11
#ifdef UMCTL2_PORT_CH12_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_11
#ifdef UMCTL2_PORT_CH12_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_11
#ifdef UMCTL2_PORT_CH13_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_11
#ifdef UMCTL2_PORT_CH13_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_11
#ifdef UMCTL2_PORT_CH14_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_11
#ifdef UMCTL2_PORT_CH14_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_11
#ifdef UMCTL2_PORT_CH15_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_11
#ifdef UMCTL2_PORT_CH15_11
 dwc_cinit_print("REGB_ARB_PORT11.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_11
 dwc_cinit_print("REGB_ARB_PORT11.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT11.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT11_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_12
#ifdef UMCTL2_PORT_CH0_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_12
#ifdef UMCTL2_PORT_CH1_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_12
#ifdef UMCTL2_PORT_CH1_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_12
#ifdef UMCTL2_PORT_CH2_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_12
#ifdef UMCTL2_PORT_CH2_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_12
#ifdef UMCTL2_PORT_CH3_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_12
#ifdef UMCTL2_PORT_CH3_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_12
#ifdef UMCTL2_PORT_CH4_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_12
#ifdef UMCTL2_PORT_CH4_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_12
#ifdef UMCTL2_PORT_CH5_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_12
#ifdef UMCTL2_PORT_CH5_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_12
#ifdef UMCTL2_PORT_CH6_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_12
#ifdef UMCTL2_PORT_CH6_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_12
#ifdef UMCTL2_PORT_CH7_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_12
#ifdef UMCTL2_PORT_CH7_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_12
#ifdef UMCTL2_PORT_CH8_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_12
#ifdef UMCTL2_PORT_CH8_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_12
#ifdef UMCTL2_PORT_CH9_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_12
#ifdef UMCTL2_PORT_CH9_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_12
#ifdef UMCTL2_PORT_CH10_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_12
#ifdef UMCTL2_PORT_CH10_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_12
#ifdef UMCTL2_PORT_CH11_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_12
#ifdef UMCTL2_PORT_CH11_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_12
#ifdef UMCTL2_PORT_CH12_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_12
#ifdef UMCTL2_PORT_CH12_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_12
#ifdef UMCTL2_PORT_CH13_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_12
#ifdef UMCTL2_PORT_CH13_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_12
#ifdef UMCTL2_PORT_CH14_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_12
#ifdef UMCTL2_PORT_CH14_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_12
#ifdef UMCTL2_PORT_CH15_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_12
#ifdef UMCTL2_PORT_CH15_12
 dwc_cinit_print("REGB_ARB_PORT12.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_12
 dwc_cinit_print("REGB_ARB_PORT12.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT12.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT12_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_13
#ifdef UMCTL2_PORT_CH0_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_13
#ifdef UMCTL2_PORT_CH1_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_13
#ifdef UMCTL2_PORT_CH1_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_13
#ifdef UMCTL2_PORT_CH2_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_13
#ifdef UMCTL2_PORT_CH2_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_13
#ifdef UMCTL2_PORT_CH3_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_13
#ifdef UMCTL2_PORT_CH3_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_13
#ifdef UMCTL2_PORT_CH4_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_13
#ifdef UMCTL2_PORT_CH4_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_13
#ifdef UMCTL2_PORT_CH5_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_13
#ifdef UMCTL2_PORT_CH5_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_13
#ifdef UMCTL2_PORT_CH6_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_13
#ifdef UMCTL2_PORT_CH6_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_13
#ifdef UMCTL2_PORT_CH7_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_13
#ifdef UMCTL2_PORT_CH7_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_13
#ifdef UMCTL2_PORT_CH8_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_13
#ifdef UMCTL2_PORT_CH8_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_13
#ifdef UMCTL2_PORT_CH9_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_13
#ifdef UMCTL2_PORT_CH9_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_13
#ifdef UMCTL2_PORT_CH10_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_13
#ifdef UMCTL2_PORT_CH10_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_13
#ifdef UMCTL2_PORT_CH11_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_13
#ifdef UMCTL2_PORT_CH11_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_13
#ifdef UMCTL2_PORT_CH12_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_13
#ifdef UMCTL2_PORT_CH12_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_13
#ifdef UMCTL2_PORT_CH13_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_13
#ifdef UMCTL2_PORT_CH13_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_13
#ifdef UMCTL2_PORT_CH14_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_13
#ifdef UMCTL2_PORT_CH14_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_13
#ifdef UMCTL2_PORT_CH15_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_13
#ifdef UMCTL2_PORT_CH15_13
 dwc_cinit_print("REGB_ARB_PORT13.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_13
 dwc_cinit_print("REGB_ARB_PORT13.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT13.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT13_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_14
#ifdef UMCTL2_PORT_CH0_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_14
#ifdef UMCTL2_PORT_CH1_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_14
#ifdef UMCTL2_PORT_CH1_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_14
#ifdef UMCTL2_PORT_CH2_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_14
#ifdef UMCTL2_PORT_CH2_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_14
#ifdef UMCTL2_PORT_CH3_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_14
#ifdef UMCTL2_PORT_CH3_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_14
#ifdef UMCTL2_PORT_CH4_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_14
#ifdef UMCTL2_PORT_CH4_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_14
#ifdef UMCTL2_PORT_CH5_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_14
#ifdef UMCTL2_PORT_CH5_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_14
#ifdef UMCTL2_PORT_CH6_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_14
#ifdef UMCTL2_PORT_CH6_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_14
#ifdef UMCTL2_PORT_CH7_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_14
#ifdef UMCTL2_PORT_CH7_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_14
#ifdef UMCTL2_PORT_CH8_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_14
#ifdef UMCTL2_PORT_CH8_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_14
#ifdef UMCTL2_PORT_CH9_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_14
#ifdef UMCTL2_PORT_CH9_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_14
#ifdef UMCTL2_PORT_CH10_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_14
#ifdef UMCTL2_PORT_CH10_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_14
#ifdef UMCTL2_PORT_CH11_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_14
#ifdef UMCTL2_PORT_CH11_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_14
#ifdef UMCTL2_PORT_CH12_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_14
#ifdef UMCTL2_PORT_CH12_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_14
#ifdef UMCTL2_PORT_CH13_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_14
#ifdef UMCTL2_PORT_CH13_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_14
#ifdef UMCTL2_PORT_CH14_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_14
#ifdef UMCTL2_PORT_CH14_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_14
#ifdef UMCTL2_PORT_CH15_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_14
#ifdef UMCTL2_PORT_CH15_14
 dwc_cinit_print("REGB_ARB_PORT14.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_14
 dwc_cinit_print("REGB_ARB_PORT14.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT14.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT14_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGR.rd_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGR.read_reorder_bypass_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.read_reorder_bypass_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGR.rd_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGR.rd_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGR.rd_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rd_port_pagematch_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGR.rdwr_ordered_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGR_reg.rdwr_ordered_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGW.wr_port_priority =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_priority ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGW.wr_port_aging_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_aging_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGW.wr_port_urgent_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_urgent_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGW.wr_port_pagematch_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGW_reg.wr_port_pagematch_en ); 
#ifdef UMCTL2_PORT_CH0_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH0.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH0_reg.id_mask ); 
#endif //UMCTL2_PORT_CH0_15
#ifdef UMCTL2_PORT_CH0_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH0.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH0_reg.id_value ); 
#endif //UMCTL2_PORT_CH0_15
#ifdef UMCTL2_PORT_CH1_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH1.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH1_reg.id_mask ); 
#endif //UMCTL2_PORT_CH1_15
#ifdef UMCTL2_PORT_CH1_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH1.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH1_reg.id_value ); 
#endif //UMCTL2_PORT_CH1_15
#ifdef UMCTL2_PORT_CH2_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH2.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH2_reg.id_mask ); 
#endif //UMCTL2_PORT_CH2_15
#ifdef UMCTL2_PORT_CH2_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH2.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH2_reg.id_value ); 
#endif //UMCTL2_PORT_CH2_15
#ifdef UMCTL2_PORT_CH3_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH3.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH3_reg.id_mask ); 
#endif //UMCTL2_PORT_CH3_15
#ifdef UMCTL2_PORT_CH3_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH3.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH3_reg.id_value ); 
#endif //UMCTL2_PORT_CH3_15
#ifdef UMCTL2_PORT_CH4_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH4.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH4_reg.id_mask ); 
#endif //UMCTL2_PORT_CH4_15
#ifdef UMCTL2_PORT_CH4_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH4.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH4_reg.id_value ); 
#endif //UMCTL2_PORT_CH4_15
#ifdef UMCTL2_PORT_CH5_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH5.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH5_reg.id_mask ); 
#endif //UMCTL2_PORT_CH5_15
#ifdef UMCTL2_PORT_CH5_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH5.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH5_reg.id_value ); 
#endif //UMCTL2_PORT_CH5_15
#ifdef UMCTL2_PORT_CH6_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH6.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH6_reg.id_mask ); 
#endif //UMCTL2_PORT_CH6_15
#ifdef UMCTL2_PORT_CH6_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH6.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH6_reg.id_value ); 
#endif //UMCTL2_PORT_CH6_15
#ifdef UMCTL2_PORT_CH7_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH7.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH7_reg.id_mask ); 
#endif //UMCTL2_PORT_CH7_15
#ifdef UMCTL2_PORT_CH7_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH7.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH7_reg.id_value ); 
#endif //UMCTL2_PORT_CH7_15
#ifdef UMCTL2_PORT_CH8_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH8.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH8_reg.id_mask ); 
#endif //UMCTL2_PORT_CH8_15
#ifdef UMCTL2_PORT_CH8_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH8.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH8_reg.id_value ); 
#endif //UMCTL2_PORT_CH8_15
#ifdef UMCTL2_PORT_CH9_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH9.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH9_reg.id_mask ); 
#endif //UMCTL2_PORT_CH9_15
#ifdef UMCTL2_PORT_CH9_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH9.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH9_reg.id_value ); 
#endif //UMCTL2_PORT_CH9_15
#ifdef UMCTL2_PORT_CH10_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH10.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH10_reg.id_mask ); 
#endif //UMCTL2_PORT_CH10_15
#ifdef UMCTL2_PORT_CH10_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH10.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH10_reg.id_value ); 
#endif //UMCTL2_PORT_CH10_15
#ifdef UMCTL2_PORT_CH11_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH11.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH11_reg.id_mask ); 
#endif //UMCTL2_PORT_CH11_15
#ifdef UMCTL2_PORT_CH11_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH11.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH11_reg.id_value ); 
#endif //UMCTL2_PORT_CH11_15
#ifdef UMCTL2_PORT_CH12_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH12.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH12_reg.id_mask ); 
#endif //UMCTL2_PORT_CH12_15
#ifdef UMCTL2_PORT_CH12_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH12.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH12_reg.id_value ); 
#endif //UMCTL2_PORT_CH12_15
#ifdef UMCTL2_PORT_CH13_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH13.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH13_reg.id_mask ); 
#endif //UMCTL2_PORT_CH13_15
#ifdef UMCTL2_PORT_CH13_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH13.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH13_reg.id_value ); 
#endif //UMCTL2_PORT_CH13_15
#ifdef UMCTL2_PORT_CH14_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH14.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH14_reg.id_mask ); 
#endif //UMCTL2_PORT_CH14_15
#ifdef UMCTL2_PORT_CH14_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH14.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH14_reg.id_value ); 
#endif //UMCTL2_PORT_CH14_15
#ifdef UMCTL2_PORT_CH15_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDMASKCH15.id_mask =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDMASKCH15_reg.id_mask ); 
#endif //UMCTL2_PORT_CH15_15
#ifdef UMCTL2_PORT_CH15_15
 dwc_cinit_print("REGB_ARB_PORT15.PCFGIDVALUECH15.id_value =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGIDVALUECH15_reg.id_value ); 
#endif //UMCTL2_PORT_CH15_15
 dwc_cinit_print("REGB_ARB_PORT15.PCTRL.port_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCTRL_reg.port_en ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGQOS0.rqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGQOS0.rqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGQOS0.rqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGQOS0.rqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGQOS0.rqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS0_reg.rqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGQOS1.rqos_map_timeoutb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS1_reg.rqos_map_timeoutb ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGQOS1.rqos_map_timeoutr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGQOS1_reg.rqos_map_timeoutr ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGWQOS0.wqos_map_level1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_level1 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGWQOS0.wqos_map_level2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_level2 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGWQOS0.wqos_map_region0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_region0 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGWQOS0.wqos_map_region1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_region1 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGWQOS0.wqos_map_region2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS0_reg.wqos_map_region2 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGWQOS1.wqos_map_timeout1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS1_reg.wqos_map_timeout1 ); 
 dwc_cinit_print("REGB_ARB_PORT15.PCFGWQOS1.wqos_map_timeout2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_ARB_PORT15_PCFGWQOS1_reg.wqos_map_timeout2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH0.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ0_CH0.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH0.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH0.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ0_CH0.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ0_CH0.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH0.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.DFILPTMG0.dfi_lp_wakeup_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_pd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFILPTMG0.dfi_lp_wakeup_sr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_sr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFILPTMG0.dfi_lp_wakeup_dsm =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_dsm ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFILPTMG0.dfi_lp_wakeup_mpsm =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG0_reg.dfi_lp_wakeup_mpsm ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFILPTMG1.dfi_lp_wakeup_data =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG1_reg.dfi_lp_wakeup_data ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFILPTMG1.dfi_tlp_resp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFILPTMG1_reg.dfi_tlp_resp ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFIUPDTMG0.dfi_t_ctrlup_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG0_reg.dfi_t_ctrlup_min ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFIUPDTMG0.dfi_t_ctrlup_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG0_reg.dfi_t_ctrlup_max ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DFIMSGTMG0.dfi_t_ctrlmsg_resp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DFIMSGTMG0_reg.dfi_t_ctrlmsg_resp ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH0.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ0_CH0.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ0_CH0.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH0.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ0_CH0.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ0_CH0.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH0.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ0_CH0.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ0_CH0.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ0_CH0.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ0_CH0.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ0_CH0.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ0_CH0.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ0_CH0.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PERFWR1_reg.w_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ0_CH0.TMGCFG.frequency_ratio =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_TMGCFG_reg.frequency_ratio ); 
 dwc_cinit_print("REGB_FREQ0_CH0.TMGCFG.dfi_freq_fsp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_TMGCFG_reg.dfi_freq_fsp ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ0_CH0.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH0.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ0_CH0.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH0.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH0.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH0.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ0_CH0.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH0.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ0_CH0.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ0_CH0.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ0_CH0.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ0_CH0.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH0_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH1.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ0_CH1.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH1.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH1.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ0_CH1.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ0_CH1.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH1.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.DFILPTMG0.dfi_lp_wakeup_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_pd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFILPTMG0.dfi_lp_wakeup_sr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_sr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFILPTMG0.dfi_lp_wakeup_dsm =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_dsm ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFILPTMG0.dfi_lp_wakeup_mpsm =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG0_reg.dfi_lp_wakeup_mpsm ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFILPTMG1.dfi_lp_wakeup_data =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG1_reg.dfi_lp_wakeup_data ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFILPTMG1.dfi_tlp_resp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFILPTMG1_reg.dfi_tlp_resp ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFIUPDTMG0.dfi_t_ctrlup_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG0_reg.dfi_t_ctrlup_min ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFIUPDTMG0.dfi_t_ctrlup_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG0_reg.dfi_t_ctrlup_max ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DFIMSGTMG0.dfi_t_ctrlmsg_resp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DFIMSGTMG0_reg.dfi_t_ctrlmsg_resp ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ0_CH1.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ0_CH1.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ0_CH1.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ0_CH1.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ0_CH1.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ0_CH1.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ0_CH1.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ0_CH1.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ0_CH1.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ0_CH1.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ0_CH1.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ0_CH1.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ0_CH1.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ0_CH1.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PERFWR1_reg.w_xact_run_length ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ0_CH1.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH1.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ0_CH1.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ0_CH1.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ0_CH1.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH1.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ0_CH1.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ0_CH1.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ0_CH1.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ0_CH1.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ0_CH1.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ0_CH1.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ0_CH1_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH0.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ1_CH0.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH0.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH0.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ1_CH0.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ1_CH0.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH0.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH0.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ1_CH0.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ1_CH0.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH0.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ1_CH0.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ1_CH0.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH0.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ1_CH0.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ1_CH0.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ1_CH0.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ1_CH0.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ1_CH0.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ1_CH0.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ1_CH0.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PERFWR1_reg.w_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ1_CH0.TMGCFG.frequency_ratio =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_TMGCFG_reg.frequency_ratio ); 
 dwc_cinit_print("REGB_FREQ1_CH0.TMGCFG.dfi_freq_fsp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_TMGCFG_reg.dfi_freq_fsp ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ1_CH0.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH0.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ1_CH0.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH0.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH0.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH0.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ1_CH0.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH0.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ1_CH0.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ1_CH0.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ1_CH0.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH0.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH0_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH1.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ1_CH1.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH1.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH1.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ1_CH1.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ1_CH1.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH1.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ1_CH1.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ1_CH1.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ1_CH1.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ1_CH1.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ1_CH1.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ1_CH1.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ1_CH1.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ1_CH1.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ1_CH1.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ1_CH1.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ1_CH1.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ1_CH1.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ1_CH1.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ1_CH1.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PERFWR1_reg.w_xact_run_length ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ1_CH1.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH1.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ1_CH1.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ1_CH1.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ1_CH1.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH1.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ1_CH1.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ1_CH1.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ1_CH1.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ1_CH1.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ1_CH1.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ1_CH1.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ1_CH1_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH0.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ2_CH0.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH0.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH0.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ2_CH0.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ2_CH0.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH0.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH0.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ2_CH0.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ2_CH0.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH0.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ2_CH0.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ2_CH0.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH0.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ2_CH0.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ2_CH0.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ2_CH0.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ2_CH0.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ2_CH0.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ2_CH0.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ2_CH0.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PERFWR1_reg.w_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ2_CH0.TMGCFG.frequency_ratio =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_TMGCFG_reg.frequency_ratio ); 
 dwc_cinit_print("REGB_FREQ2_CH0.TMGCFG.dfi_freq_fsp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_TMGCFG_reg.dfi_freq_fsp ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ2_CH0.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH0.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ2_CH0.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH0.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH0.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH0.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ2_CH0.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH0.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ2_CH0.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ2_CH0.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ2_CH0.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH0.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH0_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH1.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ2_CH1.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH1.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH1.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ2_CH1.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ2_CH1.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH1.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ2_CH1.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ2_CH1.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ2_CH1.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ2_CH1.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ2_CH1.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ2_CH1.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ2_CH1.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ2_CH1.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ2_CH1.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ2_CH1.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ2_CH1.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ2_CH1.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ2_CH1.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ2_CH1.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PERFWR1_reg.w_xact_run_length ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ2_CH1.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH1.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ2_CH1.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ2_CH1.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ2_CH1.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH1.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ2_CH1.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ2_CH1.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ2_CH1.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ2_CH1.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ2_CH1.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ2_CH1.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ2_CH1_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH0.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ3_CH0.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH0.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH0.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ3_CH0.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ3_CH0.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH0.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH0.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ3_CH0.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ3_CH0.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH0.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ3_CH0.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ3_CH0.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH0.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ3_CH0.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ3_CH0.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ3_CH0.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ3_CH0.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ3_CH0.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ3_CH0.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ3_CH0.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PERFWR1_reg.w_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ3_CH0.TMGCFG.frequency_ratio =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_TMGCFG_reg.frequency_ratio ); 
 dwc_cinit_print("REGB_FREQ3_CH0.TMGCFG.dfi_freq_fsp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_TMGCFG_reg.dfi_freq_fsp ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ3_CH0.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH0.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ3_CH0.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH0.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH0.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH0.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ3_CH0.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH0.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ3_CH0.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ3_CH0.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ3_CH0.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH0.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH0_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG0.t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.t_ras_min ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG0.t_ras_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.t_ras_max ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG0.t_faw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.t_faw ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG0.wr2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG0_reg.wr2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG1.t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG1_reg.t_rc ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG1.rd2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG1_reg.rd2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG1.t_xp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG1_reg.t_xp ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG2.wr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.wr2rd ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG2.rd2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.rd2wr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG2.read_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.read_latency ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG2.write_latency =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG2_reg.write_latency ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG3.wr2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG3_reg.wr2mr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG3.rd2mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG3_reg.rd2mr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG3.t_mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG3_reg.t_mr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG4.t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_rp ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG4.t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_rrd ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG4.t_ccd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_ccd ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG4.t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG4_reg.t_rcd ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG5.t_cke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_cke ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG5.t_ckesr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_ckesr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG5.t_cksre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_cksre ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG5.t_cksrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG5_reg.t_cksrx ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG6.t_ckcsx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG6_reg.t_ckcsx ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG7.t_csh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG7_reg.t_csh ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG8.t_xs_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG8.t_xs_dll_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_dll_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG8.t_xs_abort_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_abort_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG8.t_xs_fast_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG8_reg.t_xs_fast_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG9.wr2rd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.wr2rd_s ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG9.t_rrd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.t_rrd_s ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG9.t_ccd_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.t_ccd_s ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG9.ddr4_wr_preamble =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG9_reg.ddr4_wr_preamble ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG10.t_gear_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_gear_hold ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG10.t_gear_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_gear_setup ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG10.t_cmd_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_cmd_gear ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG10.t_sync_gear =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG10_reg.t_sync_gear ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG11.t_ckmpe =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.t_ckmpe ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG11.t_mpx_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.t_mpx_s ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG11.t_mpx_lh =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.t_mpx_lh ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG11.post_mpsm_gap_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG11_reg.post_mpsm_gap_x32 ); 
#endif //DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG12.t_mrd_pda =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG12_reg.t_mrd_pda ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG12.t_cmdcke =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG12_reg.t_cmdcke ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG12.t_wr_mpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG12_reg.t_wr_mpr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG13.t_ppd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.t_ppd ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG13.t_ccd_w2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.t_ccd_w2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG13.t_ccd_mw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.t_ccd_mw ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG13.odtloff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG13_reg.odtloff ); 
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG14.t_xsr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG14_reg.t_xsr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG14.t_osco =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG14_reg.t_osco ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG15.t_stab_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG15_reg.t_stab_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG15.en_hwffc_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG15_reg.en_hwffc_t_stab ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG15.en_dfi_lp_t_stab =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG15_reg.en_dfi_lp_t_stab ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG16.t_ccd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_ccd_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG16.t_rrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_rrd_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG16.t_faw_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_faw_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG16.t_rp_ca_parity =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG16_reg.t_rp_ca_parity ); 
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG17.t_vrcg_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG17_reg.t_vrcg_disable ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG17.t_vrcg_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG17_reg.t_vrcg_enable ); 
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG18.t_mpdpxact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG18_reg.t_mpdpxact ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG18.t_mpsmx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG18_reg.t_mpsmx ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG18.t_pd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG18_reg.t_pd ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG19.t_pda_h =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_h ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG19.t_pda_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_s ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG19.t_pda_dqs_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_dqs_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG19.t_pda_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG19.t_pda_latch =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG19_reg.t_pda_latch ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG20.t_csl_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_csl_srexit ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG20.t_csh_srexit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_csh_srexit ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG20.t_casrx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_casrx ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG20.t_cpded =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG20_reg.t_cpded ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG21.t_osco_ddr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_osco_ddr5 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG21.t_vrefca_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_vrefca_cs ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG21.t_mpc_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_mpc_hold ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG21.t_mpc_setup =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_mpc_setup ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG21.t_mpc_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_mpc_cs ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG21.t_csl =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG21_reg.t_csl ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG22.t_rd2wr_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_rd2wr_dpr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG22.t_rd2wr_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_rd2wr_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG22.t_wr2rd_dpr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_wr2rd_dpr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG22.t_wr2rd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG22_reg.t_wr2rd_dlr ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG23.t_pdn =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG23_reg.t_pdn ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG23.t_pdn_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG23_reg.t_pdn_dsm_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG23.t_xsr_dsm_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG23_reg.t_xsr_dsm_x1024 ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG24.max_wr_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.max_wr_sync ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG24.max_rd_sync =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.max_rd_sync ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG24.rd2wr_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.rd2wr_s ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG24.bank_org =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG24_reg.bank_org ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG25.rda2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG25_reg.rda2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG25.wra2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG25_reg.wra2pre ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG25.lpddr4_diff_bank_rwa2pre =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG25_reg.lpddr4_diff_bank_rwa2pre ); 
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG26.t_ccd_r =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_r ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG26.t_ccd_w =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_w ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG26.t_ccd_r_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_r_s ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG26.t_ccd_w_s =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG26_reg.t_ccd_w_s ); 
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG27.t_mrr2mpc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG27_reg.t_mrr2mpc ); 
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG28.t_srx2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG28_reg.t_srx2srx ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG28.t_cpded2srx =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG28_reg.t_cpded2srx ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG28.t_cssr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG28_reg.t_cssr ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG29.t_ckact =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG29_reg.t_ckact ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG29.t_ckoff =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG29_reg.t_ckoff ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG30.mrr2rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG30_reg.mrr2rd ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG30.mrr2wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG30_reg.mrr2wr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET1TMG30.mrr2mrw =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET1TMG30_reg.mrr2mrw ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG0.t_ccd_r_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_r_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG0.t_ccd_w_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_w_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG0.t_ccd_r_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_r_s_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG0.t_ccd_w_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG0_reg.t_ccd_w_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG1.t_ras_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG1_reg.t_ras_min_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG1.t_faw_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG1_reg.t_faw_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG1.t_wr2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG1_reg.t_wr2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG2.t_rc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG2_reg.t_rc_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG2.rd2pre_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG2_reg.rd2pre_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG3.wr2rd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG3_reg.wr2rd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG3.rd2wr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG3_reg.rd2wr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG4.t_rd2wr_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_rd2wr_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG4.t_rd2wr_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_rd2wr_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG4.t_wr2rd_dpr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_wr2rd_dpr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG4.t_wr2rd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG4_reg.t_wr2rd_dlr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG5.t_rp_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_rp_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG5.t_rrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_rrd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG5.t_ccd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_ccd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG5.t_rcd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG5_reg.t_rcd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG6.wr2rd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG6_reg.wr2rd_s_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG6.t_rrd_s_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG6_reg.t_rrd_s_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG7.t_ppd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG7_reg.t_ppd_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG7.t_ccd_w2_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG7_reg.t_ccd_w2_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG8.t_ccd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_ccd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG8.t_rrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_rrd_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG8.t_faw_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_faw_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG8.t_rp_ca_parity_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG8_reg.t_rp_ca_parity_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG9.t_xs_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_x32_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG9.t_xs_dll_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_dll_x32_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG9.t_xs_abort_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_abort_x32_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG9.t_xs_fast_x32_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG9_reg.t_xs_fast_x32_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG10.t_mr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG10_reg.t_mr_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DRAMSET2TMG11.t_mrr2mpc_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DRAMSET2TMG11_reg.t_mrr2mpc_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2rd_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2rd_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_rd2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_rd2wr_gap_r1r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r0r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r0r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL0.t_wr2wr_gap_r1r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg.t_wr2wr_gap_r1r0 ); 
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2rd_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2rd_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_rd2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_rd2wr_gap_r2r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r0r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r0r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL1.t_wr2wr_gap_r2r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg.t_wr2wr_gap_r2r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2rd_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2rd_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_rd2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_rd2wr_gap_r3r0 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r0r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r0r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL2.t_wr2wr_gap_r3r0 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg.t_wr2wr_gap_r3r0 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2rd_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2rd_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_rd2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_rd2wr_gap_r2r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r1r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r1r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL3.t_wr2wr_gap_r2r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg.t_wr2wr_gap_r2r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2rd_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2rd_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_rd2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_rd2wr_gap_r3r1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r1r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r1r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL4.t_wr2wr_gap_r3r1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg.t_wr2wr_gap_r3r1 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2rd_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2rd_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_rd2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_rd2wr_gap_r3r2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r2r3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r2r3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANK_SWITCH_TIMING_CONTROL5.t_wr2wr_gap_r3r2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg.t_wr2wr_gap_r3r2 ); 
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH1.MRAMTMG0.t_ras_min_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG0_reg.t_ras_min_mram ); 
 dwc_cinit_print("REGB_FREQ3_CH1.MRAMTMG0.t_faw_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG0_reg.t_faw_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH1.MRAMTMG1.t_rc_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG1_reg.t_rc_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH1.MRAMTMG2.t_rp_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG2_reg.t_rp_mram ); 
 dwc_cinit_print("REGB_FREQ3_CH1.MRAMTMG2.t_rrd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG2_reg.t_rrd_mram ); 
 dwc_cinit_print("REGB_FREQ3_CH1.MRAMTMG2.t_rcd_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG2_reg.t_rcd_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH1.MRAMTMG3.t_rrd_s_mram =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_MRAMTMG3_reg.t_rrd_s_mram ); 
#endif //UMCTL2_DDR4_MRAM_EN
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR0.emr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR0_reg.emr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR0.mr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR0_reg.mr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR1.emr3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR1_reg.emr3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR1.emr2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR1_reg.emr2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR2.mr5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR2_reg.mr5 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR2.mr4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR2_reg.mr4 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR3.mr6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR3_reg.mr6 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.INITMR3.mr22 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_INITMR3_reg.mr22 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG0.dfi_tphy_wrlat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_tphy_wrlat ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG0.dfi_tphy_wrdata =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_tphy_wrdata ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG0.dfi_t_rddata_en =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_t_rddata_en ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG0.dfi_t_ctrl_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG0_reg.dfi_t_ctrl_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG1.dfi_t_dram_clk_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_dram_clk_enable ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG1.dfi_t_dram_clk_disable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_dram_clk_disable ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG1.dfi_t_wrdata_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_wrdata_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG1.dfi_t_parin_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_parin_lat ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG1.dfi_t_cmd_lat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG1_reg.dfi_t_cmd_lat ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG2.dfi_tphy_wrcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG2_reg.dfi_tphy_wrcslat ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG2.dfi_tphy_rdcslat =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG2_reg.dfi_tphy_rdcslat ); 
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG3.dfi_t_geardown_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG3_reg.dfi_t_geardown_delay ); 
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG4.dfi_twck_dis =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_dis ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG4.dfi_twck_en_fs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_en_fs ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG4.dfi_twck_en_wr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_en_wr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG4.dfi_twck_en_rd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG4_reg.dfi_twck_en_rd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG5.dfi_twck_toggle_post =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_toggle_post ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG5.dfi_twck_toggle_cs =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_toggle_cs ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG5.dfi_twck_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_toggle ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG5.dfi_twck_fast_toggle =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG5_reg.dfi_twck_fast_toggle ); 
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DFITMG7.dfi_t_2n_mode_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFITMG7_reg.dfi_t_2n_mode_delay ); 
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_max_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_max_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DFIUPDTMG1.dfi_t_ctrlupd_interval_min_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DFIUPDTMG1_reg.dfi_t_ctrlupd_interval_min_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG0.t_refi_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.t_refi_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG0.refresh_to_x1_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.refresh_to_x1_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG0.refresh_margin =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.refresh_margin ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG0.t_refi_x1_sel =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG0_reg.t_refi_x1_sel ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG1.t_rfc_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG1_reg.t_rfc_min ); 
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG2.t_rfc_min_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG2_reg.t_rfc_min_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG2.t_pbr2pbr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG2_reg.t_pbr2pbr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG2.t_pbr2act =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG2_reg.t_pbr2act ); 
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG3.t_rfcsb =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG3_reg.t_rfcsb ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG3.t_refsbrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG3_reg.t_refsbrd ); 
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG4.refresh_timer0_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG4_reg.refresh_timer0_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG4.refresh_timer1_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG4_reg.refresh_timer1_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG5.refresh_timer2_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG5_reg.refresh_timer2_start_value_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG5.refresh_timer3_start_value_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG5_reg.refresh_timer3_start_value_x32 ); 
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG6.refresh_timer_lr_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG6_reg.refresh_timer_lr_offset_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG6.refresh_timer_rank_offset_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG6_reg.refresh_timer_rank_offset_x32 ); 
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG7.t_rfcsb_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG7_reg.t_rfcsb_dlr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG7.t_refsbrd_dlr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG7_reg.t_refsbrd_dlr ); 
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET1TMG8.t_rfc_min_het =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET1TMG8_reg.t_rfc_min_het ); 
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET2TMG0.t_rfc_min_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG0_reg.t_rfc_min_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET2TMG1.t_rfc_min_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG1_reg.t_rfc_min_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET2TMG2.t_rfcsb_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG2_reg.t_rfcsb_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET2TMG2.t_refsbrd_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG2_reg.t_refsbrd_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET2TMG3.t_rfcsb_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG3_reg.t_rfcsb_dlr_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RFSHSET2TMG3.t_refsbrd_dlr_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RFSHSET2TMG3_reg.t_refsbrd_dlr_2 ); 
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
 dwc_cinit_print("REGB_FREQ3_CH1.ZQSET1TMG0.t_zq_long_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG0_reg.t_zq_long_nop ); 
 dwc_cinit_print("REGB_FREQ3_CH1.ZQSET1TMG0.t_zq_short_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG0_reg.t_zq_short_nop ); 
 dwc_cinit_print("REGB_FREQ3_CH1.ZQSET1TMG1.t_zq_short_interval_x1024 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG1_reg.t_zq_short_interval_x1024 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.ZQSET1TMG1.t_zq_reset_nop =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET1TMG1_reg.t_zq_reset_nop ); 
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
 dwc_cinit_print("REGB_FREQ3_CH1.ZQSET2TMG0.t_zq_long_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET2TMG0_reg.t_zq_long_nop_2 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.ZQSET2TMG0.t_zq_short_nop_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ZQSET2TMG0_reg.t_zq_short_nop_2 ); 
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT1.ctrl_word_1 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT1_reg.ctrl_word_1 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT1.ctrl_word_2 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT1_reg.ctrl_word_2 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT2.ctrl_word_3 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT2_reg.ctrl_word_3 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT2.ctrl_word_4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT2_reg.ctrl_word_4 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT3.ctrl_word_5 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT3_reg.ctrl_word_5 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT3.ctrl_word_6 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT3_reg.ctrl_word_6 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT4.ctrl_word_7 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT4_reg.ctrl_word_7 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RCDINIT4.ctrl_word_8 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RCDINIT4_reg.ctrl_word_8 ); 
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
 dwc_cinit_print("REGB_FREQ3_CH1.DQSOSCCTL0.dqsosc_enable =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DQSOSCCTL0_reg.dqsosc_enable ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DQSOSCCTL0.dqsosc_interval_unit =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DQSOSCCTL0_reg.dqsosc_interval_unit ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DQSOSCCTL0.dqsosc_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DQSOSCCTL0_reg.dqsosc_interval ); 
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DERATEINT.mr4_read_interval =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEINT_reg.mr4_read_interval ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DERATEVAL0.derated_t_rrd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_rrd ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DERATEVAL0.derated_t_rp =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_rp ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DERATEVAL0.derated_t_ras_min =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_ras_min ); 
 dwc_cinit_print("REGB_FREQ3_CH1.DERATEVAL0.derated_t_rcd =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL0_reg.derated_t_rcd ); 
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.DERATEVAL1.derated_t_rc =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_DERATEVAL1_reg.derated_t_rc ); 
#endif //DDRCTL_LPDDR
 dwc_cinit_print("REGB_FREQ3_CH1.HWLPTMG0.hw_lp_idle_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_HWLPTMG0_reg.hw_lp_idle_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.SCHEDTMG0.pageclose_timer =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_SCHEDTMG0_reg.pageclose_timer ); 
 dwc_cinit_print("REGB_FREQ3_CH1.SCHEDTMG0.rdwr_idle_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_SCHEDTMG0_reg.rdwr_idle_gap ); 
 dwc_cinit_print("REGB_FREQ3_CH1.PERFHPR1.hpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFHPR1_reg.hpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ3_CH1.PERFHPR1.hpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFHPR1_reg.hpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ3_CH1.PERFLPR1.lpr_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFLPR1_reg.lpr_max_starve ); 
 dwc_cinit_print("REGB_FREQ3_CH1.PERFLPR1.lpr_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFLPR1_reg.lpr_xact_run_length ); 
 dwc_cinit_print("REGB_FREQ3_CH1.PERFWR1.w_max_starve =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFWR1_reg.w_max_starve ); 
 dwc_cinit_print("REGB_FREQ3_CH1.PERFWR1.w_xact_run_length =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PERFWR1_reg.w_xact_run_length ); 
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
 dwc_cinit_print("REGB_FREQ3_CH1.RANKTMG0.diff_rank_rd_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG0_reg.diff_rank_rd_gap ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANKTMG0.diff_rank_wr_gap =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG0_reg.diff_rank_wr_gap ); 
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH1.RANKTMG1.wr2rd_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG1_reg.wr2rd_dr ); 
 dwc_cinit_print("REGB_FREQ3_CH1.RANKTMG1.rd2wr_dr =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_RANKTMG1_reg.rd2wr_dr ); 
#endif //MEMC_NUM_RANKS_GT_1
 dwc_cinit_print("REGB_FREQ3_CH1.PWRTMG.powerdown_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PWRTMG_reg.powerdown_to_x32 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.PWRTMG.selfref_to_x32 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_PWRTMG_reg.selfref_to_x32 ); 
#ifdef DDRCTL_DDR
 dwc_cinit_print("REGB_FREQ3_CH1.ODTCFG.rd_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.rd_odt_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH1.ODTCFG.rd_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.rd_odt_hold ); 
 dwc_cinit_print("REGB_FREQ3_CH1.ODTCFG.wr_odt_delay =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.wr_odt_delay ); 
 dwc_cinit_print("REGB_FREQ3_CH1.ODTCFG.wr_odt_hold =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_ODTCFG_reg.wr_odt_hold ); 
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
 dwc_cinit_print("REGB_FREQ3_CH1.CRCPARTMG0.retry_fifo_max_hold_timer_x4 =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG0_reg.retry_fifo_max_hold_timer_x4 ); 
 dwc_cinit_print("REGB_FREQ3_CH1.CRCPARTMG0.t_crc_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG0_reg.t_crc_alert_pw_max ); 
 dwc_cinit_print("REGB_FREQ3_CH1.CRCPARTMG0.t_par_alert_pw_max =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG0_reg.t_par_alert_pw_max ); 
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
 dwc_cinit_print("REGB_FREQ3_CH1.CRCPARTMG1.t_csalt =%0d \n ", hdlr->memCtrlr_m.regs.REGB_FREQ3_CH1_CRCPARTMG1_reg.t_csalt ); 
#endif //DDRCTL_DDR_DUAL_CHANNEL
#endif

