

================================================================
== Vivado HLS Report for 'f_sum'
================================================================
* Date:           Mon Dec 10 15:19:42 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8Bit16Quant
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.244|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2161|  6721|  2161|  6721|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2160|  6720|  27 ~ 84 |          -|          -|    80|    no    |
        | + Loop 1.1  |    12|    60|  3 ~ 15  |          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 60
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	28  / (!exitcond & b5)
	15  / (!exitcond & !b5 & tmp_51)
	27  / (!exitcond & !b5 & !tmp_51)
	51  / (exitcond & b4)
	41  / (exitcond & !b4 & tmp_45)
	50  / (exitcond & !b4 & !tmp_45)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	40  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	27  / true
40 --> 
	14  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	60  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	50  / true
60 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i7 = alloca i32"   --->   Operation 61 'alloca' 'i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.75ns)   --->   "store i32 0, i32* %i7"   --->   Operation 62 'store' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 63 [1/1] (1.66ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:234]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv1 = phi i7 [ %indvars_iv_next2, %._crit_edge5 ], [ 0, %0 ]" [../Desktop/quantTest/sum.c:234]   --->   Operation 64 'phi' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%indvars_iv = phi i9 [ %indvars_iv_next, %._crit_edge5 ], [ 4, %0 ]" [../Desktop/quantTest/sum.c:234]   --->   Operation 65 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%iy = phi i7 [ %i, %._crit_edge5 ], [ 0, %0 ]"   --->   Operation 66 'phi' 'iy' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%b4 = phi i1 [ false, %._crit_edge5 ], [ true, %0 ]"   --->   Operation 67 'phi' 'b4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%ix = phi i10 [ %ix_6, %._crit_edge5 ], [ -1, %0 ]"   --->   Operation 68 'phi' 'ix' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.46ns)   --->   "%exitcond1 = icmp eq i7 %iy, -48" [../Desktop/quantTest/sum.c:234]   --->   Operation 69 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 70 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.03ns)   --->   "%indvars_iv_next2 = add i7 %indvars_iv1, 1" [../Desktop/quantTest/sum.c:234]   --->   Operation 71 'add' 'indvars_iv_next2' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %15, label %2" [../Desktop/quantTest/sum.c:234]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %ix to i9" [../Desktop/quantTest/sum.c:235]   --->   Operation 73 'trunc' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 74 [11/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 74 'urem' 'tmp_31' <Predicate = (!exitcond1)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (2.12ns)   --->   "%ix_6 = add i10 5, %ix" [../Desktop/quantTest/sum.c:236]   --->   Operation 75 'add' 'ix_6' <Predicate = (!exitcond1)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [../Desktop/quantTest/sum.c:292]   --->   Operation 76 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.30>
ST_3 : Operation 77 [10/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 77 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.30>
ST_4 : Operation 78 [9/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 78 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 79 [8/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 79 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.30>
ST_6 : Operation 80 [7/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 80 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.30>
ST_7 : Operation 81 [6/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 81 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.30>
ST_8 : Operation 82 [5/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 82 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.30>
ST_9 : Operation 83 [4/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 83 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.30>
ST_10 : Operation 84 [1/1] (2.11ns)   --->   "%ixstart_cast = add i9 1, %tmp" [../Desktop/quantTest/sum.c:235]   --->   Operation 84 'add' 'ixstart_cast' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [3/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 85 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 86 [2/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 86 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%zext_cast = zext i9 %ixstart_cast to i20" [../Desktop/quantTest/sum.c:237]   --->   Operation 87 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (7.18ns)   --->   "%mul = mul i20 656, %zext_cast" [../Desktop/quantTest/sum.c:237]   --->   Operation 88 'mul' 'mul' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 7.76>
ST_12 : Operation 89 [1/11] (3.30ns)   --->   "%tmp_31 = urem i7 %indvars_iv1, 5" [../Desktop/quantTest/sum.c:237]   --->   Operation 89 'urem' 'tmp_31' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_65 = shl i7 %tmp_31, 4" [../Desktop/quantTest/sum.c:237]   --->   Operation 90 'shl' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_76 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul, i32 14, i32 19)" [../Desktop/quantTest/sum.c:237]   --->   Operation 91 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_99_cast = sext i6 %tmp_76 to i7" [../Desktop/quantTest/sum.c:237]   --->   Operation 92 'sext' 'tmp_99_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (2.03ns) (out node of the LUT)   --->   "%tmp_s = add i7 %tmp_65, %tmp_99_cast" [../Desktop/quantTest/sum.c:237]   --->   Operation 93 'add' 'tmp_s' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_40 = zext i7 %tmp_s to i64" [../Desktop/quantTest/sum.c:237]   --->   Operation 94 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%X_addr = getelementptr [400 x i1]* %X, i64 0, i64 %tmp_40" [../Desktop/quantTest/sum.c:237]   --->   Operation 95 'getelementptr' 'X_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [2/2] (2.43ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:237]   --->   Operation 96 'load' 's' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 97 [1/2] (2.43ns)   --->   "%s = load i1* %X_addr, align 1" [../Desktop/quantTest/sum.c:237]   --->   Operation 97 'load' 's' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%s11_cast = zext i1 %s to i64" [../Desktop/quantTest/sum.c:238]   --->   Operation 98 'zext' 's11_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (1.66ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:246]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.66>

State 14 <SV = 13> <Delay = 7.68>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%s_1 = phi i64 [ %s11_cast, %2 ], [ %s_2, %._crit_edge ]"   --->   Operation 100 'phi' 's_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%ixstart = phi i32 [ 0, %2 ], [ %ixstart_5, %._crit_edge ]" [../Desktop/quantTest/sum.c:253]   --->   Operation 101 'phi' 'ixstart' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%ix_1 = phi i9 [ %ixstart_cast, %2 ], [ %ix_7, %._crit_edge ]"   --->   Operation 102 'phi' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%b5 = phi i1 [ true, %2 ], [ false, %._crit_edge ]"   --->   Operation 103 'phi' 'b5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (1.58ns)   --->   "%exitcond = icmp eq i9 %ix_1, %indvars_iv" [../Desktop/quantTest/sum.c:246]   --->   Operation 104 'icmp' 'exitcond' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 105 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %4" [../Desktop/quantTest/sum.c:246]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (2.11ns)   --->   "%ix_7 = add i9 %ix_1, 1" [../Desktop/quantTest/sum.c:247]   --->   Operation 107 'add' 'ix_7' <Predicate = (!exitcond)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %b5, label %5, label %6" [../Desktop/quantTest/sum.c:251]   --->   Operation 108 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (2.43ns)   --->   "%tmp_51 = icmp sgt i32 %ixstart, 2147483567" [../Desktop/quantTest/sum.c:254]   --->   Operation 109 'icmp' 'tmp_51' <Predicate = (!exitcond & !b5)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_51, label %7, label %8" [../Desktop/quantTest/sum.c:254]   --->   Operation 110 'br' <Predicate = (!exitcond & !b5)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (2.70ns)   --->   "%ixstart_11 = add nsw i32 %ixstart, 80" [../Desktop/quantTest/sum.c:257]   --->   Operation 111 'add' 'ixstart_11' <Predicate = (!exitcond & !b5 & !tmp_51)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (2.43ns)   --->   "%tmp_57 = icmp sgt i32 %ixstart_11, 399" [../Desktop/quantTest/sum.c:258]   --->   Operation 112 'icmp' 'tmp_57' <Predicate = (!exitcond & !b5 & !tmp_51)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (1.75ns)   --->   "br i1 %tmp_57, label %9, label %._crit_edge" [../Desktop/quantTest/sum.c:258]   --->   Operation 113 'br' <Predicate = (!exitcond & !b5 & !tmp_51)> <Delay = 1.75>
ST_14 : Operation 114 [1/1] (2.70ns)   --->   "%ixstart_12 = add nsw i32 %ixstart, -304" [../Desktop/quantTest/sum.c:259]   --->   Operation 114 'add' 'ixstart_12' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (2.43ns)   --->   "%tmp_59 = icmp sgt i32 %ixstart_12, 79" [../Desktop/quantTest/sum.c:260]   --->   Operation 115 'icmp' 'tmp_59' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (2.70ns)   --->   "%ixstart_13 = add nsw i32 %ixstart, -383" [../Desktop/quantTest/sum.c:261]   --->   Operation 116 'add' 'ixstart_13' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.79ns)   --->   "%p_s = select i1 %tmp_59, i32 %ixstart_13, i32 %ixstart_12" [../Desktop/quantTest/sum.c:260]   --->   Operation 117 'select' 'p_s' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 118 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:263]   --->   Operation 118 'br' <Predicate = (!exitcond & !b5 & !tmp_51 & tmp_57)> <Delay = 1.75>
ST_14 : Operation 119 [13/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 119 'urem' 'tmp_54' <Predicate = (!exitcond & !b5 & tmp_51)> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [13/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 120 'urem' 'tmp_47' <Predicate = (!exitcond & b5)> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %b4, label %11, label %12" [../Desktop/quantTest/sum.c:278]   --->   Operation 121 'br' <Predicate = (exitcond)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%i7_load = load i32* %i7" [../Desktop/quantTest/sum.c:281]   --->   Operation 122 'load' 'i7_load' <Predicate = (exitcond & !b4)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (2.43ns)   --->   "%tmp_45 = icmp sgt i32 %i7_load, 2147483631" [../Desktop/quantTest/sum.c:281]   --->   Operation 123 'icmp' 'tmp_45' <Predicate = (exitcond & !b4)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %13, label %14" [../Desktop/quantTest/sum.c:281]   --->   Operation 124 'br' <Predicate = (exitcond & !b4)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (2.70ns)   --->   "%i23_2 = add nsw i32 %i7_load, 16" [../Desktop/quantTest/sum.c:284]   --->   Operation 125 'add' 'i23_2' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (2.43ns)   --->   "%tmp_53 = icmp sgt i32 %i23_2, 79" [../Desktop/quantTest/sum.c:285]   --->   Operation 126 'icmp' 'tmp_53' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (2.70ns)   --->   "%i23_3 = add nsw i32 %i7_load, -63" [../Desktop/quantTest/sum.c:286]   --->   Operation 127 'add' 'i23_3' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.79ns)   --->   "%p_3 = select i1 %tmp_53, i32 %i23_3, i32 %i23_2" [../Desktop/quantTest/sum.c:285]   --->   Operation 128 'select' 'p_3' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (1.75ns)   --->   "store i32 %p_3, i32* %i7" [../Desktop/quantTest/sum.c:285]   --->   Operation 129 'store' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 1.75>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "br label %._crit_edge5"   --->   Operation 130 'br' <Predicate = (exitcond & !b4 & !tmp_45)> <Delay = 0.00>
ST_14 : Operation 131 [11/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 131 'urem' 'tmp_52' <Predicate = (exitcond & !b4 & tmp_45)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [11/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 132 'urem' 'tmp_43' <Predicate = (exitcond & b4)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.18>
ST_15 : Operation 133 [12/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 133 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%zext4_cast = zext i9 %ix_7 to i20" [../Desktop/quantTest/sum.c:255]   --->   Operation 134 'zext' 'zext4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (7.18ns)   --->   "%mul3 = mul i20 820, %zext4_cast" [../Desktop/quantTest/sum.c:255]   --->   Operation 135 'mul' 'mul3' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_45_cast = call i7 @_ssdm_op_PartSelect.i7.i20.i32.i32(i20 %mul3, i32 12, i32 18)" [../Desktop/quantTest/sum.c:255]   --->   Operation 136 'partselect' 'tmp_45_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (7.18ns)   --->   "%mul9 = mul i20 656, %zext4_cast" [../Desktop/quantTest/sum.c:255]   --->   Operation 137 'mul' 'mul9' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_89 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul9, i32 14, i32 19)" [../Desktop/quantTest/sum.c:255]   --->   Operation 138 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 139 [11/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 139 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [11/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 140 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 141 [10/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 141 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [10/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 142 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 143 [9/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 143 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 144 [9/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 144 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 145 [8/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 145 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 146 [8/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 146 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 147 [7/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 147 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [7/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 148 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 149 [6/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 149 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [6/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 150 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 151 [5/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 151 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [5/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 152 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.45>
ST_23 : Operation 153 [4/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 153 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [4/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 154 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.45>
ST_24 : Operation 155 [3/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 155 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 156 [3/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 156 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 157 [2/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 157 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 158 [2/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 158 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.09>
ST_26 : Operation 159 [1/13] (3.45ns)   --->   "%tmp_54 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 159 'urem' 'tmp_54' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i9 %tmp_54 to i4" [../Desktop/quantTest/sum.c:255]   --->   Operation 160 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i9 %tmp_54 to i3" [../Desktop/quantTest/sum.c:255]   --->   Operation 161 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_44 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_87, i2 0)" [../Desktop/quantTest/sum.c:255]   --->   Operation 162 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 163 [1/11] (3.30ns)   --->   "%tmp_46 = urem i7 %tmp_45_cast, 5" [../Desktop/quantTest/sum.c:255]   --->   Operation 163 'urem' 'tmp_46' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i7 %tmp_46 to i4" [../Desktop/quantTest/sum.c:255]   --->   Operation 164 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.77ns)   --->   "%tmp2 = add i4 %tmp_88, %tmp_86" [../Desktop/quantTest/sum.c:255]   --->   Operation 165 'add' 'tmp2' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i5" [../Desktop/quantTest/sum.c:255]   --->   Operation 166 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (1.86ns)   --->   "%tmp_55 = add i5 %tmp_44, %tmp2_cast" [../Desktop/quantTest/sum.c:255]   --->   Operation 167 'add' 'tmp_55' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.30>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_56 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_55, i4 0)" [../Desktop/quantTest/sum.c:255]   --->   Operation 168 'bitconcatenate' 'tmp_56' <Predicate = (!b5 & tmp_51)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_49 = sext i6 %tmp_89 to i9" [../Desktop/quantTest/sum.c:255]   --->   Operation 169 'sext' 'tmp_49' <Predicate = (!b5 & tmp_51)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (2.11ns)   --->   "%ixstart_10 = add i9 %tmp_49, %tmp_56" [../Desktop/quantTest/sum.c:255]   --->   Operation 170 'add' 'ixstart_10' <Predicate = (!b5 & tmp_51)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%ixstart_15_cast = zext i9 %ixstart_10 to i32" [../Desktop/quantTest/sum.c:255]   --->   Operation 171 'zext' 'ixstart_15_cast' <Predicate = (!b5 & tmp_51)> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:256]   --->   Operation 172 'br' <Predicate = (!b5 & tmp_51)> <Delay = 1.75>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_50 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_48, i4 0)" [../Desktop/quantTest/sum.c:253]   --->   Operation 173 'bitconcatenate' 'tmp_50' <Predicate = (b5)> <Delay = 0.00>
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_41 = sext i6 %tmp_83 to i9" [../Desktop/quantTest/sum.c:253]   --->   Operation 174 'sext' 'tmp_41' <Predicate = (b5)> <Delay = 0.00>
ST_27 : Operation 175 [1/1] (2.11ns)   --->   "%ixstart_9 = add i9 %tmp_41, %tmp_50" [../Desktop/quantTest/sum.c:253]   --->   Operation 175 'add' 'ixstart_9' <Predicate = (b5)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%ixstart_14_cast = zext i9 %ixstart_9 to i32" [../Desktop/quantTest/sum.c:253]   --->   Operation 176 'zext' 'ixstart_14_cast' <Predicate = (b5)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (1.75ns)   --->   "br label %._crit_edge" [../Desktop/quantTest/sum.c:254]   --->   Operation 177 'br' <Predicate = (b5)> <Delay = 1.75>
ST_27 : Operation 178 [1/1] (0.00ns)   --->   "%ixstart_5 = phi i32 [ %ixstart_14_cast, %5 ], [ %ixstart_15_cast, %7 ], [ %p_s, %9 ], [ %ixstart_11, %8 ]"   --->   Operation 178 'phi' 'ixstart_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_60 = sext i32 %ixstart_5 to i64" [../Desktop/quantTest/sum.c:266]   --->   Operation 179 'sext' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%X_addr_3 = getelementptr [400 x i1]* %X, i64 0, i64 %tmp_60" [../Desktop/quantTest/sum.c:266]   --->   Operation 180 'getelementptr' 'X_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 181 [2/2] (2.43ns)   --->   "%X_load = load i1* %X_addr_3, align 1" [../Desktop/quantTest/sum.c:266]   --->   Operation 181 'load' 'X_load' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>

State 28 <SV = 14> <Delay = 7.18>
ST_28 : Operation 182 [12/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 182 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%zext5_cast = zext i9 %ix_7 to i20" [../Desktop/quantTest/sum.c:253]   --->   Operation 183 'zext' 'zext5_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (7.18ns)   --->   "%mul6 = mul i20 820, %zext5_cast" [../Desktop/quantTest/sum.c:253]   --->   Operation 184 'mul' 'mul6' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_37_cast = call i7 @_ssdm_op_PartSelect.i7.i20.i32.i32(i20 %mul6, i32 12, i32 18)" [../Desktop/quantTest/sum.c:253]   --->   Operation 185 'partselect' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (7.18ns)   --->   "%mul4 = mul i20 656, %zext5_cast" [../Desktop/quantTest/sum.c:253]   --->   Operation 186 'mul' 'mul4' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_83 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul4, i32 14, i32 19)" [../Desktop/quantTest/sum.c:253]   --->   Operation 187 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>

State 29 <SV = 15> <Delay = 3.45>
ST_29 : Operation 188 [11/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 188 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 189 [11/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 189 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 3.45>
ST_30 : Operation 190 [10/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 190 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 191 [10/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 191 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 3.45>
ST_31 : Operation 192 [9/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 192 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 193 [9/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 193 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 3.45>
ST_32 : Operation 194 [8/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 194 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 195 [8/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 195 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 3.45>
ST_33 : Operation 196 [7/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 196 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 197 [7/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 197 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 3.45>
ST_34 : Operation 198 [6/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 198 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 199 [6/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 199 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 3.45>
ST_35 : Operation 200 [5/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 200 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 201 [5/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 201 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 3.45>
ST_36 : Operation 202 [4/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 202 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 203 [4/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 203 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 23> <Delay = 3.45>
ST_37 : Operation 204 [3/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 204 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 205 [3/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 205 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 3.45>
ST_38 : Operation 206 [2/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 206 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 207 [2/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 207 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 7.09>
ST_39 : Operation 208 [1/13] (3.45ns)   --->   "%tmp_47 = urem i9 %ix_7, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 208 'urem' 'tmp_47' <Predicate = true> <Delay = 3.45> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i9 %tmp_47 to i4" [../Desktop/quantTest/sum.c:253]   --->   Operation 209 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i9 %tmp_47 to i3" [../Desktop/quantTest/sum.c:253]   --->   Operation 210 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_36 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_81, i2 0)" [../Desktop/quantTest/sum.c:253]   --->   Operation 211 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 212 [1/11] (3.30ns)   --->   "%tmp_38 = urem i7 %tmp_37_cast, 5" [../Desktop/quantTest/sum.c:253]   --->   Operation 212 'urem' 'tmp_38' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i7 %tmp_38 to i4" [../Desktop/quantTest/sum.c:253]   --->   Operation 213 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 214 [1/1] (1.77ns)   --->   "%tmp1 = add i4 %tmp_82, %tmp_80" [../Desktop/quantTest/sum.c:253]   --->   Operation 214 'add' 'tmp1' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 215 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i4 %tmp1 to i5" [../Desktop/quantTest/sum.c:253]   --->   Operation 215 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 216 [1/1] (1.86ns)   --->   "%tmp_48 = add i5 %tmp_36, %tmp1_cast" [../Desktop/quantTest/sum.c:253]   --->   Operation 216 'add' 'tmp_48' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 6.98>
ST_40 : Operation 217 [1/2] (2.43ns)   --->   "%X_load = load i1* %X_addr_3, align 1" [../Desktop/quantTest/sum.c:266]   --->   Operation 217 'load' 'X_load' <Predicate = true> <Delay = 2.43> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_40 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_61 = zext i1 %X_load to i64" [../Desktop/quantTest/sum.c:266]   --->   Operation 218 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_62 = zext i1 %X_load to i35" [../Desktop/quantTest/sum.c:266]   --->   Operation 219 'zext' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i64 %s_1 to i35" [../Desktop/quantTest/sum.c:238]   --->   Operation 220 'trunc' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_63 = zext i1 %X_load to i34" [../Desktop/quantTest/sum.c:266]   --->   Operation 221 'zext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i64 %s_1 to i34" [../Desktop/quantTest/sum.c:238]   --->   Operation 222 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 223 [1/1] (3.56ns)   --->   "%s_9 = add nsw i64 %tmp_61, %s_1" [../Desktop/quantTest/sum.c:266]   --->   Operation 223 'add' 's_9' <Predicate = true> <Delay = 3.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 224 [1/1] (2.74ns)   --->   "%s_10 = add i34 %tmp_91, %tmp_63" [../Desktop/quantTest/sum.c:266]   --->   Operation 224 'add' 's_10' <Predicate = true> <Delay = 2.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 225 [1/1] (2.76ns)   --->   "%s_12_cast = add i35 %tmp_90, %tmp_62" [../Desktop/quantTest/sum.c:266]   --->   Operation 225 'add' 's_12_cast' <Predicate = true> <Delay = 2.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i35.i32(i35 %s_12_cast, i32 34)" [../Desktop/quantTest/sum.c:267]   --->   Operation 226 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_3 = or i64 %s_9, -17179869184" [../Desktop/quantTest/sum.c:268]   --->   Operation 227 'or' 's_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%s_14_cast = zext i34 %s_10 to i64" [../Desktop/quantTest/sum.c:270]   --->   Operation 228 'zext' 's_14_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 229 [1/1] (0.98ns) (out node of the LUT)   --->   "%s_2 = select i1 %tmp_92, i64 %s_3, i64 %s_14_cast" [../Desktop/quantTest/sum.c:267]   --->   Operation 229 'select' 's_2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 230 [1/1] (0.00ns)   --->   "br label %3" [../Desktop/quantTest/sum.c:246]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 14> <Delay = 3.30>
ST_41 : Operation 231 [10/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 231 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 3.30>
ST_42 : Operation 232 [9/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 232 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 3.30>
ST_43 : Operation 233 [8/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 233 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 17> <Delay = 3.30>
ST_44 : Operation 234 [7/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 234 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 18> <Delay = 3.30>
ST_45 : Operation 235 [6/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 235 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 3.30>
ST_46 : Operation 236 [5/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 236 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 20> <Delay = 3.30>
ST_47 : Operation 237 [4/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 237 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 21> <Delay = 3.30>
ST_48 : Operation 238 [3/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 238 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 22> <Delay = 3.30>
ST_49 : Operation 239 [2/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 239 'urem' 'tmp_52' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 23> <Delay = 8.24>
ST_50 : Operation 240 [1/11] (3.30ns)   --->   "%tmp_52 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:282]   --->   Operation 240 'urem' 'tmp_52' <Predicate = (!b4 & tmp_45)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node i23_1)   --->   "%tmp_84 = shl i7 %tmp_52, 4" [../Desktop/quantTest/sum.c:282]   --->   Operation 241 'shl' 'tmp_84' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 242 [1/1] (0.00ns)   --->   "%zext2_cast = zext i7 %iy to i16" [../Desktop/quantTest/sum.c:282]   --->   Operation 242 'zext' 'zext2_cast' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 243 [1/1] (4.46ns)   --->   "%mul2 = mul i16 205, %zext2_cast" [../Desktop/quantTest/sum.c:282]   --->   Operation 243 'mul' 'mul2' <Predicate = (!b4 & tmp_45)> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node i23_1)   --->   "%tmp_85 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul2, i32 10, i32 15)" [../Desktop/quantTest/sum.c:282]   --->   Operation 244 'partselect' 'tmp_85' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node i23_1)   --->   "%tmp_42 = sext i6 %tmp_85 to i7" [../Desktop/quantTest/sum.c:282]   --->   Operation 245 'sext' 'tmp_42' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 246 [1/1] (2.03ns) (out node of the LUT)   --->   "%i23_1 = add i7 %tmp_84, %tmp_42" [../Desktop/quantTest/sum.c:282]   --->   Operation 246 'add' 'i23_1' <Predicate = (!b4 & tmp_45)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 247 [1/1] (0.00ns)   --->   "%i23_1_cast = zext i7 %i23_1 to i32" [../Desktop/quantTest/sum.c:282]   --->   Operation 247 'zext' 'i23_1_cast' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 248 [1/1] (1.75ns)   --->   "store i32 %i23_1_cast, i32* %i7" [../Desktop/quantTest/sum.c:282]   --->   Operation 248 'store' <Predicate = (!b4 & tmp_45)> <Delay = 1.75>
ST_50 : Operation 249 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:283]   --->   Operation 249 'br' <Predicate = (!b4 & tmp_45)> <Delay = 0.00>
ST_50 : Operation 250 [1/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 250 'urem' 'tmp_43' <Predicate = (b4)> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node i23)   --->   "%tmp_78 = shl i7 %tmp_43, 4" [../Desktop/quantTest/sum.c:280]   --->   Operation 251 'shl' 'tmp_78' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 252 [1/1] (0.00ns)   --->   "%zext1_cast = zext i7 %iy to i16" [../Desktop/quantTest/sum.c:280]   --->   Operation 252 'zext' 'zext1_cast' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 253 [1/1] (4.46ns)   --->   "%mul1 = mul i16 205, %zext1_cast" [../Desktop/quantTest/sum.c:280]   --->   Operation 253 'mul' 'mul1' <Predicate = (b4)> <Delay = 4.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node i23)   --->   "%tmp_79 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %mul1, i32 10, i32 15)" [../Desktop/quantTest/sum.c:280]   --->   Operation 254 'partselect' 'tmp_79' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node i23)   --->   "%tmp_34 = sext i6 %tmp_79 to i7" [../Desktop/quantTest/sum.c:280]   --->   Operation 255 'sext' 'tmp_34' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 256 [1/1] (2.03ns) (out node of the LUT)   --->   "%i23 = add i7 %tmp_78, %tmp_34" [../Desktop/quantTest/sum.c:280]   --->   Operation 256 'add' 'i23' <Predicate = (b4)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 257 [1/1] (0.00ns)   --->   "%i23_cast = zext i7 %i23 to i32" [../Desktop/quantTest/sum.c:280]   --->   Operation 257 'zext' 'i23_cast' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 258 [1/1] (1.75ns)   --->   "store i32 %i23_cast, i32* %i7" [../Desktop/quantTest/sum.c:280]   --->   Operation 258 'store' <Predicate = (b4)> <Delay = 1.75>
ST_50 : Operation 259 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [../Desktop/quantTest/sum.c:281]   --->   Operation 259 'br' <Predicate = (b4)> <Delay = 0.00>
ST_50 : Operation 260 [1/1] (2.03ns)   --->   "%i = add i7 %iy, 1" [../Desktop/quantTest/sum.c:234]   --->   Operation 260 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 261 [1/1] (2.11ns)   --->   "%indvars_iv_next = add i9 %indvars_iv, 5" [../Desktop/quantTest/sum.c:234]   --->   Operation 261 'add' 'indvars_iv_next' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 14> <Delay = 3.30>
ST_51 : Operation 262 [10/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 262 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 15> <Delay = 3.30>
ST_52 : Operation 263 [9/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 263 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 16> <Delay = 3.30>
ST_53 : Operation 264 [8/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 264 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 17> <Delay = 3.30>
ST_54 : Operation 265 [7/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 265 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 18> <Delay = 3.30>
ST_55 : Operation 266 [6/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 266 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 19> <Delay = 3.30>
ST_56 : Operation 267 [5/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 267 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 20> <Delay = 3.30>
ST_57 : Operation 268 [4/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 268 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 21> <Delay = 3.30>
ST_58 : Operation 269 [3/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 269 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 22> <Delay = 3.30>
ST_59 : Operation 270 [2/11] (3.30ns)   --->   "%tmp_43 = urem i7 %iy, 5" [../Desktop/quantTest/sum.c:280]   --->   Operation 270 'urem' 'tmp_43' <Predicate = true> <Delay = 3.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 10> <II = 7> <Delay = 3.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 24> <Delay = 3.25>
ST_60 : Operation 271 [1/1] (0.00ns)   --->   "%i7_load_1 = load i32* %i7" [../Desktop/quantTest/sum.c:290]   --->   Operation 271 'load' 'i7_load_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_58 = sext i32 %i7_load_1 to i64" [../Desktop/quantTest/sum.c:290]   --->   Operation 272 'sext' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 273 [1/1] (0.00ns)   --->   "%Y_addr = getelementptr [80 x i64]* %Y, i64 0, i64 %tmp_58" [../Desktop/quantTest/sum.c:290]   --->   Operation 273 'getelementptr' 'Y_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 274 [1/1] (3.25ns)   --->   "store i64 %s_1, i64* %Y_addr, align 8" [../Desktop/quantTest/sum.c:290]   --->   Operation 274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_60 : Operation 275 [1/1] (0.00ns)   --->   "br label %1" [../Desktop/quantTest/sum.c:234]   --->   Operation 275 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.75ns
The critical path consists of the following:
	'alloca' operation ('i7') [3]  (0 ns)
	'store' operation of constant 0 on local variable 'i7' [4]  (1.75 ns)

 <State 2>: 3.3ns
The critical path consists of the following:
	'phi' operation ('indvars_iv1', ../Desktop/quantTest/sum.c:234) with incoming values : ('indvars_iv_next2', ../Desktop/quantTest/sum.c:234) [7]  (0 ns)
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 3>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 4>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 5>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 6>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 7>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 8>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 9>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 10>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)

 <State 11>: 7.18ns
The critical path consists of the following:
	'mul' operation ('mul', ../Desktop/quantTest/sum.c:237) [22]  (7.18 ns)

 <State 12>: 7.77ns
The critical path consists of the following:
	'urem' operation ('tmp_31', ../Desktop/quantTest/sum.c:237) [19]  (3.3 ns)
	'shl' operation ('tmp_65', ../Desktop/quantTest/sum.c:237) [20]  (0 ns)
	'add' operation ('tmp_s', ../Desktop/quantTest/sum.c:237) [25]  (2.03 ns)
	'getelementptr' operation ('X_addr', ../Desktop/quantTest/sum.c:237) [27]  (0 ns)
	'load' operation ('s', ../Desktop/quantTest/sum.c:237) on array 'X' [28]  (2.44 ns)

 <State 13>: 2.44ns
The critical path consists of the following:
	'load' operation ('s', ../Desktop/quantTest/sum.c:237) on array 'X' [28]  (2.44 ns)

 <State 14>: 7.69ns
The critical path consists of the following:
	'load' operation ('i7_load', ../Desktop/quantTest/sum.c:281) on local variable 'i7' [117]  (0 ns)
	'add' operation ('i23', ../Desktop/quantTest/sum.c:284) [121]  (2.7 ns)
	'icmp' operation ('tmp_53', ../Desktop/quantTest/sum.c:285) [122]  (2.44 ns)
	'select' operation ('p_3', ../Desktop/quantTest/sum.c:285) [124]  (0.796 ns)
	'store' operation (../Desktop/quantTest/sum.c:285) of variable 'p_3', ../Desktop/quantTest/sum.c:285 on local variable 'i7' [125]  (1.75 ns)

 <State 15>: 7.18ns
The critical path consists of the following:
	'mul' operation ('mul3', ../Desktop/quantTest/sum.c:255) [62]  (7.18 ns)

 <State 16>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 17>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 18>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 19>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 20>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 21>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 22>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 23>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 24>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 25>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)

 <State 26>: 7.09ns
The critical path consists of the following:
	'urem' operation ('tmp_54', ../Desktop/quantTest/sum.c:255) [57]  (3.45 ns)
	'add' operation ('tmp2', ../Desktop/quantTest/sum.c:255) [66]  (1.78 ns)
	'add' operation ('tmp_55', ../Desktop/quantTest/sum.c:255) [68]  (1.86 ns)

 <State 27>: 6.31ns
The critical path consists of the following:
	'add' operation ('ixstart', ../Desktop/quantTest/sum.c:255) [73]  (2.12 ns)
	multiplexor before 'phi' operation ('ixstart') with incoming values : ('ixstart', ../Desktop/quantTest/sum.c:257) ('p_s', ../Desktop/quantTest/sum.c:260) ('ixstart_15_cast', ../Desktop/quantTest/sum.c:255) ('ixstart_14_cast', ../Desktop/quantTest/sum.c:253) [97]  (1.75 ns)
	'phi' operation ('ixstart') with incoming values : ('ixstart', ../Desktop/quantTest/sum.c:257) ('p_s', ../Desktop/quantTest/sum.c:260) ('ixstart_15_cast', ../Desktop/quantTest/sum.c:255) ('ixstart_14_cast', ../Desktop/quantTest/sum.c:253) [97]  (0 ns)
	'getelementptr' operation ('X_addr_3', ../Desktop/quantTest/sum.c:266) [99]  (0 ns)
	'load' operation ('X_load', ../Desktop/quantTest/sum.c:266) on array 'X' [100]  (2.44 ns)

 <State 28>: 7.18ns
The critical path consists of the following:
	'mul' operation ('mul6', ../Desktop/quantTest/sum.c:253) [82]  (7.18 ns)

 <State 29>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 30>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 31>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 32>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 33>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 34>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 35>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 36>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 37>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 38>: 3.45ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)

 <State 39>: 7.09ns
The critical path consists of the following:
	'urem' operation ('tmp_47', ../Desktop/quantTest/sum.c:253) [77]  (3.45 ns)
	'add' operation ('tmp1', ../Desktop/quantTest/sum.c:253) [86]  (1.78 ns)
	'add' operation ('tmp_48', ../Desktop/quantTest/sum.c:253) [88]  (1.86 ns)

 <State 40>: 6.98ns
The critical path consists of the following:
	'load' operation ('X_load', ../Desktop/quantTest/sum.c:266) on array 'X' [100]  (2.44 ns)
	'add' operation ('s', ../Desktop/quantTest/sum.c:266) [106]  (3.56 ns)
	'or' operation ('s', ../Desktop/quantTest/sum.c:268) [110]  (0 ns)
	'select' operation ('s', ../Desktop/quantTest/sum.c:267) [112]  (0.987 ns)

 <State 41>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 42>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 43>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 44>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 45>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 46>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 47>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 48>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 49>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_52', ../Desktop/quantTest/sum.c:282) [128]  (3.3 ns)

 <State 50>: 8.24ns
The critical path consists of the following:
	'mul' operation ('mul2', ../Desktop/quantTest/sum.c:282) [131]  (4.46 ns)
	'add' operation ('i23', ../Desktop/quantTest/sum.c:282) [134]  (2.03 ns)
	'store' operation (../Desktop/quantTest/sum.c:282) of variable 'i23_1_cast', ../Desktop/quantTest/sum.c:282 on local variable 'i7' [136]  (1.75 ns)

 <State 51>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 52>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 53>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 54>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 55>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 56>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 57>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 58>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 59>: 3.3ns
The critical path consists of the following:
	'urem' operation ('tmp_43', ../Desktop/quantTest/sum.c:280) [139]  (3.3 ns)

 <State 60>: 3.26ns
The critical path consists of the following:
	'load' operation ('i7_load_1', ../Desktop/quantTest/sum.c:290) on local variable 'i7' [150]  (0 ns)
	'getelementptr' operation ('Y_addr', ../Desktop/quantTest/sum.c:290) [152]  (0 ns)
	'store' operation (../Desktop/quantTest/sum.c:290) of variable 's' on array 'Y' [153]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
