#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1693f50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1686d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x16c97e0 .functor NOT 1, L_0x16cb570, C4<0>, C4<0>, C4<0>;
L_0x16cb300 .functor XOR 1, L_0x16cb1a0, L_0x16cb260, C4<0>, C4<0>;
L_0x16cb460 .functor XOR 1, L_0x16cb300, L_0x16cb3c0, C4<0>, C4<0>;
v0x16c8b60_0 .net *"_ivl_10", 0 0, L_0x16cb3c0;  1 drivers
v0x16c8c60_0 .net *"_ivl_12", 0 0, L_0x16cb460;  1 drivers
v0x16c8d40_0 .net *"_ivl_2", 0 0, L_0x16cb0e0;  1 drivers
v0x16c8e30_0 .net *"_ivl_4", 0 0, L_0x16cb1a0;  1 drivers
v0x16c8f10_0 .net *"_ivl_6", 0 0, L_0x16cb260;  1 drivers
v0x16c8ff0_0 .net *"_ivl_8", 0 0, L_0x16cb300;  1 drivers
v0x16c90d0_0 .var "clk", 0 0;
v0x16c9170_0 .var/2u "stats1", 159 0;
v0x16c9230_0 .var/2u "strobe", 0 0;
v0x16c9380_0 .net "tb_match", 0 0, L_0x16cb570;  1 drivers
v0x16c9440_0 .net "tb_mismatch", 0 0, L_0x16c97e0;  1 drivers
v0x16c9500_0 .net "x", 0 0, v0x16c5d00_0;  1 drivers
v0x16c95a0_0 .net "y", 0 0, v0x16c5dc0_0;  1 drivers
v0x16c9640_0 .net "z_dut", 0 0, L_0x16caf80;  1 drivers
v0x16c9710_0 .net "z_ref", 0 0, L_0x16c9950;  1 drivers
L_0x16cb0e0 .concat [ 1 0 0 0], L_0x16c9950;
L_0x16cb1a0 .concat [ 1 0 0 0], L_0x16c9950;
L_0x16cb260 .concat [ 1 0 0 0], L_0x16caf80;
L_0x16cb3c0 .concat [ 1 0 0 0], L_0x16c9950;
L_0x16cb570 .cmp/eeq 1, L_0x16cb0e0, L_0x16cb460;
S_0x169ab80 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1686d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16c98b0 .functor NOT 1, v0x16c5dc0_0, C4<0>, C4<0>, C4<0>;
L_0x16c9950 .functor OR 1, v0x16c5d00_0, L_0x16c98b0, C4<0>, C4<0>;
v0x1695430_0 .net *"_ivl_0", 0 0, L_0x16c98b0;  1 drivers
v0x16954d0_0 .net "x", 0 0, v0x16c5d00_0;  alias, 1 drivers
v0x16c5800_0 .net "y", 0 0, v0x16c5dc0_0;  alias, 1 drivers
v0x16c58a0_0 .net "z", 0 0, L_0x16c9950;  alias, 1 drivers
S_0x16c59e0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1686d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x16c5c20_0 .net "clk", 0 0, v0x16c90d0_0;  1 drivers
v0x16c5d00_0 .var "x", 0 0;
v0x16c5dc0_0 .var "y", 0 0;
E_0x16701d0 .event negedge, v0x16c5c20_0;
E_0x1672650/0 .event negedge, v0x16c5c20_0;
E_0x1672650/1 .event posedge, v0x16c5c20_0;
E_0x1672650 .event/or E_0x1672650/0, E_0x1672650/1;
S_0x16c5e60 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x1686d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16cae80 .functor OR 1, L_0x16c9bb0, L_0x16ca170, C4<0>, C4<0>;
L_0x16caef0 .functor AND 1, L_0x16ca340, L_0x16cad20, C4<1>, C4<1>;
L_0x16caf80 .functor XOR 1, L_0x16cae80, L_0x16caef0, C4<0>, C4<0>;
v0x16c8270_0 .net *"_ivl_0", 0 0, L_0x16cae80;  1 drivers
v0x16c8350_0 .net *"_ivl_2", 0 0, L_0x16caef0;  1 drivers
v0x16c8430_0 .net "x", 0 0, v0x16c5d00_0;  alias, 1 drivers
v0x16c84d0_0 .net "y", 0 0, v0x16c5dc0_0;  alias, 1 drivers
v0x16c8570_0 .net "z", 0 0, L_0x16caf80;  alias, 1 drivers
v0x16c8610_0 .net "z_a1", 0 0, L_0x16c9bb0;  1 drivers
v0x16c86b0_0 .net "z_a2", 0 0, L_0x16ca340;  1 drivers
v0x16c8780_0 .net "z_b1", 0 0, L_0x16ca170;  1 drivers
v0x16c8850_0 .net "z_b2", 0 0, L_0x16cad20;  1 drivers
S_0x16c6040 .scope module, "a1" "moduleA" 4 27, 4 1 0, S_0x16c5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16c9b20 .functor XOR 1, v0x16c5d00_0, v0x16c5dc0_0, C4<0>, C4<0>;
L_0x16c9bb0 .functor AND 1, L_0x16c9b20, v0x16c5d00_0, C4<1>, C4<1>;
v0x16c62b0_0 .net *"_ivl_0", 0 0, L_0x16c9b20;  1 drivers
v0x16c63b0_0 .net "x", 0 0, v0x16c5d00_0;  alias, 1 drivers
v0x16c64c0_0 .net "y", 0 0, v0x16c5dc0_0;  alias, 1 drivers
v0x16c65b0_0 .net "z", 0 0, L_0x16c9bb0;  alias, 1 drivers
S_0x16c66b0 .scope module, "a2" "moduleA" 4 39, 4 1 0, S_0x16c5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16ca2d0 .functor XOR 1, v0x16c5d00_0, v0x16c5dc0_0, C4<0>, C4<0>;
L_0x16ca340 .functor AND 1, L_0x16ca2d0, v0x16c5d00_0, C4<1>, C4<1>;
v0x16c6900_0 .net *"_ivl_0", 0 0, L_0x16ca2d0;  1 drivers
v0x16c6a00_0 .net "x", 0 0, v0x16c5d00_0;  alias, 1 drivers
v0x16c6ac0_0 .net "y", 0 0, v0x16c5dc0_0;  alias, 1 drivers
v0x16c6b60_0 .net "z", 0 0, L_0x16ca340;  alias, 1 drivers
S_0x16c6c60 .scope module, "b1" "moduleB" 4 33, 4 10 0, S_0x16c5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16c9ce0 .functor NOT 1, v0x16c5dc0_0, C4<0>, C4<0>, C4<0>;
L_0x16c9d70 .functor AND 1, v0x16c5d00_0, L_0x16c9ce0, C4<1>, C4<1>;
L_0x16c9e50 .functor NOT 1, v0x16c5d00_0, C4<0>, C4<0>, C4<0>;
L_0x16c9ec0 .functor AND 1, L_0x16c9e50, v0x16c5dc0_0, C4<1>, C4<1>;
L_0x16c9fb0 .functor OR 1, L_0x16c9d70, L_0x16c9ec0, C4<0>, C4<0>;
L_0x16ca0c0 .functor AND 1, v0x16c5d00_0, v0x16c5dc0_0, C4<1>, C4<1>;
L_0x16ca170 .functor OR 1, L_0x16c9fb0, L_0x16ca0c0, C4<0>, C4<0>;
v0x16c6ee0_0 .net *"_ivl_0", 0 0, L_0x16c9ce0;  1 drivers
v0x16c6fc0_0 .net *"_ivl_10", 0 0, L_0x16ca0c0;  1 drivers
v0x16c70a0_0 .net *"_ivl_2", 0 0, L_0x16c9d70;  1 drivers
v0x16c7190_0 .net *"_ivl_4", 0 0, L_0x16c9e50;  1 drivers
v0x16c7270_0 .net *"_ivl_6", 0 0, L_0x16c9ec0;  1 drivers
v0x16c73a0_0 .net *"_ivl_8", 0 0, L_0x16c9fb0;  1 drivers
v0x16c7480_0 .net "x", 0 0, v0x16c5d00_0;  alias, 1 drivers
v0x16c7520_0 .net "y", 0 0, v0x16c5dc0_0;  alias, 1 drivers
v0x16c7650_0 .net "z", 0 0, L_0x16ca170;  alias, 1 drivers
S_0x16c7820 .scope module, "b2" "moduleB" 4 45, 4 10 0, S_0x16c5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x16ca470 .functor NOT 1, v0x16c5dc0_0, C4<0>, C4<0>, C4<0>;
L_0x16ca500 .functor AND 1, v0x16c5d00_0, L_0x16ca470, C4<1>, C4<1>;
L_0x16ca7f0 .functor NOT 1, v0x16c5d00_0, C4<0>, C4<0>, C4<0>;
L_0x16ca860 .functor AND 1, L_0x16ca7f0, v0x16c5dc0_0, C4<1>, C4<1>;
L_0x16ca950 .functor OR 1, L_0x16ca500, L_0x16ca860, C4<0>, C4<0>;
L_0x16caa60 .functor AND 1, v0x16c5d00_0, v0x16c5dc0_0, C4<1>, C4<1>;
L_0x16cad20 .functor OR 1, L_0x16ca950, L_0x16caa60, C4<0>, C4<0>;
v0x16c7a20_0 .net *"_ivl_0", 0 0, L_0x16ca470;  1 drivers
v0x16c7b20_0 .net *"_ivl_10", 0 0, L_0x16caa60;  1 drivers
v0x16c7c00_0 .net *"_ivl_2", 0 0, L_0x16ca500;  1 drivers
v0x16c7cc0_0 .net *"_ivl_4", 0 0, L_0x16ca7f0;  1 drivers
v0x16c7da0_0 .net *"_ivl_6", 0 0, L_0x16ca860;  1 drivers
v0x16c7e80_0 .net *"_ivl_8", 0 0, L_0x16ca950;  1 drivers
v0x16c7f60_0 .net "x", 0 0, v0x16c5d00_0;  alias, 1 drivers
v0x16c8000_0 .net "y", 0 0, v0x16c5dc0_0;  alias, 1 drivers
v0x16c80a0_0 .net "z", 0 0, L_0x16cad20;  alias, 1 drivers
S_0x16c89b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1686d40;
 .timescale -12 -12;
E_0x1672790 .event anyedge, v0x16c9230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16c9230_0;
    %nor/r;
    %assign/vec4 v0x16c9230_0, 0;
    %wait E_0x1672790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16c59e0;
T_1 ;
    %wait E_0x1672650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x16c5dc0_0, 0;
    %assign/vec4 v0x16c5d00_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x16c59e0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16701d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1686d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16c90d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16c9230_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1686d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x16c90d0_0;
    %inv;
    %store/vec4 v0x16c90d0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1686d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16c5c20_0, v0x16c9440_0, v0x16c9500_0, v0x16c95a0_0, v0x16c9710_0, v0x16c9640_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1686d40;
T_6 ;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1686d40;
T_7 ;
    %wait E_0x1672650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16c9170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c9170_0, 4, 32;
    %load/vec4 v0x16c9380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c9170_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16c9170_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c9170_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x16c9710_0;
    %load/vec4 v0x16c9710_0;
    %load/vec4 v0x16c9640_0;
    %xor;
    %load/vec4 v0x16c9710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c9170_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x16c9170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16c9170_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/mt2015_q4/iter0/response10/top_module.sv";
