timestamp 1694939250
version 8.3
tech gf180mcuC
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 40
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
node "a_708_n468#" 29 119.576 708 -468 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_404_n468#" 25 71.9945 404 -468 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_100_n468#" 25 71.9945 100 -468 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n204_n468#" 25 71.9945 -204 -468 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n508_n468#" 25 71.9945 -508 -468 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n796_n468#" 29 119.576 -796 -468 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_508_n512#" 18 251.092 508 -512 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_204_n512#" 18 240.929 204 -512 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n100_n512#" 18 240.929 -100 -512 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n404_n512#" 18 240.929 -404 -512 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n708_n512#" 18 251.092 -708 -512 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_708_68#" 29 119.576 708 68 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_404_68#" 25 71.9945 404 68 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_100_68#" 25 71.9945 100 68 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n204_68#" 25 71.9945 -204 68 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n508_68#" 25 71.9945 -508 68 ndif 0 0 0 0 41600 1008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_n796_68#" 29 119.576 -796 68 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_508_24#" 18 251.092 508 24 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_204_24#" 18 240.929 204 24 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n100_24#" 18 240.929 -100 24 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n404_24#" 18 240.929 -404 24 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_n708_24#" 18 251.092 -708 24 p 0 0 0 0 0 0 0 0 0 0 0 0 97600 1376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "a_n796_n468#" "a_n708_n512#" 2.35066
cap "a_204_n512#" "a_404_n468#" 2.35066
cap "a_n100_n512#" "a_100_n468#" 2.35066
cap "a_404_68#" "a_100_68#" 65.0351
cap "a_404_68#" "a_508_24#" 2.35066
cap "a_404_68#" "a_204_24#" 2.35066
cap "a_n204_68#" "a_n508_68#" 65.0351
cap "a_708_n468#" "a_508_n512#" 2.35066
cap "a_708_n468#" "a_708_68#" 14.4007
cap "a_404_68#" "a_708_68#" 65.0351
cap "a_204_n512#" "a_100_n468#" 2.35066
cap "a_n100_24#" "a_n204_68#" 2.35066
cap "a_204_24#" "a_204_n512#" 58.4105
cap "a_404_n468#" "a_100_n468#" 65.0351
cap "a_n204_n468#" "a_100_n468#" 65.0351
cap "a_204_n512#" "a_508_n512#" 10.3896
cap "a_n708_24#" "a_n508_68#" 2.35066
cap "a_n404_n512#" "a_n508_n468#" 2.35066
cap "a_n204_68#" "a_n404_24#" 2.35066
cap "a_404_n468#" "a_508_n512#" 2.35066
cap "a_n508_n468#" "a_n508_68#" 14.4007
cap "a_n404_n512#" "a_n404_24#" 58.4105
cap "a_n708_24#" "a_n404_24#" 10.3896
cap "a_100_68#" "a_100_n468#" 14.4007
cap "a_n404_n512#" "a_n100_n512#" 10.3896
cap "a_204_24#" "a_100_68#" 2.35066
cap "a_n708_24#" "a_n796_68#" 2.35066
cap "a_n404_24#" "a_n508_68#" 2.35066
cap "a_204_24#" "a_508_24#" 10.3896
cap "a_508_24#" "a_508_n512#" 58.4105
cap "a_n204_n468#" "a_n204_68#" 14.4007
cap "a_n100_24#" "a_n404_24#" 10.3896
cap "a_n796_68#" "a_n508_68#" 65.0351
cap "a_508_24#" "a_708_68#" 2.35066
cap "a_n708_n512#" "a_n404_n512#" 10.3896
cap "a_n100_24#" "a_n100_n512#" 58.4105
cap "a_n204_n468#" "a_n404_n512#" 2.35066
cap "a_n708_24#" "a_n708_n512#" 58.4105
cap "a_n796_n468#" "a_n508_n468#" 65.0351
cap "a_100_68#" "a_n204_68#" 65.0351
cap "a_n708_n512#" "a_n508_n468#" 2.35066
cap "a_n204_n468#" "a_n508_n468#" 65.0351
cap "a_204_n512#" "a_n100_n512#" 10.3896
cap "a_n796_n468#" "a_n796_68#" 14.4007
cap "a_n204_n468#" "a_n100_n512#" 2.35066
cap "a_708_n468#" "a_404_n468#" 65.0351
cap "a_404_68#" "a_404_n468#" 14.4007
cap "a_n100_24#" "a_100_68#" 2.35066
cap "a_n100_24#" "a_204_24#" 10.3896
device msubckt nfet_03v3 508 -468 509 -467 l=200 w=400 "VSUBS" "a_508_n512#" 400 0 "a_404_n468#" 400 20800,504 "a_708_n468#" 400 35200,976
device msubckt nfet_03v3 204 -468 205 -467 l=200 w=400 "VSUBS" "a_204_n512#" 400 0 "a_100_n468#" 400 20800,504 "a_404_n468#" 400 20800,504
device msubckt nfet_03v3 -100 -468 -99 -467 l=200 w=400 "VSUBS" "a_n100_n512#" 400 0 "a_n204_n468#" 400 20800,504 "a_100_n468#" 400 20800,504
device msubckt nfet_03v3 -404 -468 -403 -467 l=200 w=400 "VSUBS" "a_n404_n512#" 400 0 "a_n508_n468#" 400 20800,504 "a_n204_n468#" 400 20800,504
device msubckt nfet_03v3 -708 -468 -707 -467 l=200 w=400 "VSUBS" "a_n708_n512#" 400 0 "a_n796_n468#" 400 35200,976 "a_n508_n468#" 400 20800,504
device msubckt nfet_03v3 508 68 509 69 l=200 w=400 "VSUBS" "a_508_24#" 400 0 "a_404_68#" 400 20800,504 "a_708_68#" 400 35200,976
device msubckt nfet_03v3 204 68 205 69 l=200 w=400 "VSUBS" "a_204_24#" 400 0 "a_100_68#" 400 20800,504 "a_404_68#" 400 20800,504
device msubckt nfet_03v3 -100 68 -99 69 l=200 w=400 "VSUBS" "a_n100_24#" 400 0 "a_n204_68#" 400 20800,504 "a_100_68#" 400 20800,504
device msubckt nfet_03v3 -404 68 -403 69 l=200 w=400 "VSUBS" "a_n404_24#" 400 0 "a_n508_68#" 400 20800,504 "a_n204_68#" 400 20800,504
device msubckt nfet_03v3 -708 68 -707 69 l=200 w=400 "VSUBS" "a_n708_24#" 400 0 "a_n796_68#" 400 35200,976 "a_n508_68#" 400 20800,504
