#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 11 14:37:47 2023
# Process ID: 4672
# Current directory: D:/Universita/tesi magistrale/reti_neurali/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21828 D:\Universita\tesi magistrale\reti_neurali\ip_repo\edit_rete_mnist_ip_v1_0.xpr
# Log file: D:/Universita/tesi magistrale/reti_neurali/ip_repo/vivado.log
# Journal file: D:/Universita/tesi magistrale/reti_neurali/ip_repo\vivado.jou
# Running On: DESKTOP-RQNE9R3, OS: Windows, CPU Frequency: 3093 MHz, CPU Physical cores: 2, Host memory: 8571 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Programmi/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 1736.746 ; gain = 364.230
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Universita\tesi magistrale\reti_neurali\ip_repo\rete_mnist_ip_1_0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist_ip_tb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::open_ipxact_file: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.965 ; gain = 17.566
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_mnist_lite_AXI': References existing memory map 'S_mnist_lite_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_mnist_full_AXI': References existing memory map 'S_mnist_full_AXI'.
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'
ipx::unload_core {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml}
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rete_mnist_ip_0_0

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1845.871 ; gain = 14.129
update_compile_order -fileset sources_1
open_bd_design {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:rete_mnist_ip:1.0 - rete_mnist_ip_0
Successfully read diagram <design_1> from block design file <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1952.996 ; gain = 90.590
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:rete_mnist_ip:1.0 [get_ips  design_1_rete_mnist_ip_0_0] -log ip_upgrade.log
Upgrading 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_rete_mnist_ip_0_0 (rete_mnist_ip_v1.0 1.0) from revision 8 to revision 10
Wrote  : <D:\Universita\tesi magistrale\reti_neurali\vhdl_rete_zybo\vhdl_rete_zybo.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_rete_mnist_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:\Universita\tesi magistrale\reti_neurali\vhdl_rete_zybo\vhdl_rete_zybo.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rete_mnist_ip_0 .
Exporting to file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2350.586 ; gain = 281.766
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
catch { config_ip_cache -export [get_ips -all design_1_rete_mnist_ip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rete_mnist_ip_0_0
export_ip_user_files -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_axi_smc_0_synth_1 design_1_rete_mnist_ip_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rete_mnist_ip_0_0
[Wed Jan 11 14:42:34 2023] Launched design_1_axi_smc_0_synth_1, design_1_rete_mnist_ip_0_0_synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_rete_mnist_ip_0_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_rete_mnist_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files} -ipstatic_source_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/modelsim} {questa=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/questa} {riviera=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/riviera} {activehdl=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/synth_1

launch_runs impl_1 -jobs 4
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rete_mnist_ip_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rete_mnist_ip_0_0
[Wed Jan 11 14:43:39 2023] Launched design_1_axi_smc_0_synth_1, design_1_rete_mnist_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_rete_mnist_ip_0_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_rete_mnist_ip_0_0_synth_1/runme.log
synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/synth_1/runme.log
[Wed Jan 11 14:43:39 2023] Launched impl_1...
Run output will be captured here: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/impl_1/runme.log
reset_run design_1_axi_smc_0_synth_1
close_bd_design [get_bd_designs design_1]
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Universita\tesi magistrale\reti_neurali\ip_repo\rete_mnist_ip_1_0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist_ip_tb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_AWUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_ARUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_WUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_RUSER_WIDTH' has its value changed from '1' to '0'.
WARNING: [IP_Flow 19-4300] HDL parameter 'C_S_mnist_full_AXI_BUSER_WIDTH' has its value changed from '1' to '0'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_mnist_lite_AXI': References existing memory map 'S_mnist_lite_AXI'.
INFO: [IP_Flow 19-3166] Bus Interface 'S_mnist_full_AXI': References existing memory map 'S_mnist_full_AXI'.
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'
ipx::unload_core {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml}
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_smc_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rete_mnist_ip_0_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rete_mnist_ip_0_0/design_1_rete_mnist_ip_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rete_mnist_ip_0_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rete_mnist_ip_0_0/design_1_rete_mnist_ip_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rete_mnist_ip_0_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rete_mnist_ip_0_0/design_1_rete_mnist_ip_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rete_mnist_ip_0_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rete_mnist_ip_0_0/design_1_rete_mnist_ip_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rete_mnist_ip_0_0' generated file not found 'd:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rete_mnist_ip_0_0/design_1_rete_mnist_ip_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_rete_mnist_ip_0_0

update_compile_order -fileset sources_1
open_bd_design {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:rete_mnist_ip:1.0 - rete_mnist_ip_0
Successfully read diagram <design_1> from block design file <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:rete_mnist_ip:1.0 [get_ips  design_1_rete_mnist_ip_0_0] -log ip_upgrade.log
Upgrading 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_rete_mnist_ip_0_0 (rete_mnist_ip_v1.0 1.0) from revision 10 to revision 11
Wrote  : <D:\Universita\tesi magistrale\reti_neurali\vhdl_rete_zybo\vhdl_rete_zybo.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_rete_mnist_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:\Universita\tesi magistrale\reti_neurali\vhdl_rete_zybo\vhdl_rete_zybo.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rete_mnist_ip_0 .
Exporting to file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
catch { config_ip_cache -export [get_ips -all design_1_rete_mnist_ip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rete_mnist_ip_0_0
export_ip_user_files -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_axi_smc_0_synth_1 design_1_rete_mnist_ip_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rete_mnist_ip_0_0
[Wed Jan 11 14:55:27 2023] Launched design_1_axi_smc_0_synth_1, design_1_rete_mnist_ip_0_0_synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_rete_mnist_ip_0_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_rete_mnist_ip_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files} -ipstatic_source_dir {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/modelsim} {questa=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/questa} {riviera=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/riviera} {activehdl=D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -jobs 4
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rete_mnist_ip_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rete_mnist_ip_0_0
[Wed Jan 11 14:56:55 2023] Launched design_1_axi_smc_0_synth_1, design_1_rete_mnist_ip_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_smc_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_rete_mnist_ip_0_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_rete_mnist_ip_0_0_synth_1/runme.log
synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/synth_1/runme.log
[Wed Jan 11 14:56:55 2023] Launched impl_1...
Run output will be captured here: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.387 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 608 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3476.586 ; gain = 7.105
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3476.586 ; gain = 7.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 3476.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 74 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 11 19:11:22 2023] Launched impl_1...
Run output will be captured here: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/impl_1/runme.log
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Programmi/Xilinx/Vivado/2022.2/data/embeddedsw) loading 1 seconds
close_design
close_bd_design [get_bd_designs design_1]
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
close_project
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xczu7ev-ffvc1156-2-e, does not match run part, xc7z010clg400-1.
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xczu7ev-ffvc1156-2-e, does not match run part, xc7z010clg400-1.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'rete_mnist_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Programmi/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'rete_mnist_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj rete_mnist_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sim_1/new/rete_mnist_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_mnist_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rete_mnist_tb_behav xil_defaultlib.rete_mnist_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmi/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rete_mnist_tb_behav xil_defaultlib.rete_mnist_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(576,577)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(578,579)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=66)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=27)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(768,775)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(776,783)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(784,791)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-90)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(8,15)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(16,23)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-54)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010010010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-23)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1392,1407)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-40)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(960,961)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(962,963)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=72)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(768,771)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(772,775)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(776,779)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=64)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1344,1345)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1346,1347)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-131)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-184)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(8...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(816,831)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-327)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(4...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(4...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(432,447)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-98)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1584,1599)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-265)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-258)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=250)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(576,579)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(580,583)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(584,587)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=34)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100111111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100101111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-438)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(1152,1155)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(1156,1159)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(1160,1163)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-114)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(4...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-22)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(768,775)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-197)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1008,1023)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-87)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1920,1921)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1922,1923)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=2,b=-54)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(384,387)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(388,391)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(392,395)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=300)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1536,1537)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1538,1539)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-211)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=157)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-178)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(768,775)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(776,783)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=72)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1152,1153)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1154,1155)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-237)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-100)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-10)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(384,385)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(386,387)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=123)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(1152,1155)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-70)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(960,967)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(968,975)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(976,983)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-254)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=264)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1152,1153)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-339)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(384,385)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-48)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(1344,1347)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(1348,1351)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(1352,1355)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-462)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=5)(0,7)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1536,1543...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1544,1551...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1552,1559...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-84)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-299)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-158)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(6...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(624,639)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-100)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-57)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-116)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=254)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1968,1983)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-129)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=2)(0,6)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-82)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(768,771)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-90)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(9...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=58)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-52)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-183)(0,3)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=59)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-43)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(768,769)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(770,771)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-63)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-43)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2304,2307)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2308,2311)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2312,2315)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=18)(0,7)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100011000")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-96)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=308)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=705)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000110001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=121)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-400)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=18)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=743)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-247)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(1344,1347)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=157)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-14)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-34)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-121)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=3)(0,6)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=150)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(240,255)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-2)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=69)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1728,1729)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(1730,1731)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-23)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=65)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=38)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1536,1537)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(960,961)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-80)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-101)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=151)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-982)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=116)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-82)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(384,391)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(392,399)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(400,407)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-84)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-139)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000001011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=275)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=131)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-191)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-77)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=119)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=182)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-26)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(384,391)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(392,399)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=14)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=175)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(768,769)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-139)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(1920,1927...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(1928,1935...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1936,1943...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-595)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=19)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-45)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2112,2115)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2116,2119)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2120,2123)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=74)(0,7)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=50)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=239)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(192,199)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(200,207)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(208,215)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=453)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(9...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(9...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=369)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=369)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-116)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(576,583)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(584,591)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(592,599)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=142)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-84)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-157)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=125)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100010001110")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100010001110")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-187)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(960,963)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(964,967)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(968,971)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=51)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-124)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=86)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-558)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(576,583)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(584,591)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-17)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=57)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1920,1927...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1928,1935...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=522)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(576,577)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-474)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=77)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(192,195)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(196,199)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(200,203)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-289)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=91)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(1200,1215)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-208)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-572)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-63)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-10)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=35)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=108)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=95)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=229)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-431)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1152,1159...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1160,1167...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1168,1175...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=137)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-66)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-1)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-63)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(384,387)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(388,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-152)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(2112,2113)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(2114,2115)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-83)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-16)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=22)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-56)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=90)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-397)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-179)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=118)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(1728,1735...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(1736,1743...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(1744,1751...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-74)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=32)(0,7)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=48)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=33)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-164)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(1728,1735...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(1736,1743...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=119)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=262)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(576,579)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-59)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-121)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-67)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=346)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000111111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2496,2499)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2500,2503)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2504,2507)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-102)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-93)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=338)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-269)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=87)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-22)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=153)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(6...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-115)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(8...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=283)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-9)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-200)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=135)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-925)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=101)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=194)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-72)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=93)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(2496,2503...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(2504,2511...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111111")(2512,2519...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=2,b=25)(0,7)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=5)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-60)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(1920,1921)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-101)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=85)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(768,775)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-127)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=218)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101100000010")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101101000010")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-372)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-64)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=331)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(2688,2689)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(2690,2691)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=185)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-129)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(1152,1159...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-40)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=40)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-22)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(1152,1159...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(1160,1167...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-161)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(7...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(7...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-166)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-48)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-123)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=147)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=394)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=296)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-21)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=334)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=949)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=214)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000011101000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000111101000")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-264)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-207)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-134)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=33)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111101001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-353)(0,7)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(192,199)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(200,207)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-153)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=0)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(1728,1731)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(1732,1735)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(1736,1739)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=1)(0,6)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-8)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-343)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=124)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110111011110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-954)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(192,193)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(194,195)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-179)(0,3)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-27)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=455)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-49)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000100011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-98)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=111)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=1)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(384,387)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-139)(0,4)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-594)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(5...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-51)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-54)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(2...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(2352,2367)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=184)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=42)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-236)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-369)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(5...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=296)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=347)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=211)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-217)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-99)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=170)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=108)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111011100010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(2688,2691)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(2692,2695)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(2696,2699)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=2,b=-78)(0,7)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100101111010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100111111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=688)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=97)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=14)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(1344,1347)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(1348,1351)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=41)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-423)(0,6)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-40)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-85)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-49)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111001110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001111101110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=188)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010100010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-7)(0,6)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-122)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=106)(0,6)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-43)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(5...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-285)(0,5)(...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture layer_1 of entity xil_defaultlib.layer [\layer(0,783)(0,255)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(48,63)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=2)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=13)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110111110000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-13)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=20)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=5)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(576,579)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(580,583)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-3)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-21)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-14)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000001000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-6)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=10)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-34)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110010")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=9)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=7)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=5)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000110001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001110000010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=4)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=11)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=17)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-12)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-10)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010100")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-11)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(192,195)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(196,199)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=24)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100000100")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100100100")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-13)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110010")(192,199)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-9)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-31)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100111111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100101111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-24)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000011100011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000011100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110110110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=19)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000110001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-13)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-22)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=2)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(192,193)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=6)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=12)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(4,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(8,11)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=2)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001101")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001001101")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=36)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000001111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=14)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(192,195)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=9)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=15)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=14)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-5)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-3)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-25)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=18)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001001101")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=10)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100100010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-25)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-4)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-18)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010001010111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-17)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=25)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=20)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-12)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000110000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110001000100000001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000010")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111010011010100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=11)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=9)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(192,199)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-10)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100010011011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010011010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(384,391)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=12)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="11")(2,3)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-5)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=8)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-28)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-8)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100011100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010000000000000111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-10)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="01")(0,1)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=7)(0,1)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000101100101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100100101100101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=2)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=10)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=5)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=14)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011000000101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011010000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=10)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=11)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000001000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111000011000")(4...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=29)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-23)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=33)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=2)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=2)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-9)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001111010000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000111010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=26)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=21)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-4)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(4,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-8)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="001001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-5)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101011")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(8,15)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=3)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101101101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(384,387)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=1)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(192,195)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-3)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=6)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-20)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-11)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=3)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-22)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=23)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-17)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-6)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011011010011010100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=21)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111100011101000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-16)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000011010100")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001011010100")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=21)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110111011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-36)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=19)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110001000100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110001000110001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010111110110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010110110110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(576,583)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=13)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-4)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-7)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=50)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-12)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-28)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001001000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010001000000010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=8)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=5)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-9)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111101000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100010011010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100100010011010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-19)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-10)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=4)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-1)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-1)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-1)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-2)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-19)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111010100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=11)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101001001001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001101000001001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110010")(384,391)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=10)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=3)(0,1)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-33)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011101111010100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-26)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=57)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=16)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=17)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010001000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010001001001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-23)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000010110010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010010110010")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(3...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=12)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-4)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-16)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-7)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111011100010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-18)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-32)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010110110110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111110110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=30)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100010001110")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100010001110")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=23)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-25)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-28)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010111110110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010110110110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=0)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-11)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001101")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010001001101")(4...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=7)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=6)(0,1)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=1)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101101101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011000000101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101011010000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-8)(0,5)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-6)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011",weights...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=17)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000101011")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001000101011")(4...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-17)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000010110101000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000110101000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100000100")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110100100100")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111100000011000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-38)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-23)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(5...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(5...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000111111101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000011111101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-11)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-13)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111101000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture layer_2 of entity xil_defaultlib.layer [\layer(0,255)(0,255)_uniq_0\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010111")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111011101100101011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011011101100101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001010010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-8)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(0,7)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001111010001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=0)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100100")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100111100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=0)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-6)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=18)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=13)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=1)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-4)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=1)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-2)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=1)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-1)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101110111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-9)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100111111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100101111010100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111001110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100010000")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111000100011000")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=6)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-17)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110111001110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=0)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010110101001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=3)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=1)(0,1)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-1)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000100011101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000100011101000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=12)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=8)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101000001001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101001001001101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=12)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=3)(0,5)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=3)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-3)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111000000010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111100000010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(3...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(4...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111101110110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=2)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111000000010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111100000010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-2)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=0)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=24)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000111111101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000011111101000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-10)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=13)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000010111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=7)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000101011...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=4)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-1)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(0,7)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000101101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=8)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=7)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=3)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000110101001101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010110101001101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=0)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=4)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-7)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-6)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=-15)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001110000110001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(0,7)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=7)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110101101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=4)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=3,b=-8)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01001101")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(576,583)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=4,b=9)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000010000...]
Compiling architecture layer_3 of entity xil_defaultlib.layer [\layer(0,255)(0,255)_uniq_1\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=9)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(192,199)\]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-12)(0,1)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-4)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011100000001")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011110000001")(2...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-3)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011111100101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=16)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=8)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000010110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-14)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-6)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111110111010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=14)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=5)(0,2)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="001001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=5)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-8)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=12)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-9)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001101110110110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=6)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010010010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-15)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=0)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=17)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000001110001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100001110001")(1...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=9)(0,3)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111010001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111110111010001110...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-5)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=10)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=4)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001000100...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-8)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000011100010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011000011100010111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111101000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111111100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-1)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000011010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-7)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111000001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-7)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110101101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000111110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010001001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-15)(0,3)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=9)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000101011")(1...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001000101011")(2...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-12)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011001011111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-5)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000100...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-2)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-7)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-4)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=10)(0,4)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000111011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=6,b=-6)(0,2)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="010001100000"...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-3)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1111011101110...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-15)(0,1)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1011",weights...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111000100010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=3)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010001010110010...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=15)(0,1)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0111",weights...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1101111101001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=7,b=-17)(0,2)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="100010010000"...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=10)(0,3)(0,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110111110001...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-10)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100000000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=-10)(0,4)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1110100010000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011100000...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000001000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=5,b=2)(0,4)(0,1...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0100110100000...]
Compiling architecture layer_4 of entity xil_defaultlib.layer [\layer(0,255)(0,255)_uniq_2\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=-1)(0,5)(0...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000010000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010100010000101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=1)(0,5)(9,...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=0)(0,5)(18...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111001010110010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101001010110010...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=1)(0,5)(27...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100101100101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100000101100101011...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=0)(0,4)(36...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0010101100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011010000101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101011000000101011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(960,963)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-2,b=1)(0,6)(44...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000001000000...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=-1)(0,4)(5...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="1000000011101...]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=0)(0,5)(61...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0001011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110001")(576,583)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=2)(0,5)(70...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000000000001...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(768,771)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(772,775)\]
Compiling architecture positivebatchnorm of entity xil_defaultlib.batchNorm [\batchNorm(shift=-1,b=1)(0,5)(79...]
Compiling architecture lut6 of entity xil_defaultlib.perceptron [\perceptron(table="0000100010001...]
Compiling architecture layer_5 of entity xil_defaultlib.layer [\layer(0,255)(0,87)\]
Compiling architecture behavioral of entity xil_defaultlib.rete_mnist [rete_mnist_default]
Compiling architecture behavioral of entity xil_defaultlib.rete_mnist_tb
Built simulation snapshot rete_mnist_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '240' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rete_mnist_tb_behav -key {Behavioral:sim_1:Functional:rete_mnist_tb} -tclbatch {rete_mnist_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source rete_mnist_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rete_mnist_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/utils_1/imports/synth_1/rete_mnist.dcp with file D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.runs/synth_1/rete_mnist.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jan 11 22:48:21 2023] Launched synth_1...
Run output will be captured here: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 4054.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 460 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:233]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:233]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command '3set_property' is not supported in the xdc constraint file. [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:620]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:650]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc:672]
Finished Parsing XDC File [D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_mnist/vhdl_rete_mnist.srcs/sources_1/new/zcu104_Rev1.0_U1_01302018.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4054.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_design
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.xpr}
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Universita/tesi magistrale/reti_neurali/ip_repo/edit_rete_mnist_ip_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\Universita\tesi magistrale\reti_neurali\ip_repo\rete_mnist_ip_1_0\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlsynthesis (VHDL Synthesis)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/batchNorm.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/perceptron.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/layer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_full_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0_S_mnist_lite_AXI.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_vhdlbehavioralsimulation (VHDL Simulation)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/hdl/rete_mnist_ip_v1_0.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/src/rete_mnist_ip_tb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::unload_core {d:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0/component.xml}
close_project
open_project {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::zybo-z7-10:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Universita/tesi magistrale/reti_neurali/ip_repo/rete_mnist_ip_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmi/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:user:rete_mnist_ip:1.0 - rete_mnist_ip_0
Successfully read diagram <design_1> from block design file <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
reset_run design_1_processing_system7_0_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/synth_1/design_1_wrapper.dcp
save_bd_design
Wrote  : <D:\Universita\tesi magistrale\reti_neurali\vhdl_rete_zybo\vhdl_rete_zybo.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 4
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <D:\Universita\tesi magistrale\reti_neurali\vhdl_rete_zybo\vhdl_rete_zybo.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Hardware Definition File d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_smc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_50M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3ff9160e983bda90 to dir: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/3/f/3ff9160e983bda90/design_1_axi_smc_0.dcp to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/3/f/3ff9160e983bda90/design_1_axi_smc_0_sim_netlist.v to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/3/f/3ff9160e983bda90/design_1_axi_smc_0_sim_netlist.vhdl to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/3/f/3ff9160e983bda90/design_1_axi_smc_0_stub.v to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/3/f/3ff9160e983bda90/design_1_axi_smc_0_stub.vhdl to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = 3ff9160e983bda90; cache size = 131.300 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_50M_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ec191a4341ee6fe4 to dir: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/e/c/ec191a4341ee6fe4/design_1_rst_ps7_0_50M_0.dcp to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/e/c/ec191a4341ee6fe4/design_1_rst_ps7_0_50M_0_sim_netlist.v to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/e/c/ec191a4341ee6fe4/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/e/c/ec191a4341ee6fe4/design_1_rst_ps7_0_50M_0_stub.v to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.cache/ip/2022.2/e/c/ec191a4341ee6fe4/design_1_rst_ps7_0_50M_0_stub.vhdl to d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_rst_ps7_0_50M_0, cache-ID = ec191a4341ee6fe4; cache size = 131.300 MB.
[Wed Jan 11 23:05:58 2023] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/synth_1/runme.log
[Wed Jan 11 23:05:58 2023] Launched impl_1...
Run output will be captured here: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jan 12 00:03:12 2023] Launched impl_1...
Run output will be captured here: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.runs/impl_1/runme.log
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'D:/Universita/tesi'
WARNING: [Vivado 12-818] No files matched 'magistrale/reti_neurali/vhdl_rete_zybo/vhdl_rete_zybo.srcs/sources_1/bd/design_1/design_1.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Universita/tesi magistrale/reti_neurali/vhdl_rete_zybo/design_2_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 00:07:06 2023...
