Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Nov 20 11:25:54 2025
| Host         : L-6R7WDX3 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file /home/tim/projects/uart/synthesis/results/impl/uart_control_sets.rpt
| Design       : TOP_FPGA
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              61 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              98 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                     Enable Signal                    |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/oversample_counter[3]_i_1_n_0 | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              4 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/E[3]                          | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              4 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/O_WRITE_ADDR[0]               | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              4 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/O_WRITE_ADDR[1]               | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              4 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/E[0]                          | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              4 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/E[1]                          | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              4 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/E[2]                          | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              4 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/next_o_byte_valid             | inst_uart/inst_uart_rx/plle2_adv_inst |                2 |              8 |         4.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/next_o_byte_update            | inst_uart/inst_uart_rx/plle2_adv_inst |                1 |              8 |         8.00 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_rx/recovery_elapsed_1            | inst_uart/inst_uart_rx/plle2_adv_inst |                2 |              9 |         4.50 |
|  inst_pll/inst/clk_out1 | inst_uart/inst_uart_tx/tx_data_reg[8]_i_1_n_0        | inst_uart/inst_uart_rx/plle2_adv_inst |                3 |             13 |         4.33 |
|  inst_pll/inst/clk_out1 | inst_uart/E[0]                                       | inst_uart/inst_uart_rx/plle2_adv_inst |               11 |             16 |         1.45 |
|  inst_pll/inst/clk_out1 | inst_uart/O_WRITE_ADDR_reg[4]_0[0]                   | inst_uart/inst_uart_rx/plle2_adv_inst |                3 |             16 |         5.33 |
|  inst_pll/inst/clk_out1 |                                                      | inst_uart/inst_uart_rx/plle2_adv_inst |               18 |             61 |         3.39 |
+-------------------------+------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
