{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_core_wrapper_0_0",
    "cell_name": "core_wrapper_0",
    "component_reference": "xilinx.com:module_ref:core_wrapper:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../FireflyControl_1.gen/sources_1/bd/design_1/ip/design_1_core_wrapper_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_core_wrapper_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "avnet.com:microzed_7020:part0:1.3" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z020" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../FireflyControl_1.gen/sources_1/bd/design_1/ip/design_1_core_wrapper_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "command": [ { "direction": "in", "size_left": "63", "size_right": "0" } ],
        "address": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "reset": [ { "direction": "in" } ],
        "int_out": [ { "direction": "out" } ],
        "int_clear": [ { "direction": "in" } ],
        "bus_data": [ { "direction": "out", "size_left": "27", "size_right": "0" } ],
        "address_latched": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "address_extension_latched": [ { "direction": "out", "size_left": "12", "size_right": "0" } ],
        "wait_cycles_latched": [ { "direction": "out", "size_left": "47", "size_right": "0" } ],
        "input_buf_mem_address": [ { "direction": "out", "size_left": "12", "size_right": "0" } ],
        "input_buf_mem_data": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "input_buf_mem_write": [ { "direction": "out" } ],
        "start": [ { "direction": "in" } ],
        "pause": [ { "direction": "in" } ],
        "clock": [ { "direction": "in" } ],
        "trigger_0": [ { "direction": "in" } ],
        "trigger_1": [ { "direction": "in" } ],
        "trigger_PS": [ { "direction": "in" } ],
        "trigger_out": [ { "direction": "out" } ],
        "condition_0": [ { "direction": "in" } ],
        "condition_1": [ { "direction": "in" } ],
        "condition_PS": [ { "direction": "in" } ],
        "latch_current_state": [ { "direction": "in" } ],
        "bus_clock_or_strobe": [ { "direction": "out" } ],
        "I2C_SCL": [ { "direction": "out" } ],
        "I2C_SDA": [ { "direction": "out" } ],
        "I2C_SELECT_0": [ { "direction": "out" } ],
        "I2C_SELECT_1": [ { "direction": "out" } ],
        "SPI_IN_0": [ { "direction": "in" } ],
        "SPI_IN_1": [ { "direction": "in" } ],
        "SPI_OUT": [ { "direction": "out" } ],
        "SPI_SCK": [ { "direction": "out" } ],
        "SPI_SELECT_0": [ { "direction": "out" } ],
        "SPI_SELECT_1": [ { "direction": "out" } ],
        "SPI_chip_select": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "error_detected": [ { "direction": "out" } ],
        "last_DMA_memory_margin": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "periodic_trigger_count": [ { "direction": "out", "size_left": "47", "size_right": "0" } ],
        "waiting_for_periodic_trigger": [ { "direction": "out" } ],
        "warning_missed_periodic_trigger": [ { "direction": "out" } ],
        "running": [ { "direction": "out" } ],
        "options": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "clock_cycles_this_run": [ { "direction": "out", "size_left": "47", "size_right": "0" } ],
        "core_dig_in": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "secondary_PS_PL_interrupt": [ { "direction": "out" } ],
        "reset_secondary_PS_PL_interrupt": [ { "direction": "in" } ],
        "adc_register_address": [ { "direction": "out", "size_left": "6", "size_right": "0" } ],
        "adc_enable": [ { "direction": "out" } ],
        "adc_conversion_start": [ { "direction": "out" } ],
        "adc_result_in": [ { "direction": "in", "size_left": "15", "size_right": "0" } ],
        "adc_write_enable": [ { "direction": "out" } ],
        "adc_programming_out": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "adc_ready": [ { "direction": "in" } ],
        "adc_channel": [ { "direction": "in", "size_left": "4", "size_right": "0" } ],
        "input_mem_PS_PL_interrupt": [ { "direction": "out" } ],
        "reset_input_mem_PS_PL_interrupt": [ { "direction": "in" } ],
        "PL_to_PS_command": [ { "direction": "out", "size_left": "15", "size_right": "0" } ],
        "periodic_trigger_signal": [ { "direction": "out" } ]
      },
      "interfaces": {
        "reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "user", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset" } ]
          }
        },
        "reset_input_mem_PS_PL_interrupt": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "user", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_input_mem_PS_PL_interrupt" } ]
          }
        },
        "reset_secondary_PS_PL_interrupt": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_HIGH", "value_src": "user", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_secondary_PS_PL_interrupt" } ]
          }
        },
        "clock": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_RESET": [ { "value": "reset", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "value_src": "ip_propagated", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "design_1_clk_wiz_0_1_clk_out1", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clock" } ]
          }
        },
        "input_mem_PS_PL_interrupt": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "input_mem_PS_PL_interrupt" } ]
          }
        },
        "secondary_PS_PL_interrupt": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "secondary_PS_PL_interrupt" } ]
          }
        }
      }
    }
  }
}