Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Wed Jun 28 00:21:16 2017
| Host             : PC-201612271922 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a35tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 48.099 (Junction temp exceeded!) |
| Dynamic (W)              | 47.613                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.571 |      315 |       --- |             --- |
|   LUT as Logic |     0.480 |       93 |     20800 |            0.45 |
|   Register     |     0.053 |      142 |     41600 |            0.34 |
|   CARRY4       |     0.026 |       10 |      8150 |            0.12 |
|   F7/F8 Muxes  |     0.007 |        4 |     32600 |            0.01 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       26 |       --- |             --- |
| Signals        |     0.694 |      214 |       --- |             --- |
| I/O            |    46.347 |       34 |       210 |           16.19 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    48.099 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.635 |       1.294 |      0.341 |
| Vccaux    |       1.800 |     1.751 |       1.697 |      0.053 |
| Vcco33    |       3.300 |    13.111 |      13.110 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| design_1_wrapper |    47.613 |
|   design_1_i     |     1.196 |
|     add_0        |    <0.001 |
|     check_0      |     0.285 |
|       inst       |     0.285 |
|     clk_0        |     0.387 |
|       inst       |     0.387 |
|     creat_0      |     0.020 |
|       inst       |     0.020 |
|     light_0      |     0.200 |
|       inst       |     0.200 |
|     press_0      |     0.023 |
|       inst       |     0.023 |
|     press_1_RnM  |     0.028 |
|       inst       |     0.028 |
|     press_2      |     0.021 |
|       inst       |     0.021 |
|     press_3      |     0.021 |
|       inst       |     0.021 |
|     rejudge_0    |     0.004 |
|       inst       |     0.004 |
|     reset_0      |     0.000 |
|       inst       |     0.000 |
|     rset_0       |     0.007 |
|       inst       |     0.007 |
|     set_check_0  |     0.019 |
|       inst       |     0.019 |
|     timeless_0   |     0.006 |
|       inst       |     0.006 |
|     translate_0  |     0.140 |
|       inst       |     0.140 |
|     translate_1  |     0.035 |
|       inst       |     0.035 |
+------------------+-----------+


