INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/lab5.sim/sim_1/impl/func/xsim/Core_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-311] analyzing module IO_Manager
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-311] analyzing module Rom
INFO: [VRFC 10-311] analyzing module SCPU
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-311] analyzing module button_debouncer_0
INFO: [VRFC 10-311] analyzing module mycontrol
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module segnum_manager
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_v8_4_1
INFO: [VRFC 10-311] analyzing module Ram_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-311] analyzing module Rom__dist_mem_gen_v8_0_12
INFO: [VRFC 10-311] analyzing module Rom__dist_mem_gen_v8_0_12_rom
INFO: [VRFC 10-311] analyzing module Rom__dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/code/src/Core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core
WARNING: [VRFC 10-2845] overwriting previous definition of module Core [F:/Vivado labs/lab5/code/src/Core.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/lab5.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
WARNING: [VRFC 10-2845] overwriting previous definition of module Regs [F:/Vivado labs/lab5/lab5.srcs/sources_1/new/Register.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/code/src/SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU
WARNING: [VRFC 10-2845] overwriting previous definition of module SCPU [F:/Vivado labs/lab5/code/src/SCPU.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/lab5.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
WARNING: [VRFC 10-2845] overwriting previous definition of module Datapath [F:/Vivado labs/lab5/lab5.srcs/sources_1/new/datapath.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/lab5.srcs/sources_1/new/mycontrol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycontrol
WARNING: [VRFC 10-2845] overwriting previous definition of module mycontrol [F:/Vivado labs/lab5/lab5.srcs/sources_1/new/mycontrol.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado labs/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
WARNING: [VRFC 10-2845] overwriting previous definition of module pc [F:/Vivado labs/lab5/lab5.srcs/sources_1/new/pc.v:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Vivado labs/lab5/code/test_bench/Core_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Core_tb
