# ğŸ T20 Cricket Game on FPGA (Artix-7 Edge Board)

## ğŸ“˜ Overview

This project implements a mini T20 cricket game in Verilog on the **Artix-7 Edge FPGA** board. It simulates two batting innings using a pseudo-random LFSR and displays real-time score, overs, and game result using 7-segment displays and LEDs.

---

## ğŸ¯ Features

- ğŸ” Random event generation using LFSR
- ğŸ”¢ 7-Segment display for:
  - Team scores
  - Overs and balls
- ğŸ’¡ LEDs for:
  - Wickets
  - Overs completion
  - Winning team scroll
- ğŸ”˜ Push-button for ball-by-ball control
- â±ï¸ Real-time simulation

---

## ğŸ§© Code Structure

### ğŸ” `t20_cricket_game.v` (Top Module)
- Integrates all modules
- Handles user input, score control, and game state transitions

### ğŸ“¦ Submodules

| File                | Description                                          |
|---------------------|------------------------------------------------------|
| `lfsr.v`            | 8-bit LFSR for random score/wicket generation       |
| `score_manager.v`   | Manages score, wickets, overs, innings, winner      |
| `seven_seg_driver.v`| Converts binary values to 7-segment format          |
| `led_controller.v`  | Controls LEDs for visual result display             |
| `debounce.v`        | Debounces push-button input                         |

---

## ğŸ–¥ï¸ Hardware Setup

- **Board**: Artix-7 Edge FPGA  
- **Input**: Push-button (1-bit)
- **Output**:  
  - 7-Segment Displays for score & overs  
  - LEDs for wickets, overs completed, and winner scroll

---

## ğŸ§ª Simulation

- **Tool**: ModelSim / Vivado Simulator
- **Testbench**: `t20_cricket_tb.v`
- Tests:
  - LFSR randomness
  - Game state transitions
  - Winner declaration logic

---

## ğŸ“¸ Visuals

### ğŸ”‹ Score Generator
![Score Generator](implementation/2_score_generate.jpeg)

### ğŸ” Game Flow
![Game Flow](implementation/game_flow.jpeg)

### ğŸ“ Elaborated RTL Design
![RTL](RTL/elaborated_design.jpeg)

---

## â–¶ï¸ Run Instructions

1. Open project in **Vivado 2020.2+**
2. Synthesize and Implement the design
3. Generate Bitstream and program to FPGA
4. Press the push-button for each delivery
5. Monitor:
   - Score and overs on 7-segment displays
   - Wickets, innings, and result via LEDs

---

## ğŸ¥ Demo Video

ğŸ“º [Watch on YouTube](https://youtu.be/kWOw-FWc5Vg?si=2BD5atmlYgCtzvvv)

---

## ğŸš€ Future Enhancements

- Simulate bowler variations
- Add over countdown timer
- Use UART/OLED for commentary and score stats

---

## ğŸ‘¤ Author

**T. Obul Sai**  
ECE 4th Year, RGUKT RK Valley  
ğŸ”— GitHub: [obulsai](https://github.com/obulsai)  
ğŸ“¹ Project Demo: [YouTube](https://youtu.be/kWOw-FWc5Vg?si=2BD5atmlYgCtzvvv)
