==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-1510] Running: config_rtl -enable_maxiConservative=1 
WARNING: [HLS 200-483] The 'config_rtl -enable_maxiConservative' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
WARNING: [HLS 200-483] The 'config_sdx -target' command is deprecated and will be removed in a future release. Use 'config_flow -target' as its replacement.
WARNING: [HLS 200-484] The 'config_sdx -target' command is deprecated and will be removed in a future release.
INFO: [HLS 200-435] Setting 'config_sdx -target xocc' configuration: config_flow -target=vitis
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'config_flow -target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 190.166 MB.
INFO: [HLS 200-10] Analyzing design file './dut.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:17:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:18:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:61:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:62:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17614:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17617:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17620:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17623:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17626:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17629:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17632:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17635:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17638:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17641:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17644:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17647:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17650:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17653:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17656:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17659:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17662:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17665:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17668:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17671:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17674:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17677:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17680:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17683:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17686:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17689:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17692:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17695:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17698:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17701:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17704:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17707:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17710:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17713:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17716:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17719:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17722:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17725:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17728:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17731:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17734:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17737:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17740:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17743:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17746:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17749:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17752:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17755:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17758:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17761:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17764:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17767:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17770:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17773:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17776:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17779:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17782:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17785:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17788:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17791:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17794:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17797:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17800:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17803:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17806:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17809:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17812:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17815:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17818:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17821:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17824:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17827:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17830:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17833:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17836:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17839:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17842:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17845:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17848:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17851:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17854:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17857:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17860:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17863:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17866:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17869:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17872:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17875:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17878:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17881:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17884:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17887:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17890:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17893:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17896:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17899:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17902:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17905:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17908:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17911:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17914:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17917:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17920:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17923:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17926:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17929:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17932:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17935:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17938:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17941:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17944:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17947:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17950:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17953:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17956:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17959:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17962:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17965:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17968:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17971:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17974:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17977:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17980:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17983:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17986:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17989:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17992:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17995:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17998:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18001:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18004:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18007:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18010:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18013:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18016:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18019:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18022:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18025:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18028:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18031:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18034:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18037:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18040:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18043:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18046:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18049:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18052:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18055:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18058:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18061:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18064:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18067:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18070:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18073:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18076:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18079:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18082:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18085:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18088:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18091:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18094:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18097:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18100:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18103:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18106:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18109:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18112:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18115:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18124:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18127:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18130:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18133:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18136:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18139:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18142:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18145:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18148:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18163:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18166:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18169:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18172:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18175:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18178:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18181:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18184:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18187:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18190:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18193:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18196:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18199:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18202:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18205:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18208:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18214:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18217:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18220:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18223:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18226:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18229:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18232:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18235:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18238:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18247:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18250:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18253:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18256:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18259:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18262:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18265:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18268:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18271:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18274:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18277:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18283:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18286:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18289:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18292:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18295:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18298:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18301:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18304:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18307:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18310:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18313:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18316:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18319:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18322:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18325:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18328:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18331:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18334:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18337:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18340:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18343:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18346:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18349:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18352:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18355:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18358:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18361:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18364:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18367:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18370:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18373:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18376:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18379:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18382:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18385:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18388:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18391:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18394:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18397:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18400:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18403:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18406:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18409:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18412:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18415:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18418:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18421:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18424:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18427:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18430:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18433:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18436:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18439:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18442:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18445:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18448:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18451:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18454:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18457:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18460:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18463:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18466:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18469:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18472:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18475:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18478:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18481:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18484:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18487:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18490:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18493:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18496:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18499:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18502:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18505:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18508:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18511:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18514:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18517:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18520:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18523:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18526:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18529:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18532:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.59 seconds. CPU system time: 0.53 seconds. Elapsed time: 13.63 seconds; current allocated memory: 196.272 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:141:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read(ap_uint<512>&)' into 'hls::stream<ap_uint<512>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:124:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:122:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:291:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:275:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:251:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:236:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:234:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:223:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:208:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:193:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:191:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:180:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:446:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:430:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:406:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:391:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:389:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:378:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:363:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:348:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:346:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:335:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:601:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:585:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:561:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:546:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:544:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:533:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:518:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:503:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:501:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:490:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:756:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:740:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:716:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:701:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:699:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:688:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:673:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:658:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:656:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:645:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:911:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:895:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:871:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:856:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:854:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:843:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:828:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:813:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:811:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:800:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1066:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1050:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1026:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1011:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1009:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:998:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:983:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:968:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:966:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:955:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1221:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1205:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1181:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1166:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1164:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1153:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1138:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1123:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1121:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1110:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1352:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1336:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1312:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1296:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1281:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1265:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1400:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1383:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1381:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1550:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1534:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1510:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1495:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1493:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1482:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1467:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1452:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1450:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1439:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1705:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1689:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1665:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1650:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1648:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1637:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1622:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1607:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1605:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1594:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1860:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1844:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1820:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1805:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1803:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1792:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1777:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1762:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1760:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1749:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2015:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1999:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1975:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1960:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1958:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1947:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1932:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1917:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1915:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1904:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2170:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2154:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2130:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2115:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2113:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2102:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2087:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2072:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2070:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2059:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2325:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2309:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2285:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2270:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2268:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2257:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2242:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2227:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2225:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2214:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2480:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2464:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2440:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2425:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2423:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2412:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2397:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2382:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2380:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2369:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2611:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2595:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2571:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2555:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2540:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2524:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12238:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12262:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12286:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12310:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12334:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12358:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12382:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12406:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12430:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12454:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12478:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12502:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12526:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12550:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12574:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12598:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16746:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16717:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12669:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12667:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12658:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12629:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12742:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12740:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12731:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12702:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12815:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12813:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12804:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12775:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12888:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12886:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12877:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12848:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12961:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12950:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12921:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13034:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13032:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13023:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12994:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13107:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13105:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13096:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13067:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16807:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16778:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13180:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13178:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13169:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13140:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13253:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13251:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13242:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13213:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13326:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13324:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13315:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13286:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13399:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13397:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13388:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13359:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13472:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13470:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13461:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13432:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13545:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13543:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13534:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13505:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13618:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13616:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13607:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13578:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16868:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16839:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13691:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13689:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13680:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13651:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13764:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13762:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13753:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13724:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13837:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13835:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13826:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13797:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13910:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13908:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13899:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13870:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13983:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13981:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13972:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13943:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14056:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14054:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14045:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14016:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14129:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14127:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14118:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14089:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16929:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16900:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14202:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14200:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14191:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14162:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14275:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14273:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14264:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14235:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14348:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14337:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14308:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14421:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14419:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14410:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14381:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14494:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14492:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14483:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14454:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14567:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14565:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14556:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14527:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14640:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14638:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14629:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14600:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16990:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16961:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14713:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14711:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14702:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14673:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14786:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14784:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14775:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14746:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14859:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14857:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14848:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14819:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14932:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14930:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14921:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14892:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15005:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15003:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14994:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14965:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15078:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15076:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15067:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15038:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15151:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15149:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15140:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15111:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17051:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17022:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15224:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15222:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15213:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15184:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15297:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15295:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15286:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15257:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15370:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15368:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15359:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15330:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15443:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15441:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15432:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15403:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15516:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15514:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15505:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15476:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15589:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15587:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15578:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15549:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15662:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15660:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15651:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15622:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17112:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17083:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15735:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15733:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15724:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15695:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15808:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15806:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15797:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15768:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15881:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15879:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15870:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15841:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15954:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15952:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15943:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15914:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16027:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16025:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16016:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15987:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16100:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16098:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16089:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16060:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16173:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16171:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16162:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16133:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17173:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17144:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16246:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16244:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16235:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16206:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16319:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16317:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16308:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16279:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16392:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16390:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16381:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16352:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16465:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16463:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16454:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16425:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16538:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16536:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16527:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16498:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16611:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16600:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16571:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16684:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16682:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16673:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16644:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17541:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17539:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17507:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17505:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17493:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17491:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17459:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17457:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17445:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17443:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17411:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17409:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17397:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17395:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17363:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17361:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17349:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17347:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17315:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17313:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17301:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17299:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17267:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17265:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17253:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17251:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17219:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17217:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17205:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17203:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17572:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17570:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17592:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17606:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17608:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17610:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17612:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17615:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17618:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17621:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17624:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17627:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17630:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17633:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17636:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17639:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17642:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17645:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17648:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17651:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17654:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17657:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17660:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17663:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17666:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17669:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17672:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17675:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17678:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17681:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17684:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17687:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17690:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17693:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17696:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17699:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17702:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17705:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17708:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17711:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17714:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17717:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17720:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17723:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17726:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17729:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17732:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17735:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17738:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17741:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17744:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17747:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17750:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17753:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17756:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17759:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17762:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17765:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17768:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17771:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17774:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17777:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17780:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17783:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17786:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17789:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17792:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17795:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17798:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17801:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17804:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17807:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17810:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17813:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17816:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17819:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17822:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17825:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17828:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17831:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17834:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17837:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17840:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17843:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17846:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17849:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17852:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17855:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17858:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17861:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17864:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17867:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17870:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17873:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17876:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17879:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17882:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17885:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17888:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17891:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17894:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17897:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17900:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17903:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17906:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17909:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17912:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17915:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17918:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17921:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17924:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17927:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17930:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17933:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17936:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17939:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17942:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17945:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17948:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17951:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17954:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17957:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17960:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17963:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17966:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17969:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17972:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17975:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17978:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17981:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17984:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17987:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17990:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17993:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17996:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17999:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18002:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18005:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18008:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18011:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18014:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18017:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18020:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18023:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18026:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18029:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18032:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18035:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18038:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18041:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18044:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18047:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18050:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18053:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18056:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18059:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18062:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18065:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18068:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18071:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18074:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18077:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18080:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18083:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18086:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18089:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18092:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18095:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18098:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18101:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18104:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18107:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18110:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18113:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18116:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18119:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18122:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18125:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18530:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18527:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18524:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18521:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18518:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18515:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18512:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18509:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18506:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18503:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18500:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18497:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18494:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18491:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18488:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18485:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18482:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18479:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18476:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18473:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18467:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18461:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18455:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18449:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18443:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18437:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18431:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18425:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18419:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18413:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18410:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18407:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18404:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18401:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18398:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18395:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18392:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18389:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18386:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18383:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18380:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18377:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18374:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18371:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18368:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18365:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18362:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18359:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18356:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18353:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18350:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18347:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18344:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18341:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18338:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18335:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18332:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18329:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18326:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18323:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18320:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18317:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18314:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18311:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18308:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18305:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18302:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18299:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18287:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18284:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18281:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18278:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18275:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18272:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18269:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18266:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18263:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18260:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18257:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18254:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18251:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18248:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18245:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18242:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18239:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18236:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18233:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18230:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18227:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18224:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18221:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18218:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18215:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18212:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18209:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18206:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18203:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18200:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18197:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18194:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18191:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18188:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18185:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18182:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18179:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18176:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18173:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18170:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18167:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18164:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18161:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18158:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18155:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18152:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18149:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18146:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18143:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18140:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18137:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18134:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18131:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18128:30)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x0_loop_1'(./dut.cpp:24:29) has been inferred on port 'gmem_A' (./dut.cpp:24:29)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x1_loop_1'(./dut.cpp:68:29) has been inferred on port 'gmem_B' (./dut.cpp:68:29)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 in loop 'C_drain_IO_L3_out_serialize_x0_loop_1'(./dut.cpp:17587:40) has been inferred on port 'gmem_C' (./dut.cpp:17587:40)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'C_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&) (.1)' (./dut.cpp:17596:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 209.46 seconds. CPU system time: 1.26 seconds. Elapsed time: 210.76 seconds; current allocated memory: 352.041 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 352.043 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 75.67 seconds. CPU system time: 0.29 seconds. Elapsed time: 75.97 seconds; current allocated memory: 945.705 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 298.56 seconds. CPU system time: 0.4 seconds. Elapsed time: 298.95 seconds; current allocated memory: 1.933 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L2_out_6_x0_loop_3' in function 'C_drain_IO_L2_out_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L2_out_5_x0_loop_3' in function 'C_drain_IO_L2_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L2_out_5_x0_loop_3' in function 'C_drain_IO_L2_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L2_out_4_x0_loop_3' in function 'C_drain_IO_L2_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L2_out_4_x0_loop_3' in function 'C_drain_IO_L2_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L2_out_3_x0_loop_3' in function 'C_drain_IO_L2_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L2_out_3_x0_loop_3' in function 'C_drain_IO_L2_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L2_out_2_x0_loop_3' in function 'C_drain_IO_L2_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L2_out_2_x0_loop_3' in function 'C_drain_IO_L2_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L2_out_1_x0_loop_3' in function 'C_drain_IO_L2_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L2_out_1_x0_loop_3' in function 'C_drain_IO_L2_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L2_out_0_x0_loop_3' in function 'C_drain_IO_L2_out_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_7_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_7_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_7_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_7_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_7_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_7_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_7_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_7_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_7_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_7_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_7_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_7_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_6_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_6_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_6_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_6_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_6_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_6_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_6_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_6_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_6_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_6_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_6_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_6_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_5_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_5_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_5_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_5_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_5_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_5_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_5_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_5_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_5_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_5_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_5_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_5_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_4_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_4_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_4_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_4_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_4_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_4_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_4_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_4_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_4_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_4_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_4_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_4_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_3_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_3_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_3_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_3_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_3_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_3_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_3_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_3_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_3_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_3_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_3_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_3_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_2_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_2_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_2_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_2_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_2_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_2_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_2_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_2_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_2_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_2_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_2_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_2_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_1_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_1_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_1_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_1_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_1_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_1_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_1_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_1_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_1_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_1_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_1_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_1_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_0_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_0_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_0_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_0_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_0_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_0_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_0_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_0_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_0_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_0_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_0_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_0_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'B_IO_L2_in_6_x0_loop_4' in function 'B_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'B_IO_L2_in_6_x0_loop_9' in function 'B_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'B_IO_L2_in_5_x0_loop_4' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'B_IO_L2_in_5_x0_loop_4' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'B_IO_L2_in_5_x0_loop_9' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'B_IO_L2_in_5_x0_loop_9' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'B_IO_L2_in_4_x0_loop_4' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'B_IO_L2_in_4_x0_loop_4' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'B_IO_L2_in_4_x0_loop_9' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'B_IO_L2_in_4_x0_loop_9' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'B_IO_L2_in_3_x0_loop_4' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'B_IO_L2_in_3_x0_loop_4' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'B_IO_L2_in_3_x0_loop_9' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'B_IO_L2_in_3_x0_loop_9' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'B_IO_L2_in_2_x0_loop_4' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'B_IO_L2_in_2_x0_loop_4' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'B_IO_L2_in_2_x0_loop_9' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'B_IO_L2_in_2_x0_loop_9' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'B_IO_L2_in_1_x0_loop_4' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'B_IO_L2_in_1_x0_loop_4' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'B_IO_L2_in_1_x0_loop_9' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'B_IO_L2_in_1_x0_loop_9' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'B_IO_L2_in_0_x0_loop_4' in function 'B_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'B_IO_L2_in_0_x0_loop_9' in function 'B_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'A_IO_L2_in_6_x0_loop_4' in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'A_IO_L2_in_6_x0_loop_9' in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'A_IO_L2_in_5_x0_loop_4' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_5_x0_loop_4' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'A_IO_L2_in_5_x0_loop_9' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_5_x0_loop_9' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'A_IO_L2_in_4_x0_loop_4' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_4_x0_loop_4' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'A_IO_L2_in_4_x0_loop_9' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_4_x0_loop_9' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'A_IO_L2_in_3_x0_loop_4' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_3_x0_loop_4' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'A_IO_L2_in_3_x0_loop_9' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_3_x0_loop_9' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'A_IO_L2_in_2_x0_loop_9' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_2_x0_loop_9' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'A_IO_L2_in_1_x0_loop_9' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_1_x0_loop_9' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_0_x0_loop_4' in function 'A_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_0_x0_loop_9' in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:151) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:153) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:306) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:308) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:461) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:463) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:616) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:618) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:771) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:773) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:926) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:928) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:1081) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:1083) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:1236) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:1238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1410) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1412) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1565) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1567) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1720) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1722) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1875) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1877) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2030) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2032) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2342) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2495) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2497) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:12076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:12078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16698) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12610) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12683) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12756) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12829) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12902) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12975) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13048) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16759) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13267) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13413) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13486) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13559) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16820) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13632) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13705) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13778) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13851) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13924) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13997) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14070) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16881) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14143) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14216) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14289) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14362) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14435) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14508) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14581) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16942) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14654) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14727) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14800) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14873) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14946) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15019) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15092) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17003) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15165) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15311) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15384) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15457) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15530) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15603) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17064) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15676) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15749) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15822) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15895) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15968) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16041) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16114) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17125) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16260) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16406) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16479) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16552) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16625) in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0_x0' (./dut.cpp:17601:9), detected/extracted 175 process function(s): 
	 'kernel0_x0.entry12'
	 'A_IO_L3_in_serialize_x0'
	 'A_IO_L3_in_x0'
	 'A_IO_L2_in_0_x0'
	 'A_IO_L2_in_1_x0'
	 'A_IO_L2_in_2_x0'
	 'A_IO_L2_in_3_x0'
	 'A_IO_L2_in_4_x0'
	 'A_IO_L2_in_5_x0'
	 'A_IO_L2_in_6_x0'
	 'A_IO_L2_in_boundary_x0'
	 'B_IO_L3_in_serialize_x0'
	 'B_IO_L3_in_x0'
	 'B_IO_L2_in_0_x0'
	 'B_IO_L2_in_1_x0'
	 'B_IO_L2_in_2_x0'
	 'B_IO_L2_in_3_x0'
	 'B_IO_L2_in_4_x0'
	 'B_IO_L2_in_5_x0'
	 'B_IO_L2_in_6_x0'
	 'B_IO_L2_in_boundary_x0'
	 'PE_wrapper_0_0_x0'
	 'PE_wrapper_0_1_x0'
	 'PE_wrapper_0_2_x0'
	 'PE_wrapper_0_3_x0'
	 'PE_wrapper_0_4_x0'
	 'PE_wrapper_0_5_x0'
	 'PE_wrapper_0_6_x0'
	 'PE_wrapper_0_7_x0'
	 'PE_wrapper_1_0_x0'
	 'PE_wrapper_1_1_x0'
	 'PE_wrapper_1_2_x0'
	 'PE_wrapper_1_3_x0'
	 'PE_wrapper_1_4_x0'
	 'PE_wrapper_1_5_x0'
	 'PE_wrapper_1_6_x0'
	 'PE_wrapper_1_7_x0'
	 'PE_wrapper_2_0_x0'
	 'PE_wrapper_2_1_x0'
	 'PE_wrapper_2_2_x0'
	 'PE_wrapper_2_3_x0'
	 'PE_wrapper_2_4_x0'
	 'PE_wrapper_2_5_x0'
	 'PE_wrapper_2_6_x0'
	 'PE_wrapper_2_7_x0'
	 'PE_wrapper_3_0_x0'
	 'PE_wrapper_3_1_x0'
	 'PE_wrapper_3_2_x0'
	 'PE_wrapper_3_3_x0'
	 'PE_wrapper_3_4_x0'
	 'PE_wrapper_3_5_x0'
	 'PE_wrapper_3_6_x0'
	 'PE_wrapper_3_7_x0'
	 'PE_wrapper_4_0_x0'
	 'PE_wrapper_4_1_x0'
	 'PE_wrapper_4_2_x0'
	 'PE_wrapper_4_3_x0'
	 'PE_wrapper_4_4_x0'
	 'PE_wrapper_4_5_x0'
	 'PE_wrapper_4_6_x0'
	 'PE_wrapper_4_7_x0'
	 'PE_wrapper_5_0_x0'
	 'PE_wrapper_5_1_x0'
	 'PE_wrapper_5_2_x0'
	 'PE_wrapper_5_3_x0'
	 'PE_wrapper_5_4_x0'
	 'PE_wrapper_5_5_x0'
	 'PE_wrapper_5_6_x0'
	 'PE_wrapper_5_7_x0'
	 'PE_wrapper_6_0_x0'
	 'PE_wrapper_6_1_x0'
	 'PE_wrapper_6_2_x0'
	 'PE_wrapper_6_3_x0'
	 'PE_wrapper_6_4_x0'
	 'PE_wrapper_6_5_x0'
	 'PE_wrapper_6_6_x0'
	 'PE_wrapper_6_7_x0'
	 'PE_wrapper_7_0_x0'
	 'PE_wrapper_7_1_x0'
	 'PE_wrapper_7_2_x0'
	 'PE_wrapper_7_3_x0'
	 'PE_wrapper_7_4_x0'
	 'PE_wrapper_7_5_x0'
	 'PE_wrapper_7_6_x0'
	 'PE_wrapper_7_7_x0'
	 'A_PE_dummy_in_0_x0'
	 'A_PE_dummy_in_1_x0'
	 'A_PE_dummy_in_2_x0'
	 'A_PE_dummy_in_3_x0'
	 'A_PE_dummy_in_4_x0'
	 'A_PE_dummy_in_5_x0'
	 'A_PE_dummy_in_6_x0'
	 'A_PE_dummy_in_7_x0'
	 'B_PE_dummy_in_0_x0'
	 'B_PE_dummy_in_1_x0'
	 'B_PE_dummy_in_2_x0'
	 'B_PE_dummy_in_3_x0'
	 'B_PE_dummy_in_4_x0'
	 'B_PE_dummy_in_5_x0'
	 'B_PE_dummy_in_6_x0'
	 'B_PE_dummy_in_7_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_0_x0'
	 'C_drain_IO_L1_out_wrapper_0_6_x0'
	 'C_drain_IO_L1_out_wrapper_0_5_x0'
	 'C_drain_IO_L1_out_wrapper_0_4_x0'
	 'C_drain_IO_L1_out_wrapper_0_3_x0'
	 'C_drain_IO_L1_out_wrapper_0_2_x0'
	 'C_drain_IO_L1_out_wrapper_0_1_x0'
	 'C_drain_IO_L1_out_wrapper_0_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_1_x0'
	 'C_drain_IO_L1_out_wrapper_1_6_x0'
	 'C_drain_IO_L1_out_wrapper_1_5_x0'
	 'C_drain_IO_L1_out_wrapper_1_4_x0'
	 'C_drain_IO_L1_out_wrapper_1_3_x0'
	 'C_drain_IO_L1_out_wrapper_1_2_x0'
	 'C_drain_IO_L1_out_wrapper_1_1_x0'
	 'C_drain_IO_L1_out_wrapper_1_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_2_x0'
	 'C_drain_IO_L1_out_wrapper_2_6_x0'
	 'C_drain_IO_L1_out_wrapper_2_5_x0'
	 'C_drain_IO_L1_out_wrapper_2_4_x0'
	 'C_drain_IO_L1_out_wrapper_2_3_x0'
	 'C_drain_IO_L1_out_wrapper_2_2_x0'
	 'C_drain_IO_L1_out_wrapper_2_1_x0'
	 'C_drain_IO_L1_out_wrapper_2_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_3_x0'
	 'C_drain_IO_L1_out_wrapper_3_6_x0'
	 'C_drain_IO_L1_out_wrapper_3_5_x0'
	 'C_drain_IO_L1_out_wrapper_3_4_x0'
	 'C_drain_IO_L1_out_wrapper_3_3_x0'
	 'C_drain_IO_L1_out_wrapper_3_2_x0'
	 'C_drain_IO_L1_out_wrapper_3_1_x0'
	 'C_drain_IO_L1_out_wrapper_3_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_4_x0'
	 'C_drain_IO_L1_out_wrapper_4_6_x0'
	 'C_drain_IO_L1_out_wrapper_4_5_x0'
	 'C_drain_IO_L1_out_wrapper_4_4_x0'
	 'C_drain_IO_L1_out_wrapper_4_3_x0'
	 'C_drain_IO_L1_out_wrapper_4_2_x0'
	 'C_drain_IO_L1_out_wrapper_4_1_x0'
	 'C_drain_IO_L1_out_wrapper_4_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_5_x0'
	 'C_drain_IO_L1_out_wrapper_5_6_x0'
	 'C_drain_IO_L1_out_wrapper_5_5_x0'
	 'C_drain_IO_L1_out_wrapper_5_4_x0'
	 'C_drain_IO_L1_out_wrapper_5_3_x0'
	 'C_drain_IO_L1_out_wrapper_5_2_x0'
	 'C_drain_IO_L1_out_wrapper_5_1_x0'
	 'C_drain_IO_L1_out_wrapper_5_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_6_x0'
	 'C_drain_IO_L1_out_wrapper_6_6_x0'
	 'C_drain_IO_L1_out_wrapper_6_5_x0'
	 'C_drain_IO_L1_out_wrapper_6_4_x0'
	 'C_drain_IO_L1_out_wrapper_6_3_x0'
	 'C_drain_IO_L1_out_wrapper_6_2_x0'
	 'C_drain_IO_L1_out_wrapper_6_1_x0'
	 'C_drain_IO_L1_out_wrapper_6_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_7_x0'
	 'C_drain_IO_L1_out_wrapper_7_6_x0'
	 'C_drain_IO_L1_out_wrapper_7_5_x0'
	 'C_drain_IO_L1_out_wrapper_7_4_x0'
	 'C_drain_IO_L1_out_wrapper_7_3_x0'
	 'C_drain_IO_L1_out_wrapper_7_2_x0'
	 'C_drain_IO_L1_out_wrapper_7_1_x0'
	 'C_drain_IO_L1_out_wrapper_7_0_x0'
	 'C_drain_IO_L2_out_boundary_x0'
	 'C_drain_IO_L2_out_6_x0'
	 'C_drain_IO_L2_out_5_x0'
	 'C_drain_IO_L2_out_4_x0'
	 'C_drain_IO_L2_out_3_x0'
	 'C_drain_IO_L2_out_2_x0'
	 'C_drain_IO_L2_out_1_x0'
	 'C_drain_IO_L2_out_0_x0'
	 'C_drain_IO_L3_out_x0'
	 'C_drain_IO_L3_out_serialize_x0'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 572.97 seconds. CPU system time: 0.5 seconds. Elapsed time: 573.46 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:93:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:26:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:54:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:12103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:12116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:12124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:12127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11503:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11516:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11527:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11353:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11366:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11377:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11203:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11216:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11227:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:11053:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:11066:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11077:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10903:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10916:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10927:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10753:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10766:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10777:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10603:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10616:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10627:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10453:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10466:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10477:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10303:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10316:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10327:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10153:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10166:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10177:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:10003:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:10016:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10027:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9853:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9866:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9877:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9703:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9716:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9727:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9553:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9566:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9577:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9403:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9416:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9427:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9266:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9277:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:9103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:9116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8503:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8516:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8527:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8353:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8366:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8377:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8203:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8216:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8227:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:8053:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:8066:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8077:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7903:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7916:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7927:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7753:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7766:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7777:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7603:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7616:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7627:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7453:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7466:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7477:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7303:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7316:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7327:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7153:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7166:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7177:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:7003:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:7016:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7027:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6853:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6866:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6877:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6703:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6716:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6727:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6553:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6566:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6577:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6403:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6416:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6427:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6266:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6277:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:6103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:6116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5503:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5516:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5527:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5353:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5366:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5377:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5203:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5216:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5227:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:5053:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:5066:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5077:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4903:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4916:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4927:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4753:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4766:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4777:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4603:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4616:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4627:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4453:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4466:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4477:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4303:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4316:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4327:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4153:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4166:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4177:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:4003:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:4016:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4027:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3853:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3866:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3877:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3703:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3716:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3727:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3553:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3566:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3577:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3403:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3416:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3427:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3253:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3266:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3277:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:3103:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:3116:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3127:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2953:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2966:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2977:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2803:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2816:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2827:56)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A[0]' (./dut.cpp:2653:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B[0]' (./dut.cpp:2666:51)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2677:56)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:17593:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16210:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16218:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16220:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16283:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16291:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16293:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16356:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16364:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16366:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16429:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16437:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16439:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16502:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16510:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16512:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16575:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16583:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16585:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16648:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16656:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16658:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15699:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15707:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15709:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15772:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15780:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15782:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15845:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15853:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15855:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15918:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15926:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15928:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15991:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15999:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16001:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16064:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16072:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16074:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16137:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16145:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16147:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15188:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15196:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15198:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15261:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15269:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15271:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15334:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15342:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15344:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15407:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15415:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15417:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15480:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15488:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15490:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15553:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15561:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15563:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15626:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15634:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15636:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14677:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14685:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14687:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14750:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14758:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14760:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14823:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14831:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14833:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14896:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14904:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14906:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14969:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14977:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14979:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15042:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15050:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15052:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15115:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15123:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14166:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14174:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14176:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14239:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14247:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14249:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14312:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14320:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14322:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14385:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14393:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14395:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14458:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14466:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14468:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14531:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14539:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14541:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14604:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14612:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14614:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13655:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13663:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13665:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13728:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13736:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13738:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13801:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13809:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13811:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13874:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13882:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13884:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13947:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13955:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13957:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14020:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14028:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14030:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14093:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14101:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14103:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13144:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13152:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13154:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13217:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13225:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13227:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13290:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13298:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13300:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13363:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13371:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13373:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13436:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13444:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13446:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13509:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13517:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13519:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13582:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13590:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13592:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12633:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12641:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12643:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12706:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12714:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12716:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12779:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12787:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12789:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12852:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12860:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12862:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12925:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12933:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12935:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12998:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13006:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13008:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13071:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13079:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13081:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17148:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17156:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17158:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17087:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17095:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17097:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17026:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17034:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17036:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16965:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16973:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16975:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16904:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16912:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16914:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16843:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16851:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16853:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16782:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16790:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16792:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16721:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16729:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16731:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2526:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2557:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2371:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2414:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2216:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2259:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2061:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2104:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1906:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1949:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1751:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1794:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1596:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1639:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1441:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1484:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:1267:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:1298:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:1112:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:1155:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:957:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:1000:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:802:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:845:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:647:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:690:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:492:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:535:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:337:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:380:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:182:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:225:65)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 118.09 seconds. CPU system time: 0.8 seconds. Elapsed time: 118.89 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry5' to 'kernel0_x0_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry12' to 'kernel0_x0_entry12'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.340 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.352 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.354 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.361 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.363 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.368 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.372 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.377 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.377 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.377 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.378 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.390 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.394 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.400 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.404 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.406 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.407 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.410 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.413 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.415 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.421 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.423 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x0 (from PE_wrapper_0_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x0 (from PE_wrapper_0_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_2_x0 (from PE_wrapper_0_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_3_x0 (from PE_wrapper_0_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_4_x0 (from PE_wrapper_0_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_5_x0 (from PE_wrapper_0_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_6_x0 (from PE_wrapper_0_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_7_x0 (from PE_wrapper_0_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x0 (from PE_wrapper_1_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x0 (from PE_wrapper_1_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_2_x0 (from PE_wrapper_1_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_3_x0 (from PE_wrapper_1_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_4_x0 (from PE_wrapper_1_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_5_x0 (from PE_wrapper_1_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_6_x0 (from PE_wrapper_1_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_7_x0 (from PE_wrapper_1_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x0 (from PE_wrapper_2_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x0 (from PE_wrapper_2_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_2_x0 (from PE_wrapper_2_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_3_x0 (from PE_wrapper_2_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_4_x0 (from PE_wrapper_2_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_5_x0 (from PE_wrapper_2_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_6_x0 (from PE_wrapper_2_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_7_x0 (from PE_wrapper_2_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x0 (from PE_wrapper_3_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x0 (from PE_wrapper_3_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_2_x0 (from PE_wrapper_3_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_3_x0 (from PE_wrapper_3_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_4_x0 (from PE_wrapper_3_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_5_x0 (from PE_wrapper_3_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_6_x0 (from PE_wrapper_3_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_7_x0 (from PE_wrapper_3_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x0 (from PE_wrapper_4_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x0 (from PE_wrapper_4_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_2_x0 (from PE_wrapper_4_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_3_x0 (from PE_wrapper_4_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_4_x0 (from PE_wrapper_4_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_5_x0 (from PE_wrapper_4_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_6_x0 (from PE_wrapper_4_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_7_x0 (from PE_wrapper_4_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x0 (from PE_wrapper_5_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x0 (from PE_wrapper_5_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_2_x0 (from PE_wrapper_5_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_3_x0 (from PE_wrapper_5_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_4_x0 (from PE_wrapper_5_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_5_x0 (from PE_wrapper_5_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_6_x0 (from PE_wrapper_5_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_7_x0 (from PE_wrapper_5_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x0 (from PE_wrapper_6_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x0 (from PE_wrapper_6_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_2_x0 (from PE_wrapper_6_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_3_x0 (from PE_wrapper_6_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_4_x0 (from PE_wrapper_6_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_5_x0 (from PE_wrapper_6_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_6_x0 (from PE_wrapper_6_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_7_x0 (from PE_wrapper_6_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x0 (from C_drain_IO_L1_out_wrapper_0_0_x0_U0 to C_drain_IO_L2_out_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_1_0_x0 (from C_drain_IO_L1_out_wrapper_1_0_x0_U0 to C_drain_IO_L2_out_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_2_0_x0 (from C_drain_IO_L1_out_wrapper_2_0_x0_U0 to C_drain_IO_L2_out_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_3_0_x0 (from C_drain_IO_L1_out_wrapper_3_0_x0_U0 to C_drain_IO_L2_out_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_4_0_x0 (from C_drain_IO_L1_out_wrapper_4_0_x0_U0 to C_drain_IO_L2_out_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_5_0_x0 (from C_drain_IO_L1_out_wrapper_5_0_x0_U0 to C_drain_IO_L2_out_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_6_0_x0 (from C_drain_IO_L1_out_wrapper_6_0_x0_U0 to C_drain_IO_L2_out_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 33.15 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.18 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.28 seconds. CPU system time: 0 seconds. Elapsed time: 7.29 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.34 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.574 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.625 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.848 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.65 seconds; current allocated memory: 2.051 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128ns_130ns_257_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128s_128s_128_5_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_mean_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_data_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_cov_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_local_A_ping_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_A_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_C_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L3_out_serialize_x0_mem_data_split_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_c1_U(top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w64_d37_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_5_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_6_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_7_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L3_out_serialize_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 118.48 seconds. CPU system time: 0.62 seconds. Elapsed time: 119.12 seconds; current allocated memory: 2.065 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1464] Running solution command: config_dataflow -strict_mode=warning
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_conservative_mode=1
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 nondf_kernel_cov_x0/nondf_kernel_cov_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 nondf_kernel_cov_x0/nondf_kernel_cov_x0_loop_6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 2 nondf_kernel_cov_x0/nondf_kernel_cov_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 nondf_kernel_cov_x1/nondf_kernel_cov_x1_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 nondf_kernel_cov_x1/nondf_kernel_cov_x1_loop_6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 2 nondf_kernel_cov_x1/nondf_kernel_cov_x1_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_0_x0/A_IO_L2_in_0_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_0_x0/A_IO_L2_in_0_x0_loop_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_0_x0/A_IO_L2_in_0_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_0_x0/A_IO_L2_in_0_x0_loop_12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 A_IO_L2_in_0_x0/A_IO_L2_in_0_x0_loop_15 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_1_x0/A_IO_L2_in_1_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_1_x0/A_IO_L2_in_1_x0_loop_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_1_x0/A_IO_L2_in_1_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_1_x0/A_IO_L2_in_1_x0_loop_12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 A_IO_L2_in_1_x0/A_IO_L2_in_1_x0_loop_15 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_2_x0/A_IO_L2_in_2_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_2_x0/A_IO_L2_in_2_x0_loop_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_2_x0/A_IO_L2_in_2_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_2_x0/A_IO_L2_in_2_x0_loop_12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 A_IO_L2_in_2_x0/A_IO_L2_in_2_x0_loop_15 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_3_x0/A_IO_L2_in_3_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_3_x0/A_IO_L2_in_3_x0_loop_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_3_x0/A_IO_L2_in_3_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_3_x0/A_IO_L2_in_3_x0_loop_12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 A_IO_L2_in_3_x0/A_IO_L2_in_3_x0_loop_15 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_4_x0/A_IO_L2_in_4_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_4_x0/A_IO_L2_in_4_x0_loop_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_4_x0/A_IO_L2_in_4_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_4_x0/A_IO_L2_in_4_x0_loop_12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 A_IO_L2_in_4_x0/A_IO_L2_in_4_x0_loop_15 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_5_x0/A_IO_L2_in_5_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_5_x0/A_IO_L2_in_5_x0_loop_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_5_x0/A_IO_L2_in_5_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_5_x0/A_IO_L2_in_5_x0_loop_12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 A_IO_L2_in_5_x0/A_IO_L2_in_5_x0_loop_15 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_6_x0/A_IO_L2_in_6_x0_loop_4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_6_x0/A_IO_L2_in_6_x0_loop_7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_6_x0/A_IO_L2_in_6_x0_loop_9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 8 A_IO_L2_in_6_x0/A_IO_L2_in_6_x0_loop_12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 A_IO_L2_in_6_x0/A_IO_L2_in_6_x0_loop_15 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_0_x0/PE_wrapper_0_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_1_x0/PE_wrapper_0_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_2_x0/PE_wrapper_0_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_3_x0/PE_wrapper_0_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_4_x0/PE_wrapper_0_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_5_x0/PE_wrapper_0_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_6_x0/PE_wrapper_0_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_0_7_x0/PE_wrapper_0_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_0_x0/PE_wrapper_1_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_1_x0/PE_wrapper_1_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_2_x0/PE_wrapper_1_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_3_x0/PE_wrapper_1_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_4_x0/PE_wrapper_1_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_5_x0/PE_wrapper_1_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_6_x0/PE_wrapper_1_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_1_7_x0/PE_wrapper_1_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_0_x0/PE_wrapper_2_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_1_x0/PE_wrapper_2_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_2_x0/PE_wrapper_2_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_3_x0/PE_wrapper_2_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_4_x0/PE_wrapper_2_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_5_x0/PE_wrapper_2_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_6_x0/PE_wrapper_2_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_2_7_x0/PE_wrapper_2_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_0_x0/PE_wrapper_3_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_1_x0/PE_wrapper_3_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_2_x0/PE_wrapper_3_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_3_x0/PE_wrapper_3_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_4_x0/PE_wrapper_3_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_5_x0/PE_wrapper_3_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_6_x0/PE_wrapper_3_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_3_7_x0/PE_wrapper_3_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_0_x0/PE_wrapper_4_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_1_x0/PE_wrapper_4_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_2_x0/PE_wrapper_4_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_3_x0/PE_wrapper_4_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_4_x0/PE_wrapper_4_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_5_x0/PE_wrapper_4_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_6_x0/PE_wrapper_4_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_4_7_x0/PE_wrapper_4_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_0_x0/PE_wrapper_5_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_1_x0/PE_wrapper_5_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_2_x0/PE_wrapper_5_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_3_x0/PE_wrapper_5_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_4_x0/PE_wrapper_5_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_5_x0/PE_wrapper_5_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_6_x0/PE_wrapper_5_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_5_7_x0/PE_wrapper_5_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_0_x0/PE_wrapper_6_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_1_x0/PE_wrapper_6_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_2_x0/PE_wrapper_6_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_3_x0/PE_wrapper_6_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_4_x0/PE_wrapper_6_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_5_x0/PE_wrapper_6_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_6_x0/PE_wrapper_6_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_6_7_x0/PE_wrapper_6_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_0_x0/PE_wrapper_7_0_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_1_x0/PE_wrapper_7_1_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_2_x0/PE_wrapper_7_2_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_3_x0/PE_wrapper_7_3_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_4_x0/PE_wrapper_7_4_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_5_x0/PE_wrapper_7_5_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_6_x0/PE_wrapper_7_6_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 PE_wrapper_7_7_x0/PE_wrapper_7_7_x0_loop_5 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_0_x0 local_A_ping -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_0_x0 local_A_pong -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_1_x0 local_A_ping -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_1_x0 local_A_pong -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_2_x0 local_A_ping -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_2_x0 local_A_pong -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_3_x0 local_A_ping -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_3_x0 local_A_pong -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_4_x0 local_A_ping -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_4_x0 local_A_pong -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_5_x0 local_A_ping -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_5_x0 local_A_pong -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_6_x0 local_A_ping -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage A_IO_L2_in_6_x0 local_A_pong -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_0_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_1_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_2_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_3_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_4_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_5_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_6_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_0_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_1_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_2_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_3_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_4_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_5_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_6_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: set_directive_bind_storage PE_wrapper_7_7_x0 local_C -impl bram -type ram_2p 
INFO: [HLS 200-1510] Running: create_clock -period 300MHz -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.000000% 
INFO: [HLS 200-1510] Running: config_rtl -enable_maxiConservative=1 
WARNING: [HLS 200-483] The 'config_rtl -enable_maxiConservative' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
WARNING: [HLS 200-483] The 'config_sdx -target' command is deprecated and will be removed in a future release. Use 'config_flow -target' as its replacement.
WARNING: [HLS 200-484] The 'config_sdx -target' command is deprecated and will be removed in a future release.
INFO: [HLS 200-435] Setting 'config_sdx -target xocc' configuration: config_flow -target=vitis
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 219.494 MB.
INFO: [HLS 200-10] Analyzing design file './dut.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:17:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:18:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:61:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: ./dut.cpp:62:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17614:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17617:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17620:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17623:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17626:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17629:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17632:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17635:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17638:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17641:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17644:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17647:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17650:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17653:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17656:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17659:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17662:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17665:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17668:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17671:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17674:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17677:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17680:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17683:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17686:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17689:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17692:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17695:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17698:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17701:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17704:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17707:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17710:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17713:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17716:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17719:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17722:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17725:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17728:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17731:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17734:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17737:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17740:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17743:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17746:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17749:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17752:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17755:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17758:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17761:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17764:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17767:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17770:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17773:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17776:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17779:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17782:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17785:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17788:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17791:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17794:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17797:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17800:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17803:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17806:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17809:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17812:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17815:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17818:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17821:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17824:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17827:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17830:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17833:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17836:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17839:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17842:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17845:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17848:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17851:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17854:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17857:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17860:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17863:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17866:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17869:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17872:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17875:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17878:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17881:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17884:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17887:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17890:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17893:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17896:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17899:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17902:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17905:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17908:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17911:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17914:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17917:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17920:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17923:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17926:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17929:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17932:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17935:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17938:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17941:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17944:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17947:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17950:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17953:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17956:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17959:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17962:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17965:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17968:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17971:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17974:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17977:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17980:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17983:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17986:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17989:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17992:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17995:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:17998:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18001:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18004:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18007:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18010:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18013:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18016:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18019:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18022:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18025:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18028:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18031:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18034:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18037:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18040:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18043:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18046:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18049:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18052:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18055:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18058:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18061:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18064:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18067:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18070:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18073:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18076:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18079:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18082:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18085:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18088:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18091:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18094:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18097:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18100:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18103:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18106:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18109:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18112:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18115:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18124:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18127:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18130:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18133:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18136:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18139:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18142:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18145:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18148:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18163:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18166:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18169:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18172:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18175:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18178:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18181:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18184:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18187:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18190:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18193:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18196:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18199:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18202:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18205:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18208:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18214:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18217:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18220:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18223:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18226:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18229:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18232:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18235:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18238:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18247:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18250:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18253:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18256:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18259:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18262:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18265:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18268:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18271:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18274:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18277:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18283:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18286:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18289:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18292:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18295:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18298:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18301:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18304:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18307:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18310:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18313:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18316:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18319:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18322:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18325:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18328:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18331:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18334:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18337:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18340:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18343:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18346:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18349:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18352:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18355:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18358:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18361:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18364:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18367:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18370:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18373:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18376:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18379:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18382:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18385:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18388:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18391:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18394:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18397:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18400:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18403:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18406:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18409:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18412:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18415:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18418:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18421:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18424:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18427:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18430:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18433:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18436:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18439:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18442:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18445:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18448:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18451:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18454:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18457:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18460:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18463:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18466:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18469:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18472:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18475:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18478:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18481:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18484:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18487:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18490:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18493:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18496:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18499:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18502:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18505:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18508:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18511:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18514:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18517:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18520:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18523:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18526:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18529:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: ./dut.cpp:18532:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.25 seconds. CPU system time: 0.63 seconds. Elapsed time: 19.86 seconds; current allocated memory: 226.577 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:141:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read(ap_uint<512>&)' into 'hls::stream<ap_uint<512>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:124:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:122:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:291:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:275:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:251:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:236:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:234:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:223:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:208:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:193:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:191:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:180:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:446:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:430:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:406:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:391:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:389:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:378:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:363:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:348:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:346:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:335:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:601:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:585:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:561:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:546:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:544:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:533:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:518:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:503:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:501:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:490:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:756:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:740:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:716:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:701:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:699:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:688:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:673:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:658:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:656:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:645:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:911:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:895:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:871:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:856:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:854:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:843:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:828:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:813:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:811:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:800:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1066:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1050:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1026:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1011:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1009:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:998:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:983:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:968:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:966:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:955:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1221:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1205:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1181:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1166:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1164:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1153:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1138:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1123:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1121:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1110:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1352:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1336:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1312:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1296:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1281:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1265:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1400:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1383:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L3_in_x0(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1381:49)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1550:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1534:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1510:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1495:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1493:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1482:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1467:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1452:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1450:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1439:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1705:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1689:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1665:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1650:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1648:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1637:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1622:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1607:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1605:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1594:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1860:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1844:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1820:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1805:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1803:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1792:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1777:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1762:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1760:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1749:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2015:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1999:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1975:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1960:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1958:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1947:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1932:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1917:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1915:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:1904:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2170:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2154:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2130:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2115:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2113:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2102:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2087:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2072:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2070:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2059:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2325:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2309:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2285:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2270:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2268:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2257:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2242:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2227:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2225:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2214:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2480:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2464:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2440:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2425:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2423:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2412:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2397:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2382:56)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2380:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2369:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2611:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2595:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2571:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2555:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2540:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:2524:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:2946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:3996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:4896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:5946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:6996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:7896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:8946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9362:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9321:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9281:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9259:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9246:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9512:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9471:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9431:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9409:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9396:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9662:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9621:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9581:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9559:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9546:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9812:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9771:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9731:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9709:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9696:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9962:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9921:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9881:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9859:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9846:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10112:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10071:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10031:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10009:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:9996:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10262:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10221:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10181:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10159:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10146:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10412:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10371:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10331:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10309:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10296:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10562:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10521:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10481:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10459:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10446:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10712:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10671:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10631:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10596:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10862:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10821:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10781:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10759:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10746:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11012:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10971:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10931:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10909:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:10896:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11162:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11121:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11081:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11059:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11046:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11312:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11271:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11231:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11209:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11196:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11462:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11421:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11381:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11359:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11612:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11571:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11531:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11509:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11496:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11762:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11721:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11681:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11659:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11646:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11912:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11871:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11831:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11809:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11796:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12062:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12021:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11981:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:11946:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12212:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::write(ap_uint<512> const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12171:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::write(unsigned short const&)' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12131:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12109:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12096:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12238:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12262:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12286:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12310:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12334:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12358:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12382:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'A_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12406:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_0_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12430:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_1_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12454:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_2_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12478:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_3_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12502:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_4_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12526:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_5_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12550:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_6_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12574:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::read()' into 'B_PE_dummy_in_7_x0(int, int, hls::stream<ap_uint<512>, 0>&)' (./dut.cpp:12598:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read(unsigned short&)' into 'hls::stream<unsigned short, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16746:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16717:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12669:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12667:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12658:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12629:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12742:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12740:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12731:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12702:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12815:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12813:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12804:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12775:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12888:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12886:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12877:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12848:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12961:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12959:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12950:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12921:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13034:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13032:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13023:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:12994:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13107:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13105:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13096:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13067:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16807:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16778:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13180:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13178:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13169:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13140:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13253:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13251:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13242:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13213:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13326:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13324:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13315:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13286:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13399:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13397:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13388:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13359:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13472:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13470:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13461:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13432:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13545:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13543:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13534:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13505:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13618:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13616:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13607:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13578:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16868:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16839:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13691:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13689:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13680:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13651:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13764:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13762:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13753:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13724:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13837:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13835:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13826:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13797:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13910:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13908:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13899:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13870:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13983:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13981:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13972:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:13943:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14056:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14054:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14045:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14016:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14129:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14127:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14118:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14089:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16929:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16900:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14202:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14200:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14191:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14162:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14275:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14273:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14264:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14235:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14348:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14346:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14337:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14308:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14421:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14419:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14410:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14381:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14494:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14492:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14483:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14454:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14567:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14565:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14556:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14527:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14640:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14638:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14629:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14600:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16990:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16961:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14713:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14711:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14702:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14673:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14786:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14784:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14775:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14746:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14859:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14857:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14848:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14819:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14932:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14930:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14921:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14892:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15005:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15003:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14994:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:14965:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15078:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15076:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15067:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15038:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15151:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15149:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15140:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15111:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17051:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17022:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15224:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15222:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15213:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15184:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15297:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15295:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15286:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15257:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15370:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15368:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15359:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15330:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15443:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15441:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15432:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15403:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15516:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15514:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15505:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15476:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15589:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15587:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15578:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15549:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15662:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15660:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15651:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15622:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17112:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17083:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15735:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15733:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15724:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15695:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15808:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15806:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15797:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15768:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15881:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15879:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15870:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15841:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15954:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15952:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15943:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15914:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16027:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16025:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16016:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:15987:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16100:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16098:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16089:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16060:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16173:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16171:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16162:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16133:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17173:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:17144:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16246:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16244:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16235:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16206:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16319:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16317:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16308:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16279:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16392:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16390:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16381:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16352:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16465:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16463:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16454:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16425:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16538:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16536:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16527:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16498:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16611:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16609:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16600:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16571:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16684:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16682:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16673:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::read()' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&)' (./dut.cpp:16644:57)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17541:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_boundary_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17539:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17507:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17505:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17493:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_6_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17491:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17459:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17457:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17445:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_5_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17443:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17411:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17409:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17397:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_4_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17395:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17363:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17361:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17349:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_3_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17347:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17315:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17313:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17301:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_2_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17299:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17267:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17265:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17253:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_1_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17251:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17219:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17217:59)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17205:50)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L2_out_0_x0(int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17203:65)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'C_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17572:46)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_x0(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17570:61)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'C_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&)' (./dut.cpp:17592:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17606:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17608:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17610:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17612:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17615:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17618:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17621:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17624:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17627:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17630:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17633:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17636:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17639:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17642:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17645:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17648:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17651:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17654:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17657:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17660:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17663:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17666:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17669:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17672:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17675:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17678:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17681:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17684:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17687:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17690:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17693:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17696:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17699:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17702:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17705:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17708:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17711:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17714:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17717:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17720:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17723:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17726:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17729:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17732:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17735:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17738:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17741:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17744:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17747:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17750:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17753:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17756:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17759:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17762:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17765:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17768:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17771:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17774:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17777:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17780:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17783:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17786:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17789:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17792:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17795:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17798:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17801:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17804:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17807:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17810:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17813:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17816:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17819:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17822:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17825:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17828:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17831:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17834:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17837:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17840:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17843:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17846:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17849:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17852:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17855:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17858:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17861:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17864:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17867:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17870:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17873:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17876:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17879:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17882:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17885:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17888:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17891:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17894:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17897:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17900:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17903:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17906:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17909:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17912:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17915:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17918:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17921:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17924:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17927:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17930:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17933:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17936:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17939:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17942:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17945:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17948:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17951:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17954:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17957:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17960:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17963:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17966:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17969:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17972:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17975:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17978:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17981:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17984:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17987:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17990:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17993:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17996:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:17999:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18002:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18005:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18008:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18011:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18014:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18017:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18020:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18023:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18026:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18029:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18032:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18035:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18038:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18041:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18044:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18047:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18050:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18053:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18056:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18059:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18062:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18065:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18068:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18071:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18074:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18077:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18080:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18083:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18086:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18089:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18092:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<512>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18095:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18098:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18101:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18104:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18107:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18110:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18113:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18116:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18119:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18122:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18125:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18530:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18527:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18524:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18521:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18518:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18515:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18512:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18509:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18506:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18503:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18500:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18497:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18494:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18491:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18488:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18485:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18482:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18479:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18476:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18473:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18470:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18467:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18464:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18461:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18458:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18455:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18452:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18449:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18446:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18443:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18440:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18437:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18434:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18431:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18428:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18425:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18422:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18419:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18416:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18413:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18410:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18407:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18404:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18401:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18398:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18395:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18392:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18389:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18386:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18383:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18380:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18377:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18374:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18371:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18368:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18365:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18362:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18359:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18356:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18353:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18350:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18347:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18344:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18341:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18338:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18335:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18332:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18329:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18326:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18323:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18320:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18317:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18314:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18311:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18308:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18305:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18302:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18299:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18296:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18293:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18290:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18287:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18284:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18281:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18278:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18275:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18272:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18269:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18266:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18263:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18260:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18257:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18254:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18251:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18248:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18245:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18242:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18239:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18236:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18233:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18230:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18227:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18224:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18221:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18218:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18215:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18212:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18209:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18206:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18203:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18200:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18197:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18194:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18191:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18188:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18185:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18182:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18179:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18176:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18173:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18170:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18167:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18164:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18161:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18158:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18155:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18152:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18149:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18146:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18143:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18140:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18137:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18134:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18131:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned short, 0>::stream()' into 'kernel0_x0(ap_uint<512>*, ap_uint<512>*, ap_uint<512>*)' (./dut.cpp:18128:30)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x0_loop_1'(./dut.cpp:24:29) has been inferred on port 'gmem_A' (./dut.cpp:24:29)
INFO: [HLS 214-115] Multiple burst reads of length 4096 and bit width 512 in loop 'nondf_kernel_cov_x1_loop_1'(./dut.cpp:68:29) has been inferred on port 'gmem_B' (./dut.cpp:68:29)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 512 in loop 'C_drain_IO_L3_out_serialize_x0_loop_1'(./dut.cpp:17587:40) has been inferred on port 'gmem_C' (./dut.cpp:17587:40)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'A_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L3_in_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_0_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_1_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_2_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_3_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_4_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_5_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_6_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'B_IO_L2_in_boundary_x0(int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_0_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_1_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_2_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_3_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_4_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_5_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_6_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_0_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_1_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_2_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_3_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_4_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_5_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_6_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'PE_wrapper_7_7_x0(int, int, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_0_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_1_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_2_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_3_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_4_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_5_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_6_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_boundary_wrapper_7_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_6_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_5_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_4_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_3_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_2_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_1_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint.0s' into 'C_drain_IO_L1_out_wrapper_7_0_x0(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<unsigned short, 0>&) (.1)' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'C_drain_IO_L3_out_serialize_x0(ap_uint<512>*, hls::stream<ap_uint<128>, 0>&) (.1)' (./dut.cpp:17596:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 294.77 seconds. CPU system time: 1.75 seconds. Elapsed time: 300.58 seconds; current allocated memory: 382.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 382.279 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 81.53 seconds. CPU system time: 0.24 seconds. Elapsed time: 81.91 seconds; current allocated memory: 976.183 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 358.37 seconds. CPU system time: 0.42 seconds. Elapsed time: 359.07 seconds; current allocated memory: 1.963 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_7_x0_loop_5' (./dut.cpp:12137) in function 'PE_wrapper_7_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_6_x0_loop_5' (./dut.cpp:11987) in function 'PE_wrapper_7_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_5_x0_loop_5' (./dut.cpp:11837) in function 'PE_wrapper_7_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_4_x0_loop_5' (./dut.cpp:11687) in function 'PE_wrapper_7_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_3_x0_loop_5' (./dut.cpp:11537) in function 'PE_wrapper_7_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_2_x0_loop_5' (./dut.cpp:11387) in function 'PE_wrapper_7_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_1_x0_loop_5' (./dut.cpp:11237) in function 'PE_wrapper_7_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_7_0_x0_loop_5' (./dut.cpp:11087) in function 'PE_wrapper_7_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_7_x0_loop_5' (./dut.cpp:10937) in function 'PE_wrapper_6_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_6_x0_loop_5' (./dut.cpp:10787) in function 'PE_wrapper_6_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_5_x0_loop_5' (./dut.cpp:10637) in function 'PE_wrapper_6_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_4_x0_loop_5' (./dut.cpp:10487) in function 'PE_wrapper_6_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_3_x0_loop_5' (./dut.cpp:10337) in function 'PE_wrapper_6_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_2_x0_loop_5' (./dut.cpp:10187) in function 'PE_wrapper_6_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_1_x0_loop_5' (./dut.cpp:10037) in function 'PE_wrapper_6_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_6_0_x0_loop_5' (./dut.cpp:9887) in function 'PE_wrapper_6_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_7_x0_loop_5' (./dut.cpp:9737) in function 'PE_wrapper_5_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_6_x0_loop_5' (./dut.cpp:9587) in function 'PE_wrapper_5_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_5_x0_loop_5' (./dut.cpp:9437) in function 'PE_wrapper_5_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_4_x0_loop_5' (./dut.cpp:9287) in function 'PE_wrapper_5_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_3_x0_loop_5' (./dut.cpp:9137) in function 'PE_wrapper_5_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_2_x0_loop_5' (./dut.cpp:8987) in function 'PE_wrapper_5_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_1_x0_loop_5' (./dut.cpp:8837) in function 'PE_wrapper_5_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_5_0_x0_loop_5' (./dut.cpp:8687) in function 'PE_wrapper_5_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_7_x0_loop_5' (./dut.cpp:8537) in function 'PE_wrapper_4_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_6_x0_loop_5' (./dut.cpp:8387) in function 'PE_wrapper_4_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_5_x0_loop_5' (./dut.cpp:8237) in function 'PE_wrapper_4_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_4_x0_loop_5' (./dut.cpp:8087) in function 'PE_wrapper_4_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_3_x0_loop_5' (./dut.cpp:7937) in function 'PE_wrapper_4_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_2_x0_loop_5' (./dut.cpp:7787) in function 'PE_wrapper_4_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_1_x0_loop_5' (./dut.cpp:7637) in function 'PE_wrapper_4_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_4_0_x0_loop_5' (./dut.cpp:7487) in function 'PE_wrapper_4_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_7_x0_loop_5' (./dut.cpp:7337) in function 'PE_wrapper_3_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_6_x0_loop_5' (./dut.cpp:7187) in function 'PE_wrapper_3_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_5_x0_loop_5' (./dut.cpp:7037) in function 'PE_wrapper_3_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_4_x0_loop_5' (./dut.cpp:6887) in function 'PE_wrapper_3_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_3_x0_loop_5' (./dut.cpp:6737) in function 'PE_wrapper_3_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_2_x0_loop_5' (./dut.cpp:6587) in function 'PE_wrapper_3_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_1_x0_loop_5' (./dut.cpp:6437) in function 'PE_wrapper_3_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_3_0_x0_loop_5' (./dut.cpp:6287) in function 'PE_wrapper_3_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_7_x0_loop_5' (./dut.cpp:6137) in function 'PE_wrapper_2_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_6_x0_loop_5' (./dut.cpp:5987) in function 'PE_wrapper_2_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_5_x0_loop_5' (./dut.cpp:5837) in function 'PE_wrapper_2_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_4_x0_loop_5' (./dut.cpp:5687) in function 'PE_wrapper_2_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_3_x0_loop_5' (./dut.cpp:5537) in function 'PE_wrapper_2_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_2_x0_loop_5' (./dut.cpp:5387) in function 'PE_wrapper_2_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_1_x0_loop_5' (./dut.cpp:5237) in function 'PE_wrapper_2_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_2_0_x0_loop_5' (./dut.cpp:5087) in function 'PE_wrapper_2_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_7_x0_loop_5' (./dut.cpp:4937) in function 'PE_wrapper_1_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_6_x0_loop_5' (./dut.cpp:4787) in function 'PE_wrapper_1_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_5_x0_loop_5' (./dut.cpp:4637) in function 'PE_wrapper_1_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_4_x0_loop_5' (./dut.cpp:4487) in function 'PE_wrapper_1_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_3_x0_loop_5' (./dut.cpp:4337) in function 'PE_wrapper_1_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_2_x0_loop_5' (./dut.cpp:4187) in function 'PE_wrapper_1_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_1_x0_loop_5' (./dut.cpp:4037) in function 'PE_wrapper_1_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_1_0_x0_loop_5' (./dut.cpp:3887) in function 'PE_wrapper_1_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_7_x0_loop_5' (./dut.cpp:3737) in function 'PE_wrapper_0_7_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_6_x0_loop_5' (./dut.cpp:3587) in function 'PE_wrapper_0_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_5_x0_loop_5' (./dut.cpp:3437) in function 'PE_wrapper_0_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_4_x0_loop_5' (./dut.cpp:3287) in function 'PE_wrapper_0_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_3_x0_loop_5' (./dut.cpp:3137) in function 'PE_wrapper_0_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_2_x0_loop_5' (./dut.cpp:2987) in function 'PE_wrapper_0_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_1_x0_loop_5' (./dut.cpp:2837) in function 'PE_wrapper_0_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'PE_wrapper_0_0_x0_loop_5' (./dut.cpp:2687) in function 'PE_wrapper_0_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_6_x0_loop_4' in function 'A_IO_L2_in_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_6_x0_loop_7' (./dut.cpp:1129) in function 'A_IO_L2_in_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_6_x0_loop_9' in function 'A_IO_L2_in_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_6_x0_loop_12' (./dut.cpp:1172) in function 'A_IO_L2_in_6_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_5_x0_loop_4' in function 'A_IO_L2_in_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_5_x0_loop_7' (./dut.cpp:974) in function 'A_IO_L2_in_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_5_x0_loop_9' in function 'A_IO_L2_in_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_5_x0_loop_12' (./dut.cpp:1017) in function 'A_IO_L2_in_5_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_4_x0_loop_4' in function 'A_IO_L2_in_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_4_x0_loop_7' (./dut.cpp:819) in function 'A_IO_L2_in_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_4_x0_loop_9' in function 'A_IO_L2_in_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_4_x0_loop_12' (./dut.cpp:862) in function 'A_IO_L2_in_4_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_3_x0_loop_4' in function 'A_IO_L2_in_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_3_x0_loop_7' (./dut.cpp:664) in function 'A_IO_L2_in_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_3_x0_loop_9' in function 'A_IO_L2_in_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_3_x0_loop_12' (./dut.cpp:707) in function 'A_IO_L2_in_3_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_2_x0_loop_7' (./dut.cpp:509) in function 'A_IO_L2_in_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_2_x0_loop_9' in function 'A_IO_L2_in_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_2_x0_loop_12' (./dut.cpp:552) in function 'A_IO_L2_in_2_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_1_x0_loop_7' (./dut.cpp:354) in function 'A_IO_L2_in_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_1_x0_loop_9' in function 'A_IO_L2_in_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_1_x0_loop_12' (./dut.cpp:397) in function 'A_IO_L2_in_1_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_0_x0_loop_4' in function 'A_IO_L2_in_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_0_x0_loop_7' (./dut.cpp:199) in function 'A_IO_L2_in_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_0_x0_loop_9' in function 'A_IO_L2_in_0_x0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'A_IO_L2_in_0_x0_loop_12' (./dut.cpp:242) in function 'A_IO_L2_in_0_x0' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L2_out_6_x0_loop_3' in function 'C_drain_IO_L2_out_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L2_out_5_x0_loop_3' in function 'C_drain_IO_L2_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L2_out_5_x0_loop_3' in function 'C_drain_IO_L2_out_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L2_out_4_x0_loop_3' in function 'C_drain_IO_L2_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L2_out_4_x0_loop_3' in function 'C_drain_IO_L2_out_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L2_out_3_x0_loop_3' in function 'C_drain_IO_L2_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L2_out_3_x0_loop_3' in function 'C_drain_IO_L2_out_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L2_out_2_x0_loop_3' in function 'C_drain_IO_L2_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L2_out_2_x0_loop_3' in function 'C_drain_IO_L2_out_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L2_out_1_x0_loop_3' in function 'C_drain_IO_L2_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L2_out_1_x0_loop_3' in function 'C_drain_IO_L2_out_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L2_out_0_x0_loop_3' in function 'C_drain_IO_L2_out_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_7_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_7_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_7_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_7_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_7_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_7_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_7_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_7_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_7_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_7_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_7_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_7_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_7_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_6_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_6_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_6_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_6_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_6_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_6_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_6_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_6_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_6_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_6_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_6_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_6_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_6_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_5_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_5_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_5_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_5_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_5_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_5_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_5_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_5_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_5_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_5_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_5_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_5_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_5_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_4_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_4_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_4_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_4_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_4_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_4_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_4_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_4_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_4_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_4_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_4_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_4_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_4_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_3_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_3_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_3_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_3_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_3_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_3_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_3_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_3_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_3_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_3_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_3_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_3_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_3_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_2_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_2_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_2_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_2_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_2_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_2_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_2_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_2_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_2_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_2_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_2_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_2_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_2_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_1_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_1_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_1_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_1_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_1_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_1_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_1_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_1_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_1_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_1_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_1_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_1_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_1_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'C_drain_IO_L1_out_wrapper_0_6_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'C_drain_IO_L1_out_wrapper_0_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'C_drain_IO_L1_out_wrapper_0_5_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'C_drain_IO_L1_out_wrapper_0_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'C_drain_IO_L1_out_wrapper_0_4_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'C_drain_IO_L1_out_wrapper_0_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'C_drain_IO_L1_out_wrapper_0_3_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'C_drain_IO_L1_out_wrapper_0_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'C_drain_IO_L1_out_wrapper_0_2_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'C_drain_IO_L1_out_wrapper_0_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'C_drain_IO_L1_out_wrapper_0_1_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'C_drain_IO_L1_out_wrapper_0_0_x0_loop_6' in function 'C_drain_IO_L1_out_wrapper_0_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'B_IO_L2_in_6_x0_loop_4' in function 'B_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'B_IO_L2_in_6_x0_loop_9' in function 'B_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'B_IO_L2_in_5_x0_loop_4' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'B_IO_L2_in_5_x0_loop_4' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'B_IO_L2_in_5_x0_loop_9' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'B_IO_L2_in_5_x0_loop_9' in function 'B_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'B_IO_L2_in_4_x0_loop_4' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'B_IO_L2_in_4_x0_loop_4' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'B_IO_L2_in_4_x0_loop_9' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'B_IO_L2_in_4_x0_loop_9' in function 'B_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'B_IO_L2_in_3_x0_loop_4' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'B_IO_L2_in_3_x0_loop_4' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'B_IO_L2_in_3_x0_loop_9' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'B_IO_L2_in_3_x0_loop_9' in function 'B_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'B_IO_L2_in_2_x0_loop_4' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'B_IO_L2_in_2_x0_loop_4' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'B_IO_L2_in_2_x0_loop_9' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'B_IO_L2_in_2_x0_loop_9' in function 'B_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'B_IO_L2_in_1_x0_loop_4' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'B_IO_L2_in_1_x0_loop_4' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'B_IO_L2_in_1_x0_loop_9' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'B_IO_L2_in_1_x0_loop_9' in function 'B_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'B_IO_L2_in_0_x0_loop_4' in function 'B_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'B_IO_L2_in_0_x0_loop_9' in function 'B_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'A_IO_L2_in_6_x0_loop_4' in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 2 for loop 'A_IO_L2_in_6_x0_loop_9' in function 'A_IO_L2_in_6_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'A_IO_L2_in_5_x0_loop_4' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_5_x0_loop_4' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 3 for loop 'A_IO_L2_in_5_x0_loop_9' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 3 for loop 'A_IO_L2_in_5_x0_loop_9' in function 'A_IO_L2_in_5_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'A_IO_L2_in_4_x0_loop_4' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_4_x0_loop_4' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 4 for loop 'A_IO_L2_in_4_x0_loop_9' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 4 for loop 'A_IO_L2_in_4_x0_loop_9' in function 'A_IO_L2_in_4_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'A_IO_L2_in_3_x0_loop_4' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_3_x0_loop_4' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 5 for loop 'A_IO_L2_in_3_x0_loop_9' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 5 for loop 'A_IO_L2_in_3_x0_loop_9' in function 'A_IO_L2_in_3_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_2_x0_loop_4' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 6 for loop 'A_IO_L2_in_2_x0_loop_9' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 6 for loop 'A_IO_L2_in_2_x0_loop_9' in function 'A_IO_L2_in_2_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_1_x0_loop_4' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop upper bound from 8 to 7 for loop 'A_IO_L2_in_1_x0_loop_9' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 7 for loop 'A_IO_L2_in_1_x0_loop_9' in function 'A_IO_L2_in_1_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_0_x0_loop_4' in function 'A_IO_L2_in_0_x0'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 8 for loop 'A_IO_L2_in_0_x0_loop_9' in function 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_7_x0_loop_6' in function 'PE_wrapper_7_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_7_x0_loop_7' in function 'PE_wrapper_7_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_7_x0_loop_8' (./dut.cpp:12126) in function 'PE_wrapper_7_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_6_x0_loop_6' in function 'PE_wrapper_7_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_6_x0_loop_7' in function 'PE_wrapper_7_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_6_x0_loop_8' (./dut.cpp:11976) in function 'PE_wrapper_7_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_5_x0_loop_6' in function 'PE_wrapper_7_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_5_x0_loop_7' in function 'PE_wrapper_7_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_5_x0_loop_8' (./dut.cpp:11826) in function 'PE_wrapper_7_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_4_x0_loop_6' in function 'PE_wrapper_7_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_4_x0_loop_7' in function 'PE_wrapper_7_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_4_x0_loop_8' (./dut.cpp:11676) in function 'PE_wrapper_7_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_3_x0_loop_6' in function 'PE_wrapper_7_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_3_x0_loop_7' in function 'PE_wrapper_7_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_3_x0_loop_8' (./dut.cpp:11526) in function 'PE_wrapper_7_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_2_x0_loop_6' in function 'PE_wrapper_7_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_2_x0_loop_7' in function 'PE_wrapper_7_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_2_x0_loop_8' (./dut.cpp:11376) in function 'PE_wrapper_7_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_1_x0_loop_6' in function 'PE_wrapper_7_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_1_x0_loop_7' in function 'PE_wrapper_7_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_1_x0_loop_8' (./dut.cpp:11226) in function 'PE_wrapper_7_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_0_x0_loop_6' in function 'PE_wrapper_7_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_0_x0_loop_7' in function 'PE_wrapper_7_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_7_0_x0_loop_8' (./dut.cpp:11076) in function 'PE_wrapper_7_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_7_x0_loop_6' in function 'PE_wrapper_6_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_7_x0_loop_7' in function 'PE_wrapper_6_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_7_x0_loop_8' (./dut.cpp:10926) in function 'PE_wrapper_6_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_6_x0_loop_6' in function 'PE_wrapper_6_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_6_x0_loop_7' in function 'PE_wrapper_6_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_6_x0_loop_8' (./dut.cpp:10776) in function 'PE_wrapper_6_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_5_x0_loop_6' in function 'PE_wrapper_6_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_5_x0_loop_7' in function 'PE_wrapper_6_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_5_x0_loop_8' (./dut.cpp:10626) in function 'PE_wrapper_6_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_4_x0_loop_6' in function 'PE_wrapper_6_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_4_x0_loop_7' in function 'PE_wrapper_6_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_4_x0_loop_8' (./dut.cpp:10476) in function 'PE_wrapper_6_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_3_x0_loop_6' in function 'PE_wrapper_6_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_3_x0_loop_7' in function 'PE_wrapper_6_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_3_x0_loop_8' (./dut.cpp:10326) in function 'PE_wrapper_6_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_2_x0_loop_6' in function 'PE_wrapper_6_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_2_x0_loop_7' in function 'PE_wrapper_6_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_2_x0_loop_8' (./dut.cpp:10176) in function 'PE_wrapper_6_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_1_x0_loop_6' in function 'PE_wrapper_6_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_1_x0_loop_7' in function 'PE_wrapper_6_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_1_x0_loop_8' (./dut.cpp:10026) in function 'PE_wrapper_6_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_0_x0_loop_6' in function 'PE_wrapper_6_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_0_x0_loop_7' in function 'PE_wrapper_6_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_6_0_x0_loop_8' (./dut.cpp:9876) in function 'PE_wrapper_6_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_7_x0_loop_6' in function 'PE_wrapper_5_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_7_x0_loop_7' in function 'PE_wrapper_5_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_7_x0_loop_8' (./dut.cpp:9726) in function 'PE_wrapper_5_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_6_x0_loop_6' in function 'PE_wrapper_5_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_6_x0_loop_7' in function 'PE_wrapper_5_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_6_x0_loop_8' (./dut.cpp:9576) in function 'PE_wrapper_5_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_5_x0_loop_6' in function 'PE_wrapper_5_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_5_x0_loop_7' in function 'PE_wrapper_5_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_5_x0_loop_8' (./dut.cpp:9426) in function 'PE_wrapper_5_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_4_x0_loop_6' in function 'PE_wrapper_5_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_4_x0_loop_7' in function 'PE_wrapper_5_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_4_x0_loop_8' (./dut.cpp:9276) in function 'PE_wrapper_5_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_3_x0_loop_6' in function 'PE_wrapper_5_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_3_x0_loop_7' in function 'PE_wrapper_5_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_3_x0_loop_8' (./dut.cpp:9126) in function 'PE_wrapper_5_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_2_x0_loop_6' in function 'PE_wrapper_5_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_2_x0_loop_7' in function 'PE_wrapper_5_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_2_x0_loop_8' (./dut.cpp:8976) in function 'PE_wrapper_5_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_1_x0_loop_6' in function 'PE_wrapper_5_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_1_x0_loop_7' in function 'PE_wrapper_5_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_1_x0_loop_8' (./dut.cpp:8826) in function 'PE_wrapper_5_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_0_x0_loop_6' in function 'PE_wrapper_5_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_0_x0_loop_7' in function 'PE_wrapper_5_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_5_0_x0_loop_8' (./dut.cpp:8676) in function 'PE_wrapper_5_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_7_x0_loop_6' in function 'PE_wrapper_4_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_7_x0_loop_7' in function 'PE_wrapper_4_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_7_x0_loop_8' (./dut.cpp:8526) in function 'PE_wrapper_4_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_6_x0_loop_6' in function 'PE_wrapper_4_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_6_x0_loop_7' in function 'PE_wrapper_4_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_6_x0_loop_8' (./dut.cpp:8376) in function 'PE_wrapper_4_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_5_x0_loop_6' in function 'PE_wrapper_4_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_5_x0_loop_7' in function 'PE_wrapper_4_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_5_x0_loop_8' (./dut.cpp:8226) in function 'PE_wrapper_4_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_4_x0_loop_6' in function 'PE_wrapper_4_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_4_x0_loop_7' in function 'PE_wrapper_4_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_4_x0_loop_8' (./dut.cpp:8076) in function 'PE_wrapper_4_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_3_x0_loop_6' in function 'PE_wrapper_4_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_3_x0_loop_7' in function 'PE_wrapper_4_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_3_x0_loop_8' (./dut.cpp:7926) in function 'PE_wrapper_4_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_2_x0_loop_6' in function 'PE_wrapper_4_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_2_x0_loop_7' in function 'PE_wrapper_4_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_2_x0_loop_8' (./dut.cpp:7776) in function 'PE_wrapper_4_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_1_x0_loop_6' in function 'PE_wrapper_4_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_1_x0_loop_7' in function 'PE_wrapper_4_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_1_x0_loop_8' (./dut.cpp:7626) in function 'PE_wrapper_4_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_0_x0_loop_6' in function 'PE_wrapper_4_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_0_x0_loop_7' in function 'PE_wrapper_4_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_4_0_x0_loop_8' (./dut.cpp:7476) in function 'PE_wrapper_4_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_7_x0_loop_6' in function 'PE_wrapper_3_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_7_x0_loop_7' in function 'PE_wrapper_3_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_7_x0_loop_8' (./dut.cpp:7326) in function 'PE_wrapper_3_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_6_x0_loop_6' in function 'PE_wrapper_3_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_6_x0_loop_7' in function 'PE_wrapper_3_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_6_x0_loop_8' (./dut.cpp:7176) in function 'PE_wrapper_3_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_5_x0_loop_6' in function 'PE_wrapper_3_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_5_x0_loop_7' in function 'PE_wrapper_3_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_5_x0_loop_8' (./dut.cpp:7026) in function 'PE_wrapper_3_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_4_x0_loop_6' in function 'PE_wrapper_3_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_4_x0_loop_7' in function 'PE_wrapper_3_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_4_x0_loop_8' (./dut.cpp:6876) in function 'PE_wrapper_3_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_3_x0_loop_6' in function 'PE_wrapper_3_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_3_x0_loop_7' in function 'PE_wrapper_3_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_3_x0_loop_8' (./dut.cpp:6726) in function 'PE_wrapper_3_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_2_x0_loop_6' in function 'PE_wrapper_3_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_2_x0_loop_7' in function 'PE_wrapper_3_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_2_x0_loop_8' (./dut.cpp:6576) in function 'PE_wrapper_3_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_1_x0_loop_6' in function 'PE_wrapper_3_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_1_x0_loop_7' in function 'PE_wrapper_3_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_1_x0_loop_8' (./dut.cpp:6426) in function 'PE_wrapper_3_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_0_x0_loop_6' in function 'PE_wrapper_3_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_0_x0_loop_7' in function 'PE_wrapper_3_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_3_0_x0_loop_8' (./dut.cpp:6276) in function 'PE_wrapper_3_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_7_x0_loop_6' in function 'PE_wrapper_2_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_7_x0_loop_7' in function 'PE_wrapper_2_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_7_x0_loop_8' (./dut.cpp:6126) in function 'PE_wrapper_2_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_6_x0_loop_6' in function 'PE_wrapper_2_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_6_x0_loop_7' in function 'PE_wrapper_2_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_6_x0_loop_8' (./dut.cpp:5976) in function 'PE_wrapper_2_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_5_x0_loop_6' in function 'PE_wrapper_2_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_5_x0_loop_7' in function 'PE_wrapper_2_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_5_x0_loop_8' (./dut.cpp:5826) in function 'PE_wrapper_2_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_4_x0_loop_6' in function 'PE_wrapper_2_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_4_x0_loop_7' in function 'PE_wrapper_2_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_4_x0_loop_8' (./dut.cpp:5676) in function 'PE_wrapper_2_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_3_x0_loop_6' in function 'PE_wrapper_2_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_3_x0_loop_7' in function 'PE_wrapper_2_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_3_x0_loop_8' (./dut.cpp:5526) in function 'PE_wrapper_2_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_2_x0_loop_6' in function 'PE_wrapper_2_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_2_x0_loop_7' in function 'PE_wrapper_2_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_2_x0_loop_8' (./dut.cpp:5376) in function 'PE_wrapper_2_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_1_x0_loop_6' in function 'PE_wrapper_2_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_1_x0_loop_7' in function 'PE_wrapper_2_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_1_x0_loop_8' (./dut.cpp:5226) in function 'PE_wrapper_2_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_0_x0_loop_6' in function 'PE_wrapper_2_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_0_x0_loop_7' in function 'PE_wrapper_2_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_2_0_x0_loop_8' (./dut.cpp:5076) in function 'PE_wrapper_2_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_7_x0_loop_6' in function 'PE_wrapper_1_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_7_x0_loop_7' in function 'PE_wrapper_1_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_7_x0_loop_8' (./dut.cpp:4926) in function 'PE_wrapper_1_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_6_x0_loop_6' in function 'PE_wrapper_1_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_6_x0_loop_7' in function 'PE_wrapper_1_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_6_x0_loop_8' (./dut.cpp:4776) in function 'PE_wrapper_1_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_5_x0_loop_6' in function 'PE_wrapper_1_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_5_x0_loop_7' in function 'PE_wrapper_1_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_5_x0_loop_8' (./dut.cpp:4626) in function 'PE_wrapper_1_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_4_x0_loop_6' in function 'PE_wrapper_1_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_4_x0_loop_7' in function 'PE_wrapper_1_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_4_x0_loop_8' (./dut.cpp:4476) in function 'PE_wrapper_1_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_3_x0_loop_6' in function 'PE_wrapper_1_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_3_x0_loop_7' in function 'PE_wrapper_1_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_3_x0_loop_8' (./dut.cpp:4326) in function 'PE_wrapper_1_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_2_x0_loop_6' in function 'PE_wrapper_1_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_2_x0_loop_7' in function 'PE_wrapper_1_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_2_x0_loop_8' (./dut.cpp:4176) in function 'PE_wrapper_1_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_1_x0_loop_6' in function 'PE_wrapper_1_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_1_x0_loop_7' in function 'PE_wrapper_1_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_1_x0_loop_8' (./dut.cpp:4026) in function 'PE_wrapper_1_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_0_x0_loop_6' in function 'PE_wrapper_1_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_0_x0_loop_7' in function 'PE_wrapper_1_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_1_0_x0_loop_8' (./dut.cpp:3876) in function 'PE_wrapper_1_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_7_x0_loop_6' in function 'PE_wrapper_0_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_7_x0_loop_7' in function 'PE_wrapper_0_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_7_x0_loop_8' (./dut.cpp:3726) in function 'PE_wrapper_0_7_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_6_x0_loop_6' in function 'PE_wrapper_0_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_6_x0_loop_7' in function 'PE_wrapper_0_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_6_x0_loop_8' (./dut.cpp:3576) in function 'PE_wrapper_0_6_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_5_x0_loop_6' in function 'PE_wrapper_0_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_5_x0_loop_7' in function 'PE_wrapper_0_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_5_x0_loop_8' (./dut.cpp:3426) in function 'PE_wrapper_0_5_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_4_x0_loop_6' in function 'PE_wrapper_0_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_4_x0_loop_7' in function 'PE_wrapper_0_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_4_x0_loop_8' (./dut.cpp:3276) in function 'PE_wrapper_0_4_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_3_x0_loop_6' in function 'PE_wrapper_0_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_3_x0_loop_7' in function 'PE_wrapper_0_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_3_x0_loop_8' (./dut.cpp:3126) in function 'PE_wrapper_0_3_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_2_x0_loop_6' in function 'PE_wrapper_0_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_2_x0_loop_7' in function 'PE_wrapper_0_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_2_x0_loop_8' (./dut.cpp:2976) in function 'PE_wrapper_0_2_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_1_x0_loop_6' in function 'PE_wrapper_0_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_1_x0_loop_7' in function 'PE_wrapper_0_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_1_x0_loop_8' (./dut.cpp:2826) in function 'PE_wrapper_0_1_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_0_x0_loop_6' in function 'PE_wrapper_0_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_0_x0_loop_7' in function 'PE_wrapper_0_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PE_wrapper_0_0_x0_loop_8' (./dut.cpp:2676) in function 'PE_wrapper_0_0_x0' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_6_x0_loop_5' (./dut.cpp:1105) in function 'A_IO_L2_in_6_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_6_x0_loop_6' (./dut.cpp:1116) in function 'A_IO_L2_in_6_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_6_x0_loop_8' (./dut.cpp:1131) in function 'A_IO_L2_in_6_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_6_x0_loop_10' (./dut.cpp:1148) in function 'A_IO_L2_in_6_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_6_x0_loop_11' (./dut.cpp:1159) in function 'A_IO_L2_in_6_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_6_x0_loop_13' (./dut.cpp:1174) in function 'A_IO_L2_in_6_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_5_x0_loop_5' (./dut.cpp:950) in function 'A_IO_L2_in_5_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_5_x0_loop_6' (./dut.cpp:961) in function 'A_IO_L2_in_5_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_5_x0_loop_8' (./dut.cpp:976) in function 'A_IO_L2_in_5_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_5_x0_loop_10' (./dut.cpp:993) in function 'A_IO_L2_in_5_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_5_x0_loop_11' (./dut.cpp:1004) in function 'A_IO_L2_in_5_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_5_x0_loop_13' (./dut.cpp:1019) in function 'A_IO_L2_in_5_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_4_x0_loop_5' (./dut.cpp:795) in function 'A_IO_L2_in_4_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_4_x0_loop_6' (./dut.cpp:806) in function 'A_IO_L2_in_4_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_4_x0_loop_8' (./dut.cpp:821) in function 'A_IO_L2_in_4_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_4_x0_loop_10' (./dut.cpp:838) in function 'A_IO_L2_in_4_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_4_x0_loop_11' (./dut.cpp:849) in function 'A_IO_L2_in_4_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_4_x0_loop_13' (./dut.cpp:864) in function 'A_IO_L2_in_4_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_3_x0_loop_5' (./dut.cpp:640) in function 'A_IO_L2_in_3_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_3_x0_loop_6' (./dut.cpp:651) in function 'A_IO_L2_in_3_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_3_x0_loop_8' (./dut.cpp:666) in function 'A_IO_L2_in_3_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_3_x0_loop_10' (./dut.cpp:683) in function 'A_IO_L2_in_3_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_3_x0_loop_11' (./dut.cpp:694) in function 'A_IO_L2_in_3_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_3_x0_loop_13' (./dut.cpp:709) in function 'A_IO_L2_in_3_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_2_x0_loop_5' (./dut.cpp:485) in function 'A_IO_L2_in_2_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_2_x0_loop_6' (./dut.cpp:496) in function 'A_IO_L2_in_2_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_2_x0_loop_8' (./dut.cpp:511) in function 'A_IO_L2_in_2_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_2_x0_loop_10' (./dut.cpp:528) in function 'A_IO_L2_in_2_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_2_x0_loop_11' (./dut.cpp:539) in function 'A_IO_L2_in_2_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_2_x0_loop_13' (./dut.cpp:554) in function 'A_IO_L2_in_2_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_1_x0_loop_5' (./dut.cpp:330) in function 'A_IO_L2_in_1_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_1_x0_loop_6' (./dut.cpp:341) in function 'A_IO_L2_in_1_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_1_x0_loop_8' (./dut.cpp:356) in function 'A_IO_L2_in_1_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_1_x0_loop_10' (./dut.cpp:373) in function 'A_IO_L2_in_1_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_1_x0_loop_11' (./dut.cpp:384) in function 'A_IO_L2_in_1_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_1_x0_loop_13' (./dut.cpp:399) in function 'A_IO_L2_in_1_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_0_x0_loop_5' (./dut.cpp:175) in function 'A_IO_L2_in_0_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_0_x0_loop_6' (./dut.cpp:186) in function 'A_IO_L2_in_0_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_0_x0_loop_8' (./dut.cpp:201) in function 'A_IO_L2_in_0_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_0_x0_loop_10' (./dut.cpp:218) in function 'A_IO_L2_in_0_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_0_x0_loop_11' (./dut.cpp:229) in function 'A_IO_L2_in_0_x0' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'A_IO_L2_in_0_x0_loop_13' (./dut.cpp:244) in function 'A_IO_L2_in_0_x0' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'local_A_ping.V' (./dut.cpp:1236) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A_pong.V' (./dut.cpp:1238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1410) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1412) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1565) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1567) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1720) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1722) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:1875) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:1877) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2030) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2032) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2185) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2342) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_ping.V' (./dut.cpp:2495) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B_pong.V' (./dut.cpp:2497) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:2626) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:2628) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:2776) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:2778) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:2926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:2928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:2926) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:2928) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:3076) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:3078) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:3226) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:3228) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:3376) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:3378) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:3526) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:3528) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:3676) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:3678) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:3826) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:3828) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:3976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:3978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:3976) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:3978) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:4126) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:4128) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:4276) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:4278) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:4426) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:4428) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:4576) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:4578) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:4726) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:4728) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:4876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:4878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:4876) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:4878) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5026) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:5028) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5176) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:5178) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5326) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:5328) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5476) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:5478) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5626) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:5628) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5776) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:5778) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:5926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:5928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:5926) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:5928) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6076) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:6078) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6226) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:6228) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6376) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:6378) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6526) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:6528) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6676) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:6678) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6826) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:6828) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:6976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:6978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:6976) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:6978) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7126) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:7128) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7276) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:7278) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7426) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:7428) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7576) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:7578) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7726) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:7728) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:7876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:7878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:7876) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:7878) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8026) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:8028) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8176) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:8178) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8326) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:8328) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8476) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:8478) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8626) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:8628) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8776) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:8778) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:8926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:8928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:8926) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:8928) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:9076) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:9078) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9226) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9228) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:9226) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:9228) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9376) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9378) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:9376) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:9378) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9526) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9528) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:9526) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:9528) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9676) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9678) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:9676) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:9678) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9826) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9828) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:9826) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:9828) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:9976) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:9978) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:9976) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:9978) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:10126) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:10128) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10276) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10278) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:10276) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:10278) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10426) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10428) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:10426) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:10428) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10576) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10578) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:10576) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:10578) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10726) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10728) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:10726) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:10728) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:10876) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:10878) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:10876) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:10878) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11026) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11028) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:11026) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:11028) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11176) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11178) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:11176) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:11178) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11326) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11328) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:11326) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:11328) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11476) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11478) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:11476) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:11478) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11626) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11628) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:11626) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:11628) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11776) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11778) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:11776) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:11778) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:11926) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:11928) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:11926) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:11928) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A' (./dut.cpp:12076) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B' (./dut.cpp:12078) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_A.0' (./dut.cpp:12076) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_B.0' (./dut.cpp:12078) automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16698) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12610) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12683) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12756) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12829) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12902) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:12975) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13048) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16759) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13121) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13194) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13267) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13340) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13413) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13486) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13559) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16820) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13632) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13705) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13778) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13851) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13924) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:13997) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14070) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16881) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14143) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14216) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14289) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14362) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14435) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14508) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14581) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16942) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14654) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14727) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14800) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14873) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:14946) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15019) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15092) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17003) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15165) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15238) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15311) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15384) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15457) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15530) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15603) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17064) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15676) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15749) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15822) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15895) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:15968) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16041) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16114) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:17125) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16187) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16260) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16333) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16406) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16479) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16552) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'local_C.V' (./dut.cpp:16625) in dimension 2 automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0_x0' (./dut.cpp:17601:9), detected/extracted 175 process function(s): 
	 'kernel0_x0.entry12'
	 'A_IO_L3_in_serialize_x0'
	 'A_IO_L3_in_x0'
	 'A_IO_L2_in_0_x0'
	 'A_IO_L2_in_1_x0'
	 'A_IO_L2_in_2_x0'
	 'A_IO_L2_in_3_x0'
	 'A_IO_L2_in_4_x0'
	 'A_IO_L2_in_5_x0'
	 'A_IO_L2_in_6_x0'
	 'A_IO_L2_in_boundary_x0'
	 'B_IO_L3_in_serialize_x0'
	 'B_IO_L3_in_x0'
	 'B_IO_L2_in_0_x0'
	 'B_IO_L2_in_1_x0'
	 'B_IO_L2_in_2_x0'
	 'B_IO_L2_in_3_x0'
	 'B_IO_L2_in_4_x0'
	 'B_IO_L2_in_5_x0'
	 'B_IO_L2_in_6_x0'
	 'B_IO_L2_in_boundary_x0'
	 'PE_wrapper_0_0_x0'
	 'PE_wrapper_0_1_x0'
	 'PE_wrapper_0_2_x0'
	 'PE_wrapper_0_3_x0'
	 'PE_wrapper_0_4_x0'
	 'PE_wrapper_0_5_x0'
	 'PE_wrapper_0_6_x0'
	 'PE_wrapper_0_7_x0'
	 'PE_wrapper_1_0_x0'
	 'PE_wrapper_1_1_x0'
	 'PE_wrapper_1_2_x0'
	 'PE_wrapper_1_3_x0'
	 'PE_wrapper_1_4_x0'
	 'PE_wrapper_1_5_x0'
	 'PE_wrapper_1_6_x0'
	 'PE_wrapper_1_7_x0'
	 'PE_wrapper_2_0_x0'
	 'PE_wrapper_2_1_x0'
	 'PE_wrapper_2_2_x0'
	 'PE_wrapper_2_3_x0'
	 'PE_wrapper_2_4_x0'
	 'PE_wrapper_2_5_x0'
	 'PE_wrapper_2_6_x0'
	 'PE_wrapper_2_7_x0'
	 'PE_wrapper_3_0_x0'
	 'PE_wrapper_3_1_x0'
	 'PE_wrapper_3_2_x0'
	 'PE_wrapper_3_3_x0'
	 'PE_wrapper_3_4_x0'
	 'PE_wrapper_3_5_x0'
	 'PE_wrapper_3_6_x0'
	 'PE_wrapper_3_7_x0'
	 'PE_wrapper_4_0_x0'
	 'PE_wrapper_4_1_x0'
	 'PE_wrapper_4_2_x0'
	 'PE_wrapper_4_3_x0'
	 'PE_wrapper_4_4_x0'
	 'PE_wrapper_4_5_x0'
	 'PE_wrapper_4_6_x0'
	 'PE_wrapper_4_7_x0'
	 'PE_wrapper_5_0_x0'
	 'PE_wrapper_5_1_x0'
	 'PE_wrapper_5_2_x0'
	 'PE_wrapper_5_3_x0'
	 'PE_wrapper_5_4_x0'
	 'PE_wrapper_5_5_x0'
	 'PE_wrapper_5_6_x0'
	 'PE_wrapper_5_7_x0'
	 'PE_wrapper_6_0_x0'
	 'PE_wrapper_6_1_x0'
	 'PE_wrapper_6_2_x0'
	 'PE_wrapper_6_3_x0'
	 'PE_wrapper_6_4_x0'
	 'PE_wrapper_6_5_x0'
	 'PE_wrapper_6_6_x0'
	 'PE_wrapper_6_7_x0'
	 'PE_wrapper_7_0_x0'
	 'PE_wrapper_7_1_x0'
	 'PE_wrapper_7_2_x0'
	 'PE_wrapper_7_3_x0'
	 'PE_wrapper_7_4_x0'
	 'PE_wrapper_7_5_x0'
	 'PE_wrapper_7_6_x0'
	 'PE_wrapper_7_7_x0'
	 'A_PE_dummy_in_0_x0'
	 'A_PE_dummy_in_1_x0'
	 'A_PE_dummy_in_2_x0'
	 'A_PE_dummy_in_3_x0'
	 'A_PE_dummy_in_4_x0'
	 'A_PE_dummy_in_5_x0'
	 'A_PE_dummy_in_6_x0'
	 'A_PE_dummy_in_7_x0'
	 'B_PE_dummy_in_0_x0'
	 'B_PE_dummy_in_1_x0'
	 'B_PE_dummy_in_2_x0'
	 'B_PE_dummy_in_3_x0'
	 'B_PE_dummy_in_4_x0'
	 'B_PE_dummy_in_5_x0'
	 'B_PE_dummy_in_6_x0'
	 'B_PE_dummy_in_7_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_0_x0'
	 'C_drain_IO_L1_out_wrapper_0_6_x0'
	 'C_drain_IO_L1_out_wrapper_0_5_x0'
	 'C_drain_IO_L1_out_wrapper_0_4_x0'
	 'C_drain_IO_L1_out_wrapper_0_3_x0'
	 'C_drain_IO_L1_out_wrapper_0_2_x0'
	 'C_drain_IO_L1_out_wrapper_0_1_x0'
	 'C_drain_IO_L1_out_wrapper_0_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_1_x0'
	 'C_drain_IO_L1_out_wrapper_1_6_x0'
	 'C_drain_IO_L1_out_wrapper_1_5_x0'
	 'C_drain_IO_L1_out_wrapper_1_4_x0'
	 'C_drain_IO_L1_out_wrapper_1_3_x0'
	 'C_drain_IO_L1_out_wrapper_1_2_x0'
	 'C_drain_IO_L1_out_wrapper_1_1_x0'
	 'C_drain_IO_L1_out_wrapper_1_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_2_x0'
	 'C_drain_IO_L1_out_wrapper_2_6_x0'
	 'C_drain_IO_L1_out_wrapper_2_5_x0'
	 'C_drain_IO_L1_out_wrapper_2_4_x0'
	 'C_drain_IO_L1_out_wrapper_2_3_x0'
	 'C_drain_IO_L1_out_wrapper_2_2_x0'
	 'C_drain_IO_L1_out_wrapper_2_1_x0'
	 'C_drain_IO_L1_out_wrapper_2_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_3_x0'
	 'C_drain_IO_L1_out_wrapper_3_6_x0'
	 'C_drain_IO_L1_out_wrapper_3_5_x0'
	 'C_drain_IO_L1_out_wrapper_3_4_x0'
	 'C_drain_IO_L1_out_wrapper_3_3_x0'
	 'C_drain_IO_L1_out_wrapper_3_2_x0'
	 'C_drain_IO_L1_out_wrapper_3_1_x0'
	 'C_drain_IO_L1_out_wrapper_3_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_4_x0'
	 'C_drain_IO_L1_out_wrapper_4_6_x0'
	 'C_drain_IO_L1_out_wrapper_4_5_x0'
	 'C_drain_IO_L1_out_wrapper_4_4_x0'
	 'C_drain_IO_L1_out_wrapper_4_3_x0'
	 'C_drain_IO_L1_out_wrapper_4_2_x0'
	 'C_drain_IO_L1_out_wrapper_4_1_x0'
	 'C_drain_IO_L1_out_wrapper_4_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_5_x0'
	 'C_drain_IO_L1_out_wrapper_5_6_x0'
	 'C_drain_IO_L1_out_wrapper_5_5_x0'
	 'C_drain_IO_L1_out_wrapper_5_4_x0'
	 'C_drain_IO_L1_out_wrapper_5_3_x0'
	 'C_drain_IO_L1_out_wrapper_5_2_x0'
	 'C_drain_IO_L1_out_wrapper_5_1_x0'
	 'C_drain_IO_L1_out_wrapper_5_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_6_x0'
	 'C_drain_IO_L1_out_wrapper_6_6_x0'
	 'C_drain_IO_L1_out_wrapper_6_5_x0'
	 'C_drain_IO_L1_out_wrapper_6_4_x0'
	 'C_drain_IO_L1_out_wrapper_6_3_x0'
	 'C_drain_IO_L1_out_wrapper_6_2_x0'
	 'C_drain_IO_L1_out_wrapper_6_1_x0'
	 'C_drain_IO_L1_out_wrapper_6_0_x0'
	 'C_drain_IO_L1_out_boundary_wrapper_7_x0'
	 'C_drain_IO_L1_out_wrapper_7_6_x0'
	 'C_drain_IO_L1_out_wrapper_7_5_x0'
	 'C_drain_IO_L1_out_wrapper_7_4_x0'
	 'C_drain_IO_L1_out_wrapper_7_3_x0'
	 'C_drain_IO_L1_out_wrapper_7_2_x0'
	 'C_drain_IO_L1_out_wrapper_7_1_x0'
	 'C_drain_IO_L1_out_wrapper_7_0_x0'
	 'C_drain_IO_L2_out_boundary_x0'
	 'C_drain_IO_L2_out_6_x0'
	 'C_drain_IO_L2_out_5_x0'
	 'C_drain_IO_L2_out_4_x0'
	 'C_drain_IO_L2_out_3_x0'
	 'C_drain_IO_L2_out_2_x0'
	 'C_drain_IO_L2_out_1_x0'
	 'C_drain_IO_L2_out_0_x0'
	 'C_drain_IO_L3_out_x0'
	 'C_drain_IO_L3_out_serialize_x0'.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_7_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_6_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_5_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_4_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_3_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_2_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_1_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_7_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_6_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_5_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_4_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_3_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_2_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_1_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'PE_wrapper_0_0_x0' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)...63 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 865.9 seconds. CPU system time: 5.11 seconds. Elapsed time: 880.02 seconds; current allocated memory: 2.974 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x1_loop_3' (./dut.cpp:63:9) in function 'nondf_kernel_cov_x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x1_loop_5' (./dut.cpp:63:6) in function 'nondf_kernel_cov_x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x1_loop_8' (./dut.cpp:63:9) in function 'nondf_kernel_cov_x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x1_loop_7' (./dut.cpp:63:6) in function 'nondf_kernel_cov_x1'.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x0_loop_3' (./dut.cpp:19:9) in function 'nondf_kernel_cov_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x0_loop_5' (./dut.cpp:19:6) in function 'nondf_kernel_cov_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x0_loop_8' (./dut.cpp:19:9) in function 'nondf_kernel_cov_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'nondf_kernel_cov_x0_loop_7' (./dut.cpp:19:6) in function 'nondf_kernel_cov_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_7_x0_loop_4' (./dut.cpp:12137:35) in function 'PE_wrapper_7_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_7_x0_loop_3' (./dut.cpp:12137:35) in function 'PE_wrapper_7_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_7_x0_loop_2' (./dut.cpp:12137:35) in function 'PE_wrapper_7_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_7_x0_loop_1' (./dut.cpp:12137:35) in function 'PE_wrapper_7_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_6_x0_loop_4' (./dut.cpp:11987:35) in function 'PE_wrapper_7_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_6_x0_loop_3' (./dut.cpp:11987:35) in function 'PE_wrapper_7_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_6_x0_loop_2' (./dut.cpp:11987:35) in function 'PE_wrapper_7_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_6_x0_loop_1' (./dut.cpp:11987:35) in function 'PE_wrapper_7_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_5_x0_loop_4' (./dut.cpp:11837:35) in function 'PE_wrapper_7_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_5_x0_loop_3' (./dut.cpp:11837:35) in function 'PE_wrapper_7_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_5_x0_loop_2' (./dut.cpp:11837:35) in function 'PE_wrapper_7_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_5_x0_loop_1' (./dut.cpp:11837:35) in function 'PE_wrapper_7_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_4_x0_loop_4' (./dut.cpp:11687:35) in function 'PE_wrapper_7_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_4_x0_loop_3' (./dut.cpp:11687:35) in function 'PE_wrapper_7_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_4_x0_loop_2' (./dut.cpp:11687:35) in function 'PE_wrapper_7_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_4_x0_loop_1' (./dut.cpp:11687:35) in function 'PE_wrapper_7_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_3_x0_loop_4' (./dut.cpp:11537:35) in function 'PE_wrapper_7_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_3_x0_loop_3' (./dut.cpp:11537:35) in function 'PE_wrapper_7_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_3_x0_loop_2' (./dut.cpp:11537:35) in function 'PE_wrapper_7_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_3_x0_loop_1' (./dut.cpp:11537:35) in function 'PE_wrapper_7_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_2_x0_loop_4' (./dut.cpp:11387:35) in function 'PE_wrapper_7_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_2_x0_loop_3' (./dut.cpp:11387:35) in function 'PE_wrapper_7_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_2_x0_loop_2' (./dut.cpp:11387:35) in function 'PE_wrapper_7_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_2_x0_loop_1' (./dut.cpp:11387:35) in function 'PE_wrapper_7_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_1_x0_loop_4' (./dut.cpp:11237:35) in function 'PE_wrapper_7_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_1_x0_loop_3' (./dut.cpp:11237:35) in function 'PE_wrapper_7_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_1_x0_loop_2' (./dut.cpp:11237:35) in function 'PE_wrapper_7_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_1_x0_loop_1' (./dut.cpp:11237:35) in function 'PE_wrapper_7_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_0_x0_loop_4' (./dut.cpp:11087:35) in function 'PE_wrapper_7_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_0_x0_loop_3' (./dut.cpp:11087:35) in function 'PE_wrapper_7_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_0_x0_loop_2' (./dut.cpp:11087:35) in function 'PE_wrapper_7_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_7_0_x0_loop_1' (./dut.cpp:11087:35) in function 'PE_wrapper_7_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_7_x0_loop_4' (./dut.cpp:10937:35) in function 'PE_wrapper_6_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_7_x0_loop_3' (./dut.cpp:10937:35) in function 'PE_wrapper_6_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_7_x0_loop_2' (./dut.cpp:10937:35) in function 'PE_wrapper_6_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_7_x0_loop_1' (./dut.cpp:10937:35) in function 'PE_wrapper_6_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_6_x0_loop_4' (./dut.cpp:10787:35) in function 'PE_wrapper_6_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_6_x0_loop_3' (./dut.cpp:10787:35) in function 'PE_wrapper_6_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_6_x0_loop_2' (./dut.cpp:10787:35) in function 'PE_wrapper_6_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_6_x0_loop_1' (./dut.cpp:10787:35) in function 'PE_wrapper_6_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_5_x0_loop_4' (./dut.cpp:10637:35) in function 'PE_wrapper_6_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_5_x0_loop_3' (./dut.cpp:10637:35) in function 'PE_wrapper_6_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_5_x0_loop_2' (./dut.cpp:10637:35) in function 'PE_wrapper_6_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_5_x0_loop_1' (./dut.cpp:10637:35) in function 'PE_wrapper_6_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_4_x0_loop_4' (./dut.cpp:10487:35) in function 'PE_wrapper_6_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_4_x0_loop_3' (./dut.cpp:10487:35) in function 'PE_wrapper_6_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_4_x0_loop_2' (./dut.cpp:10487:35) in function 'PE_wrapper_6_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_4_x0_loop_1' (./dut.cpp:10487:35) in function 'PE_wrapper_6_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_3_x0_loop_4' (./dut.cpp:10337:35) in function 'PE_wrapper_6_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_3_x0_loop_3' (./dut.cpp:10337:35) in function 'PE_wrapper_6_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_3_x0_loop_2' (./dut.cpp:10337:35) in function 'PE_wrapper_6_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_3_x0_loop_1' (./dut.cpp:10337:35) in function 'PE_wrapper_6_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_2_x0_loop_4' (./dut.cpp:10187:35) in function 'PE_wrapper_6_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_2_x0_loop_3' (./dut.cpp:10187:35) in function 'PE_wrapper_6_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_2_x0_loop_2' (./dut.cpp:10187:35) in function 'PE_wrapper_6_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_2_x0_loop_1' (./dut.cpp:10187:35) in function 'PE_wrapper_6_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_1_x0_loop_4' (./dut.cpp:10037:35) in function 'PE_wrapper_6_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_1_x0_loop_3' (./dut.cpp:10037:35) in function 'PE_wrapper_6_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_1_x0_loop_2' (./dut.cpp:10037:35) in function 'PE_wrapper_6_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_1_x0_loop_1' (./dut.cpp:10037:35) in function 'PE_wrapper_6_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_0_x0_loop_4' (./dut.cpp:9887:35) in function 'PE_wrapper_6_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_0_x0_loop_3' (./dut.cpp:9887:35) in function 'PE_wrapper_6_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_0_x0_loop_2' (./dut.cpp:9887:35) in function 'PE_wrapper_6_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_6_0_x0_loop_1' (./dut.cpp:9887:35) in function 'PE_wrapper_6_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_7_x0_loop_4' (./dut.cpp:9737:35) in function 'PE_wrapper_5_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_7_x0_loop_3' (./dut.cpp:9737:35) in function 'PE_wrapper_5_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_7_x0_loop_2' (./dut.cpp:9737:35) in function 'PE_wrapper_5_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_7_x0_loop_1' (./dut.cpp:9737:35) in function 'PE_wrapper_5_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_6_x0_loop_4' (./dut.cpp:9587:35) in function 'PE_wrapper_5_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_6_x0_loop_3' (./dut.cpp:9587:35) in function 'PE_wrapper_5_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_6_x0_loop_2' (./dut.cpp:9587:35) in function 'PE_wrapper_5_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_6_x0_loop_1' (./dut.cpp:9587:35) in function 'PE_wrapper_5_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_5_x0_loop_4' (./dut.cpp:9437:35) in function 'PE_wrapper_5_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_5_x0_loop_3' (./dut.cpp:9437:35) in function 'PE_wrapper_5_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_5_x0_loop_2' (./dut.cpp:9437:35) in function 'PE_wrapper_5_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_5_x0_loop_1' (./dut.cpp:9437:35) in function 'PE_wrapper_5_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_4_x0_loop_4' (./dut.cpp:9287:35) in function 'PE_wrapper_5_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_4_x0_loop_3' (./dut.cpp:9287:35) in function 'PE_wrapper_5_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_4_x0_loop_2' (./dut.cpp:9287:35) in function 'PE_wrapper_5_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_4_x0_loop_1' (./dut.cpp:9287:35) in function 'PE_wrapper_5_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_3_x0_loop_4' (./dut.cpp:9137:35) in function 'PE_wrapper_5_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_3_x0_loop_3' (./dut.cpp:9137:35) in function 'PE_wrapper_5_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_3_x0_loop_2' (./dut.cpp:9137:35) in function 'PE_wrapper_5_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_3_x0_loop_1' (./dut.cpp:9137:35) in function 'PE_wrapper_5_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_2_x0_loop_4' (./dut.cpp:8987:35) in function 'PE_wrapper_5_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_2_x0_loop_3' (./dut.cpp:8987:35) in function 'PE_wrapper_5_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_2_x0_loop_2' (./dut.cpp:8987:35) in function 'PE_wrapper_5_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_2_x0_loop_1' (./dut.cpp:8987:35) in function 'PE_wrapper_5_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_1_x0_loop_4' (./dut.cpp:8837:35) in function 'PE_wrapper_5_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_1_x0_loop_3' (./dut.cpp:8837:35) in function 'PE_wrapper_5_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_1_x0_loop_2' (./dut.cpp:8837:35) in function 'PE_wrapper_5_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_1_x0_loop_1' (./dut.cpp:8837:35) in function 'PE_wrapper_5_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_0_x0_loop_4' (./dut.cpp:8687:35) in function 'PE_wrapper_5_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_0_x0_loop_3' (./dut.cpp:8687:35) in function 'PE_wrapper_5_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_0_x0_loop_2' (./dut.cpp:8687:35) in function 'PE_wrapper_5_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_5_0_x0_loop_1' (./dut.cpp:8687:35) in function 'PE_wrapper_5_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_7_x0_loop_4' (./dut.cpp:8537:35) in function 'PE_wrapper_4_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_7_x0_loop_3' (./dut.cpp:8537:35) in function 'PE_wrapper_4_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_7_x0_loop_2' (./dut.cpp:8537:35) in function 'PE_wrapper_4_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_7_x0_loop_1' (./dut.cpp:8537:35) in function 'PE_wrapper_4_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_6_x0_loop_4' (./dut.cpp:8387:35) in function 'PE_wrapper_4_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_6_x0_loop_3' (./dut.cpp:8387:35) in function 'PE_wrapper_4_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_6_x0_loop_2' (./dut.cpp:8387:35) in function 'PE_wrapper_4_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_6_x0_loop_1' (./dut.cpp:8387:35) in function 'PE_wrapper_4_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_5_x0_loop_4' (./dut.cpp:8237:35) in function 'PE_wrapper_4_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_5_x0_loop_3' (./dut.cpp:8237:35) in function 'PE_wrapper_4_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_5_x0_loop_2' (./dut.cpp:8237:35) in function 'PE_wrapper_4_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_5_x0_loop_1' (./dut.cpp:8237:35) in function 'PE_wrapper_4_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_4_x0_loop_4' (./dut.cpp:8087:35) in function 'PE_wrapper_4_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_4_x0_loop_3' (./dut.cpp:8087:35) in function 'PE_wrapper_4_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_4_x0_loop_2' (./dut.cpp:8087:35) in function 'PE_wrapper_4_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_4_x0_loop_1' (./dut.cpp:8087:35) in function 'PE_wrapper_4_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_3_x0_loop_4' (./dut.cpp:7937:35) in function 'PE_wrapper_4_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_3_x0_loop_3' (./dut.cpp:7937:35) in function 'PE_wrapper_4_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_3_x0_loop_2' (./dut.cpp:7937:35) in function 'PE_wrapper_4_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_3_x0_loop_1' (./dut.cpp:7937:35) in function 'PE_wrapper_4_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_2_x0_loop_4' (./dut.cpp:7787:35) in function 'PE_wrapper_4_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_2_x0_loop_3' (./dut.cpp:7787:35) in function 'PE_wrapper_4_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_2_x0_loop_2' (./dut.cpp:7787:35) in function 'PE_wrapper_4_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_2_x0_loop_1' (./dut.cpp:7787:35) in function 'PE_wrapper_4_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_1_x0_loop_4' (./dut.cpp:7637:35) in function 'PE_wrapper_4_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_1_x0_loop_3' (./dut.cpp:7637:35) in function 'PE_wrapper_4_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_1_x0_loop_2' (./dut.cpp:7637:35) in function 'PE_wrapper_4_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_1_x0_loop_1' (./dut.cpp:7637:35) in function 'PE_wrapper_4_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_0_x0_loop_4' (./dut.cpp:7487:35) in function 'PE_wrapper_4_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_0_x0_loop_3' (./dut.cpp:7487:35) in function 'PE_wrapper_4_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_0_x0_loop_2' (./dut.cpp:7487:35) in function 'PE_wrapper_4_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_4_0_x0_loop_1' (./dut.cpp:7487:35) in function 'PE_wrapper_4_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_7_x0_loop_4' (./dut.cpp:7337:35) in function 'PE_wrapper_3_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_7_x0_loop_3' (./dut.cpp:7337:35) in function 'PE_wrapper_3_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_7_x0_loop_2' (./dut.cpp:7337:35) in function 'PE_wrapper_3_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_7_x0_loop_1' (./dut.cpp:7337:35) in function 'PE_wrapper_3_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_6_x0_loop_4' (./dut.cpp:7187:35) in function 'PE_wrapper_3_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_6_x0_loop_3' (./dut.cpp:7187:35) in function 'PE_wrapper_3_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_6_x0_loop_2' (./dut.cpp:7187:35) in function 'PE_wrapper_3_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_6_x0_loop_1' (./dut.cpp:7187:35) in function 'PE_wrapper_3_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_5_x0_loop_4' (./dut.cpp:7037:35) in function 'PE_wrapper_3_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_5_x0_loop_3' (./dut.cpp:7037:35) in function 'PE_wrapper_3_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_5_x0_loop_2' (./dut.cpp:7037:35) in function 'PE_wrapper_3_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_5_x0_loop_1' (./dut.cpp:7037:35) in function 'PE_wrapper_3_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_4_x0_loop_4' (./dut.cpp:6887:35) in function 'PE_wrapper_3_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_4_x0_loop_3' (./dut.cpp:6887:35) in function 'PE_wrapper_3_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_4_x0_loop_2' (./dut.cpp:6887:35) in function 'PE_wrapper_3_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_4_x0_loop_1' (./dut.cpp:6887:35) in function 'PE_wrapper_3_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_3_x0_loop_4' (./dut.cpp:6737:35) in function 'PE_wrapper_3_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_3_x0_loop_3' (./dut.cpp:6737:35) in function 'PE_wrapper_3_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_3_x0_loop_2' (./dut.cpp:6737:35) in function 'PE_wrapper_3_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_3_x0_loop_1' (./dut.cpp:6737:35) in function 'PE_wrapper_3_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_2_x0_loop_4' (./dut.cpp:6587:35) in function 'PE_wrapper_3_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_2_x0_loop_3' (./dut.cpp:6587:35) in function 'PE_wrapper_3_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_2_x0_loop_2' (./dut.cpp:6587:35) in function 'PE_wrapper_3_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_2_x0_loop_1' (./dut.cpp:6587:35) in function 'PE_wrapper_3_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_1_x0_loop_4' (./dut.cpp:6437:35) in function 'PE_wrapper_3_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_1_x0_loop_3' (./dut.cpp:6437:35) in function 'PE_wrapper_3_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_1_x0_loop_2' (./dut.cpp:6437:35) in function 'PE_wrapper_3_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_1_x0_loop_1' (./dut.cpp:6437:35) in function 'PE_wrapper_3_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_0_x0_loop_4' (./dut.cpp:6287:35) in function 'PE_wrapper_3_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_0_x0_loop_3' (./dut.cpp:6287:35) in function 'PE_wrapper_3_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_0_x0_loop_2' (./dut.cpp:6287:35) in function 'PE_wrapper_3_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_3_0_x0_loop_1' (./dut.cpp:6287:35) in function 'PE_wrapper_3_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_7_x0_loop_4' (./dut.cpp:6137:35) in function 'PE_wrapper_2_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_7_x0_loop_3' (./dut.cpp:6137:35) in function 'PE_wrapper_2_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_7_x0_loop_2' (./dut.cpp:6137:35) in function 'PE_wrapper_2_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_7_x0_loop_1' (./dut.cpp:6137:35) in function 'PE_wrapper_2_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_6_x0_loop_4' (./dut.cpp:5987:35) in function 'PE_wrapper_2_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_6_x0_loop_3' (./dut.cpp:5987:35) in function 'PE_wrapper_2_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_6_x0_loop_2' (./dut.cpp:5987:35) in function 'PE_wrapper_2_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_6_x0_loop_1' (./dut.cpp:5987:35) in function 'PE_wrapper_2_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_5_x0_loop_4' (./dut.cpp:5837:35) in function 'PE_wrapper_2_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_5_x0_loop_3' (./dut.cpp:5837:35) in function 'PE_wrapper_2_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_5_x0_loop_2' (./dut.cpp:5837:35) in function 'PE_wrapper_2_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_5_x0_loop_1' (./dut.cpp:5837:35) in function 'PE_wrapper_2_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_4_x0_loop_4' (./dut.cpp:5687:35) in function 'PE_wrapper_2_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_4_x0_loop_3' (./dut.cpp:5687:35) in function 'PE_wrapper_2_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_4_x0_loop_2' (./dut.cpp:5687:35) in function 'PE_wrapper_2_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_4_x0_loop_1' (./dut.cpp:5687:35) in function 'PE_wrapper_2_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_3_x0_loop_4' (./dut.cpp:5537:35) in function 'PE_wrapper_2_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_3_x0_loop_3' (./dut.cpp:5537:35) in function 'PE_wrapper_2_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_3_x0_loop_2' (./dut.cpp:5537:35) in function 'PE_wrapper_2_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_3_x0_loop_1' (./dut.cpp:5537:35) in function 'PE_wrapper_2_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_2_x0_loop_4' (./dut.cpp:5387:35) in function 'PE_wrapper_2_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_2_x0_loop_3' (./dut.cpp:5387:35) in function 'PE_wrapper_2_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_2_x0_loop_2' (./dut.cpp:5387:35) in function 'PE_wrapper_2_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_2_x0_loop_1' (./dut.cpp:5387:35) in function 'PE_wrapper_2_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_1_x0_loop_4' (./dut.cpp:5237:35) in function 'PE_wrapper_2_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_1_x0_loop_3' (./dut.cpp:5237:35) in function 'PE_wrapper_2_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_1_x0_loop_2' (./dut.cpp:5237:35) in function 'PE_wrapper_2_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_1_x0_loop_1' (./dut.cpp:5237:35) in function 'PE_wrapper_2_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_0_x0_loop_4' (./dut.cpp:5087:35) in function 'PE_wrapper_2_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_0_x0_loop_3' (./dut.cpp:5087:35) in function 'PE_wrapper_2_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_0_x0_loop_2' (./dut.cpp:5087:35) in function 'PE_wrapper_2_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_2_0_x0_loop_1' (./dut.cpp:5087:35) in function 'PE_wrapper_2_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_7_x0_loop_4' (./dut.cpp:4937:35) in function 'PE_wrapper_1_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_7_x0_loop_3' (./dut.cpp:4937:35) in function 'PE_wrapper_1_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_7_x0_loop_2' (./dut.cpp:4937:35) in function 'PE_wrapper_1_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_7_x0_loop_1' (./dut.cpp:4937:35) in function 'PE_wrapper_1_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_6_x0_loop_4' (./dut.cpp:4787:35) in function 'PE_wrapper_1_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_6_x0_loop_3' (./dut.cpp:4787:35) in function 'PE_wrapper_1_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_6_x0_loop_2' (./dut.cpp:4787:35) in function 'PE_wrapper_1_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_6_x0_loop_1' (./dut.cpp:4787:35) in function 'PE_wrapper_1_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_5_x0_loop_4' (./dut.cpp:4637:35) in function 'PE_wrapper_1_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_5_x0_loop_3' (./dut.cpp:4637:35) in function 'PE_wrapper_1_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_5_x0_loop_2' (./dut.cpp:4637:35) in function 'PE_wrapper_1_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_5_x0_loop_1' (./dut.cpp:4637:35) in function 'PE_wrapper_1_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_4_x0_loop_4' (./dut.cpp:4487:35) in function 'PE_wrapper_1_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_4_x0_loop_3' (./dut.cpp:4487:35) in function 'PE_wrapper_1_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_4_x0_loop_2' (./dut.cpp:4487:35) in function 'PE_wrapper_1_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_4_x0_loop_1' (./dut.cpp:4487:35) in function 'PE_wrapper_1_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_3_x0_loop_4' (./dut.cpp:4337:35) in function 'PE_wrapper_1_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_3_x0_loop_3' (./dut.cpp:4337:35) in function 'PE_wrapper_1_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_3_x0_loop_2' (./dut.cpp:4337:35) in function 'PE_wrapper_1_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_3_x0_loop_1' (./dut.cpp:4337:35) in function 'PE_wrapper_1_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_2_x0_loop_4' (./dut.cpp:4187:35) in function 'PE_wrapper_1_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_2_x0_loop_3' (./dut.cpp:4187:35) in function 'PE_wrapper_1_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_2_x0_loop_2' (./dut.cpp:4187:35) in function 'PE_wrapper_1_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_2_x0_loop_1' (./dut.cpp:4187:35) in function 'PE_wrapper_1_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_1_x0_loop_4' (./dut.cpp:4037:35) in function 'PE_wrapper_1_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_1_x0_loop_3' (./dut.cpp:4037:35) in function 'PE_wrapper_1_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_1_x0_loop_2' (./dut.cpp:4037:35) in function 'PE_wrapper_1_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_1_x0_loop_1' (./dut.cpp:4037:35) in function 'PE_wrapper_1_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_0_x0_loop_4' (./dut.cpp:3887:35) in function 'PE_wrapper_1_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_0_x0_loop_3' (./dut.cpp:3887:35) in function 'PE_wrapper_1_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_0_x0_loop_2' (./dut.cpp:3887:35) in function 'PE_wrapper_1_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_1_0_x0_loop_1' (./dut.cpp:3887:35) in function 'PE_wrapper_1_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_7_x0_loop_4' (./dut.cpp:3737:35) in function 'PE_wrapper_0_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_7_x0_loop_3' (./dut.cpp:3737:35) in function 'PE_wrapper_0_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_7_x0_loop_2' (./dut.cpp:3737:35) in function 'PE_wrapper_0_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_7_x0_loop_1' (./dut.cpp:3737:35) in function 'PE_wrapper_0_7_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_6_x0_loop_4' (./dut.cpp:3587:35) in function 'PE_wrapper_0_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_6_x0_loop_3' (./dut.cpp:3587:35) in function 'PE_wrapper_0_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_6_x0_loop_2' (./dut.cpp:3587:35) in function 'PE_wrapper_0_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_6_x0_loop_1' (./dut.cpp:3587:35) in function 'PE_wrapper_0_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_5_x0_loop_4' (./dut.cpp:3437:35) in function 'PE_wrapper_0_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_5_x0_loop_3' (./dut.cpp:3437:35) in function 'PE_wrapper_0_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_5_x0_loop_2' (./dut.cpp:3437:35) in function 'PE_wrapper_0_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_5_x0_loop_1' (./dut.cpp:3437:35) in function 'PE_wrapper_0_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_4_x0_loop_4' (./dut.cpp:3287:35) in function 'PE_wrapper_0_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_4_x0_loop_3' (./dut.cpp:3287:35) in function 'PE_wrapper_0_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_4_x0_loop_2' (./dut.cpp:3287:35) in function 'PE_wrapper_0_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_4_x0_loop_1' (./dut.cpp:3287:35) in function 'PE_wrapper_0_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_3_x0_loop_4' (./dut.cpp:3137:35) in function 'PE_wrapper_0_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_3_x0_loop_3' (./dut.cpp:3137:35) in function 'PE_wrapper_0_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_3_x0_loop_2' (./dut.cpp:3137:35) in function 'PE_wrapper_0_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_3_x0_loop_1' (./dut.cpp:3137:35) in function 'PE_wrapper_0_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_2_x0_loop_4' (./dut.cpp:2987:35) in function 'PE_wrapper_0_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_2_x0_loop_3' (./dut.cpp:2987:35) in function 'PE_wrapper_0_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_2_x0_loop_2' (./dut.cpp:2987:35) in function 'PE_wrapper_0_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_2_x0_loop_1' (./dut.cpp:2987:35) in function 'PE_wrapper_0_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_1_x0_loop_4' (./dut.cpp:2837:35) in function 'PE_wrapper_0_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_1_x0_loop_3' (./dut.cpp:2837:35) in function 'PE_wrapper_0_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_1_x0_loop_2' (./dut.cpp:2837:35) in function 'PE_wrapper_0_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_1_x0_loop_1' (./dut.cpp:2837:35) in function 'PE_wrapper_0_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_0_x0_loop_4' (./dut.cpp:2687:35) in function 'PE_wrapper_0_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_0_x0_loop_3' (./dut.cpp:2687:35) in function 'PE_wrapper_0_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_0_x0_loop_2' (./dut.cpp:2687:35) in function 'PE_wrapper_0_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'PE_wrapper_0_0_x0_loop_1' (./dut.cpp:2687:35) in function 'PE_wrapper_0_0_x0'.
WARNING: [HLS 200-960] Cannot flatten loop 'A_IO_L2_in_6_x0_loop_3' (./dut.cpp:1096:41) in function 'A_IO_L2_in_6_x0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_6_x0_loop_2' (./dut.cpp:1095:41) in function 'A_IO_L2_in_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_6_x0_loop_1' (./dut.cpp:1094:41) in function 'A_IO_L2_in_6_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_6_x0_loop_14' (./dut.cpp:1196:42) in function 'A_IO_L2_in_6_x0'.
WARNING: [HLS 200-960] Cannot flatten loop 'A_IO_L2_in_5_x0_loop_3' (./dut.cpp:941:41) in function 'A_IO_L2_in_5_x0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_5_x0_loop_2' (./dut.cpp:940:41) in function 'A_IO_L2_in_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_5_x0_loop_1' (./dut.cpp:939:41) in function 'A_IO_L2_in_5_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_5_x0_loop_14' (./dut.cpp:1041:42) in function 'A_IO_L2_in_5_x0'.
WARNING: [HLS 200-960] Cannot flatten loop 'A_IO_L2_in_4_x0_loop_3' (./dut.cpp:786:41) in function 'A_IO_L2_in_4_x0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_4_x0_loop_2' (./dut.cpp:785:41) in function 'A_IO_L2_in_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_4_x0_loop_1' (./dut.cpp:784:41) in function 'A_IO_L2_in_4_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_4_x0_loop_14' (./dut.cpp:886:42) in function 'A_IO_L2_in_4_x0'.
WARNING: [HLS 200-960] Cannot flatten loop 'A_IO_L2_in_3_x0_loop_3' (./dut.cpp:631:41) in function 'A_IO_L2_in_3_x0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_3_x0_loop_2' (./dut.cpp:630:41) in function 'A_IO_L2_in_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_3_x0_loop_1' (./dut.cpp:629:41) in function 'A_IO_L2_in_3_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_3_x0_loop_14' (./dut.cpp:731:42) in function 'A_IO_L2_in_3_x0'.
WARNING: [HLS 200-960] Cannot flatten loop 'A_IO_L2_in_2_x0_loop_3' (./dut.cpp:476:41) in function 'A_IO_L2_in_2_x0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_2_x0_loop_2' (./dut.cpp:475:41) in function 'A_IO_L2_in_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_2_x0_loop_1' (./dut.cpp:474:41) in function 'A_IO_L2_in_2_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_2_x0_loop_14' (./dut.cpp:576:42) in function 'A_IO_L2_in_2_x0'.
WARNING: [HLS 200-960] Cannot flatten loop 'A_IO_L2_in_1_x0_loop_3' (./dut.cpp:321:41) in function 'A_IO_L2_in_1_x0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_1_x0_loop_2' (./dut.cpp:320:41) in function 'A_IO_L2_in_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_1_x0_loop_1' (./dut.cpp:319:41) in function 'A_IO_L2_in_1_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_1_x0_loop_14' (./dut.cpp:421:42) in function 'A_IO_L2_in_1_x0'.
WARNING: [HLS 200-960] Cannot flatten loop 'A_IO_L2_in_0_x0_loop_3' (./dut.cpp:166:41) in function 'A_IO_L2_in_0_x0' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_0_x0_loop_2' (./dut.cpp:165:41) in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_0_x0_loop_1' (./dut.cpp:164:41) in function 'A_IO_L2_in_0_x0'.
INFO: [XFORM 203-541] Flattening a loop nest 'A_IO_L2_in_0_x0_loop_14' (./dut.cpp:266:42) in function 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:93:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:98:29)
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./dut.cpp:26:24)
INFO: [HLS 200-472] Inferring partial write operation for 'mean.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'cov.V' (./dut.cpp:49:23)
INFO: [HLS 200-472] Inferring partial write operation for 'xin' (./dut.cpp:54:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:12124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:11074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:10024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:9124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:8074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:7024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:6124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5524:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5374:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5224:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:5074:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4924:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4774:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4624:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4474:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4324:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4174:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:4024:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3874:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3724:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3574:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3424:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3274:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:3124:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2974:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2824:53)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./dut.cpp:2674:53)
INFO: [HLS 200-472] Inferring partial write operation for 'mem_data_split.V' (./dut.cpp:17593:31)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16210:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16218:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16220:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16283:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16291:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16293:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16356:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16364:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16366:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16429:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16437:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16439:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16502:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16510:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16512:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16575:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16583:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16585:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16648:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16656:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16658:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15699:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15707:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15709:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15772:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15780:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15782:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15845:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15853:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15855:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15918:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15926:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15928:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15991:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15999:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16001:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16064:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16072:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16074:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16137:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16145:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16147:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15188:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15196:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15198:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15261:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15269:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15271:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15334:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15342:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15344:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15407:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15415:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15417:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15480:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15488:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15490:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15553:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15561:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15563:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15626:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15634:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15636:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14677:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14685:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14687:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14750:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14758:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14760:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14823:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14831:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14833:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14896:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14904:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14906:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14969:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14977:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14979:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15042:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15050:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15052:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15115:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:15123:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:15125:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14166:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14174:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14176:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14239:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14247:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14249:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14312:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14320:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14322:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14385:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14393:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14395:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14458:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14466:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14468:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14531:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14539:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14541:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14604:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14612:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14614:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13655:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13663:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13665:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13728:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13736:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13738:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13801:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13809:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13811:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13874:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13882:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13884:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13947:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13955:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13957:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14020:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14028:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14030:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14093:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:14101:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:14103:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13144:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13152:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13154:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13217:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13225:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13227:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13290:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13298:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13300:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13363:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13371:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13373:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13436:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13444:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13446:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13509:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13517:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13519:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13582:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13590:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13592:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12633:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12641:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12643:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12706:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12714:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12716:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12779:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12787:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12789:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12852:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12860:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12862:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12925:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12933:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:12935:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:12998:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13006:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13008:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13071:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:13079:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:13081:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17148:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17156:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17158:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17087:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17095:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17097:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17026:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:17034:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:17036:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16965:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16973:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16975:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16904:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16912:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16914:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16843:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16851:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16853:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16782:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16790:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16792:45)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16721:43)
INFO: [HLS 200-472] Inferring partial write operation for 'data_split.V' (./dut.cpp:16729:47)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C.V[0]' (./dut.cpp:16731:45)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2526:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2557:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2371:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2414:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2216:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2259:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:2061:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:2104:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1906:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1949:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1751:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1794:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1596:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1639:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_pong.V[0]' (./dut.cpp:1441:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B_ping.V[0]' (./dut.cpp:1484:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V[0]' (./dut.cpp:1267:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V[0]' (./dut.cpp:1298:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:1112:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:1155:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:957:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:1000:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:802:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:845:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:647:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:690:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:492:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:535:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:337:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:380:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_pong.V' (./dut.cpp:182:65)
INFO: [HLS 200-472] Inferring partial write operation for 'local_A_ping.V' (./dut.cpp:225:65)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 176.74 seconds. CPU system time: 1.03 seconds. Elapsed time: 177.86 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top' ...
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry5' to 'kernel0_x0_entry5'.
WARNING: [SYN 201-103] Legalizing function name 'kernel0_x0.entry12' to 'kernel0_x0_entry12'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'data_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'nondf_kernel_cov_x0_loop_3_nondf_kernel_cov_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'nondf_kernel_cov_x0_loop_3_nondf_kernel_cov_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'nondf_kernel_cov_x0_loop_5_nondf_kernel_cov_x0_loop_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'nondf_kernel_cov_x0_loop_5_nondf_kernel_cov_x0_loop_6'
INFO: [SCHED 204-61] Pipelining loop 'nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 18, loop 'nondf_kernel_cov_x0_loop_7_nondf_kernel_cov_x0_loop_8_nondf_kernel_cov_x0_loop_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'data_V'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'nondf_kernel_cov_x1_loop_3_nondf_kernel_cov_x1_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'nondf_kernel_cov_x1_loop_5_nondf_kernel_cov_x1_loop_6'
INFO: [SCHED 204-61] Pipelining loop 'nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 18, loop 'nondf_kernel_cov_x1_loop_7_nondf_kernel_cov_x1_loop_8_nondf_kernel_cov_x1_loop_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_0_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_0_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_0_x0_loop_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_0_x0_loop_7'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_0_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_0_x0_loop_9'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_0_x0_loop_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_0_x0_loop_12'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'A_IO_L2_in_0_x0_loop_14_A_IO_L2_in_0_x0_loop_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_ping_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_1_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_1_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_1_x0_loop_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_1_x0_loop_7'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_1_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_1_x0_loop_9'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_1_x0_loop_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_1_x0_loop_12'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_1_x0_loop_14_A_IO_L2_in_1_x0_loop_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'A_IO_L2_in_1_x0_loop_14_A_IO_L2_in_1_x0_loop_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_ping_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_2_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_2_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_2_x0_loop_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_2_x0_loop_7'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_2_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_2_x0_loop_9'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_2_x0_loop_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_2_x0_loop_12'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'A_IO_L2_in_2_x0_loop_14_A_IO_L2_in_2_x0_loop_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_ping_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_3_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_3_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_3_x0_loop_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_3_x0_loop_7'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_3_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_3_x0_loop_9'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_3_x0_loop_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_3_x0_loop_12'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_3_x0_loop_14_A_IO_L2_in_3_x0_loop_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'A_IO_L2_in_3_x0_loop_14_A_IO_L2_in_3_x0_loop_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_ping_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_4_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_4_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_4_x0_loop_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_4_x0_loop_7'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_4_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_4_x0_loop_9'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_4_x0_loop_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_4_x0_loop_12'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_4_x0_loop_14_A_IO_L2_in_4_x0_loop_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'A_IO_L2_in_4_x0_loop_14_A_IO_L2_in_4_x0_loop_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_ping_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_5_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_5_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_5_x0_loop_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_5_x0_loop_7'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_5_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_5_x0_loop_9'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_5_x0_loop_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_5_x0_loop_12'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_5_x0_loop_14_A_IO_L2_in_5_x0_loop_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'A_IO_L2_in_5_x0_loop_14_A_IO_L2_in_5_x0_loop_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_ping_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_6_x0_loop_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_6_x0_loop_4'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_6_x0_loop_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_6_x0_loop_7'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_6_x0_loop_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_6_x0_loop_9'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_6_x0_loop_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 9, loop 'A_IO_L2_in_6_x0_loop_12'
INFO: [SCHED 204-61] Pipelining loop 'A_IO_L2_in_6_x0_loop_14_A_IO_L2_in_6_x0_loop_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'A_IO_L2_in_6_x0_loop_14_A_IO_L2_in_6_x0_loop_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_pong_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'local_A_ping_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2677_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_3_PE_wrapper_0_0_x0_loop_4_PE_wrapper_0_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2827_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_1_x0_loop_1_PE_wrapper_0_1_x0_loop_3_PE_wrapper_0_1_x0_loop_4_PE_wrapper_0_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln2977_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_2_x0_loop_1_PE_wrapper_0_2_x0_loop_3_PE_wrapper_0_2_x0_loop_4_PE_wrapper_0_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_2_x0_loop_1_PE_wrapper_0_2_x0_loop_3_PE_wrapper_0_2_x0_loop_4_PE_wrapper_0_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3127_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_3_x0_loop_1_PE_wrapper_0_3_x0_loop_3_PE_wrapper_0_3_x0_loop_4_PE_wrapper_0_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_3_x0_loop_1_PE_wrapper_0_3_x0_loop_3_PE_wrapper_0_3_x0_loop_4_PE_wrapper_0_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.77 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3277_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_4_x0_loop_1_PE_wrapper_0_4_x0_loop_3_PE_wrapper_0_4_x0_loop_4_PE_wrapper_0_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_4_x0_loop_1_PE_wrapper_0_4_x0_loop_3_PE_wrapper_0_4_x0_loop_4_PE_wrapper_0_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.9 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3427_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_5_x0_loop_1_PE_wrapper_0_5_x0_loop_3_PE_wrapper_0_5_x0_loop_4_PE_wrapper_0_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_5_x0_loop_1_PE_wrapper_0_5_x0_loop_3_PE_wrapper_0_5_x0_loop_4_PE_wrapper_0_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3577_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_6_x0_loop_1_PE_wrapper_0_6_x0_loop_3_PE_wrapper_0_6_x0_loop_4_PE_wrapper_0_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_6_x0_loop_1_PE_wrapper_0_6_x0_loop_3_PE_wrapper_0_6_x0_loop_4_PE_wrapper_0_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3727_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_0_7_x0_loop_1_PE_wrapper_0_7_x0_loop_3_PE_wrapper_0_7_x0_loop_4_PE_wrapper_0_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_0_7_x0_loop_1_PE_wrapper_0_7_x0_loop_3_PE_wrapper_0_7_x0_loop_4_PE_wrapper_0_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln3877_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_0_x0_loop_1_PE_wrapper_1_0_x0_loop_3_PE_wrapper_1_0_x0_loop_4_PE_wrapper_1_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4027_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4177_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_2_x0_loop_1_PE_wrapper_1_2_x0_loop_3_PE_wrapper_1_2_x0_loop_4_PE_wrapper_1_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_2_x0_loop_1_PE_wrapper_1_2_x0_loop_3_PE_wrapper_1_2_x0_loop_4_PE_wrapper_1_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4327_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_3_x0_loop_1_PE_wrapper_1_3_x0_loop_3_PE_wrapper_1_3_x0_loop_4_PE_wrapper_1_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_3_x0_loop_1_PE_wrapper_1_3_x0_loop_3_PE_wrapper_1_3_x0_loop_4_PE_wrapper_1_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4477_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_4_x0_loop_1_PE_wrapper_1_4_x0_loop_3_PE_wrapper_1_4_x0_loop_4_PE_wrapper_1_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_4_x0_loop_1_PE_wrapper_1_4_x0_loop_3_PE_wrapper_1_4_x0_loop_4_PE_wrapper_1_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.92 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4627_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_5_x0_loop_1_PE_wrapper_1_5_x0_loop_3_PE_wrapper_1_5_x0_loop_4_PE_wrapper_1_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_5_x0_loop_1_PE_wrapper_1_5_x0_loop_3_PE_wrapper_1_5_x0_loop_4_PE_wrapper_1_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.93 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4777_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_6_x0_loop_1_PE_wrapper_1_6_x0_loop_3_PE_wrapper_1_6_x0_loop_4_PE_wrapper_1_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_6_x0_loop_1_PE_wrapper_1_6_x0_loop_3_PE_wrapper_1_6_x0_loop_4_PE_wrapper_1_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln4927_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_1_7_x0_loop_1_PE_wrapper_1_7_x0_loop_3_PE_wrapper_1_7_x0_loop_4_PE_wrapper_1_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_1_7_x0_loop_1_PE_wrapper_1_7_x0_loop_3_PE_wrapper_1_7_x0_loop_4_PE_wrapper_1_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5077_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_0_x0_loop_1_PE_wrapper_2_0_x0_loop_3_PE_wrapper_2_0_x0_loop_4_PE_wrapper_2_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.94 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.05 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5227_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_1_x0_loop_1_PE_wrapper_2_1_x0_loop_3_PE_wrapper_2_1_x0_loop_4_PE_wrapper_2_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5377_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_2_x0_loop_1_PE_wrapper_2_2_x0_loop_3_PE_wrapper_2_2_x0_loop_4_PE_wrapper_2_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_2_x0_loop_1_PE_wrapper_2_2_x0_loop_3_PE_wrapper_2_2_x0_loop_4_PE_wrapper_2_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5527_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_3_x0_loop_1_PE_wrapper_2_3_x0_loop_3_PE_wrapper_2_3_x0_loop_4_PE_wrapper_2_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_3_x0_loop_1_PE_wrapper_2_3_x0_loop_3_PE_wrapper_2_3_x0_loop_4_PE_wrapper_2_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.2 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5677_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_4_x0_loop_1_PE_wrapper_2_4_x0_loop_3_PE_wrapper_2_4_x0_loop_4_PE_wrapper_2_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_4_x0_loop_1_PE_wrapper_2_4_x0_loop_3_PE_wrapper_2_4_x0_loop_4_PE_wrapper_2_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5827_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_5_x0_loop_1_PE_wrapper_2_5_x0_loop_3_PE_wrapper_2_5_x0_loop_4_PE_wrapper_2_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_5_x0_loop_1_PE_wrapper_2_5_x0_loop_3_PE_wrapper_2_5_x0_loop_4_PE_wrapper_2_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln5977_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_6_x0_loop_1_PE_wrapper_2_6_x0_loop_3_PE_wrapper_2_6_x0_loop_4_PE_wrapper_2_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_6_x0_loop_1_PE_wrapper_2_6_x0_loop_3_PE_wrapper_2_6_x0_loop_4_PE_wrapper_2_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6127_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_2_7_x0_loop_1_PE_wrapper_2_7_x0_loop_3_PE_wrapper_2_7_x0_loop_4_PE_wrapper_2_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_2_7_x0_loop_1_PE_wrapper_2_7_x0_loop_3_PE_wrapper_2_7_x0_loop_4_PE_wrapper_2_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.18 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6277_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_0_x0_loop_1_PE_wrapper_3_0_x0_loop_3_PE_wrapper_3_0_x0_loop_4_PE_wrapper_3_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.340 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6427_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_1_x0_loop_1_PE_wrapper_3_1_x0_loop_3_PE_wrapper_3_1_x0_loop_4_PE_wrapper_3_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6577_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_2_x0_loop_1_PE_wrapper_3_2_x0_loop_3_PE_wrapper_3_2_x0_loop_4_PE_wrapper_3_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_2_x0_loop_1_PE_wrapper_3_2_x0_loop_3_PE_wrapper_3_2_x0_loop_4_PE_wrapper_3_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6727_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_3_x0_loop_1_PE_wrapper_3_3_x0_loop_3_PE_wrapper_3_3_x0_loop_4_PE_wrapper_3_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_3_x0_loop_1_PE_wrapper_3_3_x0_loop_3_PE_wrapper_3_3_x0_loop_4_PE_wrapper_3_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln6877_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_4_x0_loop_1_PE_wrapper_3_4_x0_loop_3_PE_wrapper_3_4_x0_loop_4_PE_wrapper_3_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_4_x0_loop_1_PE_wrapper_3_4_x0_loop_3_PE_wrapper_3_4_x0_loop_4_PE_wrapper_3_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.19 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7027_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_5_x0_loop_1_PE_wrapper_3_5_x0_loop_3_PE_wrapper_3_5_x0_loop_4_PE_wrapper_3_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_5_x0_loop_1_PE_wrapper_3_5_x0_loop_3_PE_wrapper_3_5_x0_loop_4_PE_wrapper_3_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.32 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7177_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_6_x0_loop_1_PE_wrapper_3_6_x0_loop_3_PE_wrapper_3_6_x0_loop_4_PE_wrapper_3_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_6_x0_loop_1_PE_wrapper_3_6_x0_loop_3_PE_wrapper_3_6_x0_loop_4_PE_wrapper_3_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.2 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.353 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7327_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_3_7_x0_loop_1_PE_wrapper_3_7_x0_loop_3_PE_wrapper_3_7_x0_loop_4_PE_wrapper_3_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_3_7_x0_loop_1_PE_wrapper_3_7_x0_loop_3_PE_wrapper_3_7_x0_loop_4_PE_wrapper_3_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.4 seconds; current allocated memory: 1.355 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7477_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_0_x0_loop_1_PE_wrapper_4_0_x0_loop_3_PE_wrapper_4_0_x0_loop_4_PE_wrapper_4_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.357 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7627_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_1_x0_loop_1_PE_wrapper_4_1_x0_loop_3_PE_wrapper_4_1_x0_loop_4_PE_wrapper_4_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.36 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7777_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_2_x0_loop_1_PE_wrapper_4_2_x0_loop_3_PE_wrapper_4_2_x0_loop_4_PE_wrapper_4_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_2_x0_loop_1_PE_wrapper_4_2_x0_loop_3_PE_wrapper_4_2_x0_loop_4_PE_wrapper_4_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.29 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.361 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln7927_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_3_x0_loop_1_PE_wrapper_4_3_x0_loop_3_PE_wrapper_4_3_x0_loop_4_PE_wrapper_4_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_3_x0_loop_1_PE_wrapper_4_3_x0_loop_3_PE_wrapper_4_3_x0_loop_4_PE_wrapper_4_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.363 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8077_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_4_x0_loop_1_PE_wrapper_4_4_x0_loop_3_PE_wrapper_4_4_x0_loop_4_PE_wrapper_4_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_4_x0_loop_1_PE_wrapper_4_4_x0_loop_3_PE_wrapper_4_4_x0_loop_4_PE_wrapper_4_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.4 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8227_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_5_x0_loop_1_PE_wrapper_4_5_x0_loop_3_PE_wrapper_4_5_x0_loop_4_PE_wrapper_4_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_5_x0_loop_1_PE_wrapper_4_5_x0_loop_3_PE_wrapper_4_5_x0_loop_4_PE_wrapper_4_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.25 seconds. CPU system time: 0.13 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8377_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_6_x0_loop_1_PE_wrapper_4_6_x0_loop_3_PE_wrapper_4_6_x0_loop_4_PE_wrapper_4_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_6_x0_loop_1_PE_wrapper_4_6_x0_loop_3_PE_wrapper_4_6_x0_loop_4_PE_wrapper_4_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.31 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8527_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_4_7_x0_loop_1_PE_wrapper_4_7_x0_loop_3_PE_wrapper_4_7_x0_loop_4_PE_wrapper_4_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_4_7_x0_loop_1_PE_wrapper_4_7_x0_loop_3_PE_wrapper_4_7_x0_loop_4_PE_wrapper_4_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.33 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.372 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8677_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_0_x0_loop_1_PE_wrapper_5_0_x0_loop_3_PE_wrapper_5_0_x0_loop_4_PE_wrapper_5_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8827_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_1_x0_loop_1_PE_wrapper_5_1_x0_loop_3_PE_wrapper_5_1_x0_loop_4_PE_wrapper_5_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln8977_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_2_x0_loop_1_PE_wrapper_5_2_x0_loop_3_PE_wrapper_5_2_x0_loop_4_PE_wrapper_5_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_2_x0_loop_1_PE_wrapper_5_2_x0_loop_3_PE_wrapper_5_2_x0_loop_4_PE_wrapper_5_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.56 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.378 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9127_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_3_x0_loop_1_PE_wrapper_5_3_x0_loop_3_PE_wrapper_5_3_x0_loop_4_PE_wrapper_5_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_3_x0_loop_1_PE_wrapper_5_3_x0_loop_3_PE_wrapper_5_3_x0_loop_4_PE_wrapper_5_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9277_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_4_x0_loop_1_PE_wrapper_5_4_x0_loop_3_PE_wrapper_5_4_x0_loop_4_PE_wrapper_5_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_4_x0_loop_1_PE_wrapper_5_4_x0_loop_3_PE_wrapper_5_4_x0_loop_4_PE_wrapper_5_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.7 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9427_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_5_x0_loop_1_PE_wrapper_5_5_x0_loop_3_PE_wrapper_5_5_x0_loop_4_PE_wrapper_5_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_5_x0_loop_1_PE_wrapper_5_5_x0_loop_3_PE_wrapper_5_5_x0_loop_4_PE_wrapper_5_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.62 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.384 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9577_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_6_x0_loop_1_PE_wrapper_5_6_x0_loop_3_PE_wrapper_5_6_x0_loop_4_PE_wrapper_5_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_6_x0_loop_1_PE_wrapper_5_6_x0_loop_3_PE_wrapper_5_6_x0_loop_4_PE_wrapper_5_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9727_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_5_7_x0_loop_1_PE_wrapper_5_7_x0_loop_3_PE_wrapper_5_7_x0_loop_4_PE_wrapper_5_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_5_7_x0_loop_1_PE_wrapper_5_7_x0_loop_3_PE_wrapper_5_7_x0_loop_4_PE_wrapper_5_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.61 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln9877_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_0_x0_loop_1_PE_wrapper_6_0_x0_loop_3_PE_wrapper_6_0_x0_loop_4_PE_wrapper_6_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10027_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_1_x0_loop_1_PE_wrapper_6_1_x0_loop_3_PE_wrapper_6_1_x0_loop_4_PE_wrapper_6_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.65 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.35 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10177_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_2_x0_loop_1_PE_wrapper_6_2_x0_loop_3_PE_wrapper_6_2_x0_loop_4_PE_wrapper_6_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_2_x0_loop_1_PE_wrapper_6_2_x0_loop_3_PE_wrapper_6_2_x0_loop_4_PE_wrapper_6_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 1.69 seconds. Elapsed time: 3.54 seconds; current allocated memory: 1.395 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10327_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_3_x0_loop_1_PE_wrapper_6_3_x0_loop_3_PE_wrapper_6_3_x0_loop_4_PE_wrapper_6_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_3_x0_loop_1_PE_wrapper_6_3_x0_loop_3_PE_wrapper_6_3_x0_loop_4_PE_wrapper_6_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.57 seconds; current allocated memory: 1.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10477_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_4_x0_loop_1_PE_wrapper_6_4_x0_loop_3_PE_wrapper_6_4_x0_loop_4_PE_wrapper_6_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_4_x0_loop_1_PE_wrapper_6_4_x0_loop_3_PE_wrapper_6_4_x0_loop_4_PE_wrapper_6_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.47 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 1.399 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10627_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_5_x0_loop_1_PE_wrapper_6_5_x0_loop_3_PE_wrapper_6_5_x0_loop_4_PE_wrapper_6_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_5_x0_loop_1_PE_wrapper_6_5_x0_loop_3_PE_wrapper_6_5_x0_loop_4_PE_wrapper_6_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.42 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.54 seconds; current allocated memory: 1.401 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10777_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_6_x0_loop_1_PE_wrapper_6_6_x0_loop_3_PE_wrapper_6_6_x0_loop_4_PE_wrapper_6_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_6_x0_loop_1_PE_wrapper_6_6_x0_loop_3_PE_wrapper_6_6_x0_loop_4_PE_wrapper_6_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.403 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_6_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln10927_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_6_7_x0_loop_1_PE_wrapper_6_7_x0_loop_3_PE_wrapper_6_7_x0_loop_4_PE_wrapper_6_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_6_7_x0_loop_1_PE_wrapper_6_7_x0_loop_3_PE_wrapper_6_7_x0_loop_4_PE_wrapper_6_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.405 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11077_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_0_x0_loop_1_PE_wrapper_7_0_x0_loop_3_PE_wrapper_7_0_x0_loop_4_PE_wrapper_7_0_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.35 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11227_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_1_x0_loop_1_PE_wrapper_7_1_x0_loop_3_PE_wrapper_7_1_x0_loop_4_PE_wrapper_7_1_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.410 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11377_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_2_x0_loop_1_PE_wrapper_7_2_x0_loop_3_PE_wrapper_7_2_x0_loop_4_PE_wrapper_7_2_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_2_x0_loop_1_PE_wrapper_7_2_x0_loop_3_PE_wrapper_7_2_x0_loop_4_PE_wrapper_7_2_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.79 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11527_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_3_x0_loop_1_PE_wrapper_7_3_x0_loop_3_PE_wrapper_7_3_x0_loop_4_PE_wrapper_7_3_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_3_x0_loop_1_PE_wrapper_7_3_x0_loop_3_PE_wrapper_7_3_x0_loop_4_PE_wrapper_7_3_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11677_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_4_x0_loop_1_PE_wrapper_7_4_x0_loop_3_PE_wrapper_7_4_x0_loop_4_PE_wrapper_7_4_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_4_x0_loop_1_PE_wrapper_7_4_x0_loop_3_PE_wrapper_7_4_x0_loop_4_PE_wrapper_7_4_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.416 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11827_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_5_x0_loop_1_PE_wrapper_7_5_x0_loop_3_PE_wrapper_7_5_x0_loop_4_PE_wrapper_7_5_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_5_x0_loop_1_PE_wrapper_7_5_x0_loop_3_PE_wrapper_7_5_x0_loop_4_PE_wrapper_7_5_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.81 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.418 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln11977_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_6_x0_loop_1_PE_wrapper_7_6_x0_loop_3_PE_wrapper_7_6_x0_loop_4_PE_wrapper_7_6_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_6_x0_loop_1_PE_wrapper_7_6_x0_loop_3_PE_wrapper_7_6_x0_loop_4_PE_wrapper_7_6_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_7_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln12127_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'PE_wrapper_7_7_x0_loop_1_PE_wrapper_7_7_x0_loop_3_PE_wrapper_7_7_x0_loop_4_PE_wrapper_7_7_x0_loop_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'PE_wrapper_7_7_x0_loop_1_PE_wrapper_7_7_x0_loop_3_PE_wrapper_7_7_x0_loop_4_PE_wrapper_7_7_x0_loop_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.11 seconds; current allocated memory: 1.422 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.424 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.429 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.430 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.431 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.434 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.437 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.437 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.438 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.444 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.444 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.445 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.446 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.447 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.448 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.448 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.459 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.466 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.467 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.468 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.469 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.470 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.470 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.471 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.472 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.473 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.477 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.479 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.480 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.481 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0_x0 (from PE_wrapper_0_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1_x0 (from PE_wrapper_0_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_2_x0 (from PE_wrapper_0_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_3_x0 (from PE_wrapper_0_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_4_x0 (from PE_wrapper_0_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_5_x0 (from PE_wrapper_0_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_6_x0 (from PE_wrapper_0_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_7_x0 (from PE_wrapper_0_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_0_x0 (from PE_wrapper_1_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_1_x0 (from PE_wrapper_1_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_2_x0 (from PE_wrapper_1_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_3_x0 (from PE_wrapper_1_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_4_x0 (from PE_wrapper_1_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_5_x0 (from PE_wrapper_1_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_6_x0 (from PE_wrapper_1_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_1_7_x0 (from PE_wrapper_1_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_0_x0 (from PE_wrapper_2_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_1_x0 (from PE_wrapper_2_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_2_x0 (from PE_wrapper_2_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_3_x0 (from PE_wrapper_2_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_4_x0 (from PE_wrapper_2_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_5_x0 (from PE_wrapper_2_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_6_x0 (from PE_wrapper_2_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_2_7_x0 (from PE_wrapper_2_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_0_x0 (from PE_wrapper_3_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_1_x0 (from PE_wrapper_3_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_2_x0 (from PE_wrapper_3_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_3_x0 (from PE_wrapper_3_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_4_x0 (from PE_wrapper_3_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_5_x0 (from PE_wrapper_3_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_6_x0 (from PE_wrapper_3_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_3_7_x0 (from PE_wrapper_3_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_0_x0 (from PE_wrapper_4_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_1_x0 (from PE_wrapper_4_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_2_x0 (from PE_wrapper_4_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_3_x0 (from PE_wrapper_4_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_4_x0 (from PE_wrapper_4_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_5_x0 (from PE_wrapper_4_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_6_x0 (from PE_wrapper_4_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_4_7_x0 (from PE_wrapper_4_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_0_x0 (from PE_wrapper_5_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_1_x0 (from PE_wrapper_5_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_2_x0 (from PE_wrapper_5_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_3_x0 (from PE_wrapper_5_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_4_x0 (from PE_wrapper_5_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_5_x0 (from PE_wrapper_5_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_6_x0 (from PE_wrapper_5_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_5_7_x0 (from PE_wrapper_5_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_0_x0 (from PE_wrapper_6_0_x0_U0 to C_drain_IO_L1_out_wrapper_0_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_1_x0 (from PE_wrapper_6_1_x0_U0 to C_drain_IO_L1_out_wrapper_1_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_2_x0 (from PE_wrapper_6_2_x0_U0 to C_drain_IO_L1_out_wrapper_2_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_3_x0 (from PE_wrapper_6_3_x0_U0 to C_drain_IO_L1_out_wrapper_3_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_4_x0 (from PE_wrapper_6_4_x0_U0 to C_drain_IO_L1_out_wrapper_4_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_5_x0 (from PE_wrapper_6_5_x0_U0 to C_drain_IO_L1_out_wrapper_5_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_6_x0 (from PE_wrapper_6_6_x0_U0 to C_drain_IO_L1_out_wrapper_6_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_6_7_x0 (from PE_wrapper_6_7_x0_U0 to C_drain_IO_L1_out_wrapper_7_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0_x0 (from C_drain_IO_L1_out_wrapper_0_0_x0_U0 to C_drain_IO_L2_out_0_x0_U0) to 16 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_1_0_x0 (from C_drain_IO_L1_out_wrapper_1_0_x0_U0 to C_drain_IO_L2_out_1_x0_U0) to 14 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_2_0_x0 (from C_drain_IO_L1_out_wrapper_2_0_x0_U0 to C_drain_IO_L2_out_2_x0_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_3_0_x0 (from C_drain_IO_L1_out_wrapper_3_0_x0_U0 to C_drain_IO_L2_out_3_x0_U0) to 10 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_4_0_x0 (from C_drain_IO_L1_out_wrapper_4_0_x0_U0 to C_drain_IO_L2_out_4_x0_U0) to 8 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_5_0_x0 (from C_drain_IO_L1_out_wrapper_5_0_x0_U0 to C_drain_IO_L2_out_5_x0_U0) to 6 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_6_0_x0 (from C_drain_IO_L1_out_wrapper_6_0_x0_U0 to C_drain_IO_L2_out_6_x0_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.04 seconds; current allocated memory: 1.486 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 67.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 69.45 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 11.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.08 seconds; current allocated memory: 1.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.08 seconds. CPU system time: 0 seconds. Elapsed time: 11.08 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.24 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nondf_kernel_cov_x1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_128ns_130ns_257_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_128s_128s_128_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'nondf_kernel_cov_x1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0_entry12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0_entry12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.549 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.594 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_0_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_0_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_1_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_1_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_2_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_2_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.858 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_6_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_6_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_7_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16s_16_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_7_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.972 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_0_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_0_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_1_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_1_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_2_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_2_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_3_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_3_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_4_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_4_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_5_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_5_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_6_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_6_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_7_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_7_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_6_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_6_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_5_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_5_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 2.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_4_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_4_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_3_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_3_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_2_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_2_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_1_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_1_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0_x0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel0_x0/m_axi_gmem_C_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0_x0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.56 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.28 seconds; current allocated memory: 2.171 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128s_128s_128_5_1_Multiplier_0'
INFO: [RTMG 210-282] Generating pipelined core: 'top_mul_128ns_130ns_257_5_1_Multiplier_1'
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_mean_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_data_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_nondf_kernel_cov_x0_cov_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_0_x0_local_A_ping_V_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_A_IO_L2_in_boundary_x0_local_A_ping_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_PE_wrapper_0_0_x0_local_C_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_wrapper_0_x0_local_C_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L1_out_boundary_wrapper_0_x0_data_split_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_C_drain_IO_L3_out_serialize_x0_mem_data_split_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'C_c1_U(top_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(top_fifo_w64_d37_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_2_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_3_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_2_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_3_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_4_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_3_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_4_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_5_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_4_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_5_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_6_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_5_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_6_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_7_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_6_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_0_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_0_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_1_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_1_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_2_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_2_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_3_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_3_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_4_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_4_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_5_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_5_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_6_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_6_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_7_8_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_8_7_x0_U(top_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_7_7_x0_U(top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_2_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_3_0_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_7_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_6_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_5_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_4_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_3_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_2_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_4_1_x0_U(top_fifo_w128_d2_S)' using Shift Registers.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
