

================================================================
== Vivado HLS Report for 'conv2'
================================================================
* Date:           Sat Aug  6 17:20:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_net
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.603|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  31221|  31221|  31221|  31221|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row                 |  31220|  31220|      3122|          -|          -|    10|    no    |
        | + Column             |   3120|   3120|       312|          -|          -|    10|    no    |
        |  ++ Kernel_Row       |    310|    310|        62|          -|          -|     5|    no    |
        |   +++ Kernel_Column  |     60|     60|        12|          -|          -|     5|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    277|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      4|     200|    152|    -|
|Memory           |       16|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    121|    -|
|Register         |        -|      -|     179|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       16|      5|     379|    550|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        5|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |my_net_hadd_16ns_cud_U17  |my_net_hadd_16ns_cud  |        0|      2|  109|  116|    0|
    |my_net_hmul_16ns_dEe_U18  |my_net_hmul_16ns_dEe  |        0|      2|   91|   36|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      4|  200|  152|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+----------------+
    |         Instance         |        Module        |   Expression   |
    +--------------------------+----------------------+----------------+
    |my_net_am_addmul_g8j_U19  |my_net_am_addmul_g8j  | (i0 + i1) * i2 |
    +--------------------------+----------------------+----------------+

    * Memory: 
    +----------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory     |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +----------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv2_weight_U  |conv2_conv2_weight  |       16|  0|   0|    0|  12800|   16|     1|       204800|
    +----------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total           |                    |       16|  0|   0|    0|  12800|   16|     1|       204800|
    +----------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln19_1_fu_190_p2   |     *    |      0|  0|  41|           5|           8|
    |add_ln19_10_fu_362_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln19_11_fu_386_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln19_1_fu_279_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln19_3_fu_353_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln19_4_fu_377_p2   |     +    |      0|  0|  13|           5|           5|
    |add_ln19_6_fu_240_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln19_7_fu_343_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln19_8_fu_372_p2   |     +    |      0|  0|  13|           5|           5|
    |add_ln19_fu_249_p2     |     +    |      0|  0|  15|           7|           7|
    |c_fu_234_p2            |     +    |      0|  0|  13|           4|           1|
    |kc_fu_337_p2           |     +    |      0|  0|  12|           3|           1|
    |kr_fu_273_p2           |     +    |      0|  0|  12|           3|           1|
    |r_fu_202_p2            |     +    |      0|  0|  13|           4|           1|
    |sub_ln19_fu_309_p2     |     -    |      0|  0|  15|           9|           9|
    |icmp_ln11_fu_228_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_267_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln17_fu_331_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln8_fu_196_p2     |   icmp   |      0|  0|   9|           4|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 277|         109|         102|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  85|         17|    1|         17|
    |c_0_reg_128   |   9|          2|    4|          8|
    |kc_0_reg_151  |   9|          2|    3|          6|
    |kr_0_reg_140  |   9|          2|    3|          6|
    |r_0_reg_116   |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         | 121|         25|   15|         45|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |c_0_reg_128                |   4|   0|    4|          0|
    |c_reg_435                  |   4|   0|    4|          0|
    |conv2_weight_load_reg_491  |  16|   0|   16|          0|
    |input_load_reg_486         |  16|   0|   16|          0|
    |kc_0_reg_151               |   3|   0|    3|          0|
    |kc_reg_471                 |   3|   0|    3|          0|
    |kr_0_reg_140               |   3|   0|    3|          0|
    |kr_reg_453                 |   3|   0|    3|          0|
    |mul_ln19_1_reg_409         |  11|   0|   13|          2|
    |mul_ln19_reg_404           |  15|   0|   15|          0|
    |output_addr_reg_440        |   7|   0|    7|          0|
    |output_load_reg_501        |  16|   0|   16|          0|
    |r_0_reg_116                |   4|   0|    4|          0|
    |r_reg_417                  |   4|   0|    4|          0|
    |shl_ln19_3_reg_422         |   4|   0|    7|          3|
    |shl_ln19_4_reg_427         |   4|   0|    5|          1|
    |shl_ln_reg_463             |   3|   0|    5|          2|
    |sub_ln19_reg_458           |   8|   0|    9|          1|
    |tmp_reg_496                |  16|   0|   16|          0|
    |tmp_s_reg_506              |  16|   0|   16|          0|
    |zext_ln14_1_reg_445        |   3|   0|    5|          2|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 179|   0|  190|         11|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv2     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv2     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv2     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv2     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv2     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv2     | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r    |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r    |     array    |
|input_offset       |  in |    5|   ap_none  |  input_offset |    scalar    |
|weight_offset      |  in |    6|   ap_none  | weight_offset |    scalar    |
|output_r_address0  | out |    7|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |    output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

