From c189fd8b5665ee61de27e1ca1587c520eb3b2f2a Mon Sep 17 00:00:00 2001
From: Yazan Shhady <yazan.shhady@solid-run.com>
Date: Tue, 20 Jun 2023 19:28:26 +0300
Subject: [PATCH 1/2] add rzg2l-hummingboard-ripple dtb board support

---
 .../dts/renesas/rzg2l-hummingboard-ripple.dts | 134 ++++
 .../dts/renesas/rzg2l-sr-pinfunction.dtsi     | 125 ++++
 arch/arm64/boot/dts/renesas/rzg2l-sr-som.dtsi | 573 ++++++++++++++++++
 3 files changed, 832 insertions(+)
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2l-hummingboard-ripple.dts
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2l-sr-pinfunction.dtsi
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2l-sr-som.dtsi

diff --git a/arch/arm64/boot/dts/renesas/rzg2l-hummingboard-ripple.dts b/arch/arm64/boot/dts/renesas/rzg2l-hummingboard-ripple.dts
new file mode 100644
index 000000000000..f7afc39fa8a1
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2l-hummingboard-ripple.dts
@@ -0,0 +1,134 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ/G2LC Solidrun SOM
+ *
+ * Copyright (C) 2021 Renesas Electronics Corp.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+/*
+ * DIP-Switch S3 setting on SoM
+ * 1 : High; 0: Low
+ * S3[1] : SW_SD0_DEV_SEL	(1: eMMC; 0: uSD)
+ */
+
+#define SW_SD0_DEV_SEL	0
+
+/dts-v1/;
+#include "rzg2l-sr-som.dtsi"
+#include "rzg2l-sr-pinfunction.dtsi"
+
+/ {
+  model = "Solidrun RZ/G2L HummingBaord-Ripple";
+  compatible = "renesas,r9a07g044l2", "renesas,r9a07g044";
+
+  x1_clk: x1-clock {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+	};
+};
+
+&pinctrl {
+  gpio-lte_on {
+    gpio-hog;
+    gpios = <RZG2L_GPIO(19, 1) GPIO_ACTIVE_HIGH>;
+    output-high;
+    line-name = "gpio_lte_on";
+  };
+};
+
+&i2c0 {
+	adv7535@3d {
+		compatible = "adi,adv7533";
+		reg = <0x3d>;
+		adi,addr-cec = <0x3c>;
+		adi,dsi-lanes = <4>;
+		adi,addr-edid = <0x3b>;
+		pd-gpios = <&pinctrl RZG2L_GPIO(40, 2) GPIO_ACTIVE_LOW>; // ADV_PD / DSI_EN J9-34 / P40_2
+		/*
+		 * With interrupts enabled and hdmi connected during boot,
+		 * rzg2l_mipi_dsi_enable never happens and display receives no signal.
+		 * Re-enable once issue has been resolved.
+		 *
+		 * interrupt-parent = <&pinctrl>;
+		 * interrupts = <RZG2L_GPIO(42, 2) IRQ_TYPE_EDGE_FALLING>; // DSI_TS_nINT J5001-43 P42_2
+		 */
+		status = "okay";
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+
+			port@0 {
+				reg = <0>;
+				adv7535_in: endpoint@0 {
+					remote-endpoint = <&dsi0_out>;
+				};
+			};
+
+			port@1 {
+				reg = <1>;
+				adv7535_out: endpoint@1 {
+					remote-endpoint = <&hdmi_con_out>;
+				};
+			};
+
+			port@2 {
+				reg = <2>;
+				codec_endpoint: endpoint {
+					/* Audio signals not connected. */
+				};
+			};
+		};
+	};
+
+	rtc@69 {
+		compatible = "abracon,abx80x";
+		reg = <0x69>;
+		abracon,tc-diode = "schottky";
+		abracon,tc-resistor = <3>;
+	};
+
+  eeprom_carrier: eeprom@57 {
+    compatible = "st,24c02", "atmel,24c02";
+    reg = <0x57>;
+    pagesize = <16>;
+  };
+
+};
+
+&dsi0 {
+	status = "okay";
+};
+
+&dsi0_out {
+	remote-endpoint = <&adv7535_in>;
+	data-lanes = <1 2 3 4>;
+};
+
+&du {
+	status = "okay";
+};
+
+&scif1 {
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+
+	//uart-has-rtscts;
+	status = "okay";
+};
+
+&canfd {
+	/delete-property/ pinctrl-0;
+	/delete-property/ pinctrl-names;
+	status = "disabled";
+};
+
+&spi1 {
+	/delete-property/ pinctrl-0;
+	/delete-property/ pinctrl-names;
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/renesas/rzg2l-sr-pinfunction.dtsi b/arch/arm64/boot/dts/renesas/rzg2l-sr-pinfunction.dtsi
new file mode 100644
index 000000000000..a9faa77d8203
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2l-sr-pinfunction.dtsi
@@ -0,0 +1,125 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ/{G2L,V2L} SMARC pincontrol parts
+ *
+ * Copyright (C) 2021 Renesas Electronics Corp.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+&pinctrl {
+	pinctrl-0 = <&sound_clk_pins>;
+	pinctrl-names = "default";
+
+	i2c0_pins: i2c0 {
+		pins = "RIIC0_SDA", "RIIC0_SCL";
+		input-enable;
+	};
+
+	i2c1_pins: i2c1 {
+		pins = "RIIC1_SDA", "RIIC1_SCL";
+		input-enable;
+	};
+
+	i2c3_pins: i2c3 {
+		pinmux = <RZG2L_PORT_PINMUX(18, 0, 3)>, /* SDA */
+			 <RZG2L_PORT_PINMUX(18, 1, 3)>; /* SCL */
+	};
+
+	scif0_pins: scif0 {
+		pinmux = <RZG2L_PORT_PINMUX(38, 0, 1)>,	/* TxD */
+			 <RZG2L_PORT_PINMUX(38, 1, 1)>;	/* RxD */
+	};
+
+  scif1_pins: scif1 {
+		pinmux = <RZG2L_PORT_PINMUX(40, 0, 1)>, /* TxD */
+			 <RZG2L_PORT_PINMUX(40, 1, 1)>, /* RxD */
+			 <RZG2L_PORT_PINMUX(41, 0, 1)>, /* CTS# */
+			 <RZG2L_PORT_PINMUX(41, 1, 1)>; /* RTS# */
+	};
+
+	scif2_pins: scif2 {
+		pinmux = <RZG2L_PORT_PINMUX(48, 0, 1)>, /* TxD */
+			 <RZG2L_PORT_PINMUX(48, 1, 1)>, /* RxD */
+			 <RZG2L_PORT_PINMUX(48, 3, 1)>, /* CTS# */
+			 <RZG2L_PORT_PINMUX(48, 4, 1)>; /* RTS# */
+	};
+
+	sd1-pwr-en-hog {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(39, 2) GPIO_ACTIVE_HIGH>;
+		output-high;
+		line-name = "sd1_pwr_en";
+	};
+
+	sdhi1_pins: sd1 {
+		sd1_data {
+			pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
+			power-source = <3300>;
+		};
+
+		sd1_ctrl {
+			pins = "SD1_CLK", "SD1_CMD";
+			power-source = <3300>;
+		};
+
+		sd1_mux {
+			pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
+		};
+	};
+
+	sdhi1_pins_uhs: sd1_uhs {
+		sd1_data_uhs {
+			pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
+			power-source = <1800>;
+		};
+
+		sd1_ctrl_uhs {
+			pins = "SD1_CLK", "SD1_CMD";
+			power-source = <1800>;
+		};
+
+		sd1_mux_uhs {
+			pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>; /* SD1_CD */
+		};
+	};
+
+	sound_clk_pins: sound_clk {
+		pins = "AUDIO_CLK1", "AUDIO_CLK2";
+		input-enable;
+	};
+
+	spi1_pins: spi1 {
+		pinmux = <RZG2L_PORT_PINMUX(44, 0, 1)>, /* CK */
+			 <RZG2L_PORT_PINMUX(44, 1, 1)>, /* MOSI */
+			 <RZG2L_PORT_PINMUX(44, 2, 1)>, /* MISO */
+			 <RZG2L_PORT_PINMUX(44, 3, 1)>; /* SSL */
+	};
+
+	ssi0_pins: ssi0 {
+		pinmux = <RZG2L_PORT_PINMUX(45, 0, 1)>, /* BCK */
+			 <RZG2L_PORT_PINMUX(45, 1, 1)>, /* RCK */
+			 <RZG2L_PORT_PINMUX(45, 2, 1)>, /* TXD */
+			 <RZG2L_PORT_PINMUX(45, 3, 1)>; /* RXD */
+	};
+
+	ssi1_pins: ssi1 {
+		pinmux = <RZG2L_PORT_PINMUX(46, 0, 1)>, /* BCK */
+			 <RZG2L_PORT_PINMUX(46, 1, 1)>, /* RCK */
+			 <RZG2L_PORT_PINMUX(46, 2, 1)>, /* TXD */
+			 <RZG2L_PORT_PINMUX(46, 3, 1)>; /* RXD */
+	};
+
+	usb0_pins: usb0 {
+		pinmux = <RZG2L_PORT_PINMUX(4, 0, 1)>, /* VBUS */
+			 <RZG2L_PORT_PINMUX(5, 0, 1)>, /* OVC */
+			 <RZG2L_PORT_PINMUX(5, 1, 1)>; /* OTG_ID */
+	};
+
+	usb1_pins: usb1 {
+		pinmux = <RZG2L_PORT_PINMUX(42, 0, 1)>, /* VBUS */
+			 <RZG2L_PORT_PINMUX(42, 1, 1)>; /* OVC */
+	};
+
+};
diff --git a/arch/arm64/boot/dts/renesas/rzg2l-sr-som.dtsi b/arch/arm64/boot/dts/renesas/rzg2l-sr-som.dtsi
new file mode 100644
index 000000000000..9160f38c23ff
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2l-sr-som.dtsi
@@ -0,0 +1,573 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ/G2LC Solidrun SOM
+ *
+ * Copyright (C) 2021 Renesas Electronics Corp.
+ */
+
+/dts-v1/;
+/* RZ/G2L R9A07G044L2 SoC */
+#include "r9a07g044l2.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+/ {
+	aliases {
+    serial0 = &scif0;
+    serial1 = &scif1;
+    serial2 = &scif2;
+    serial3 = &scif3;
+    i2c0 = &i2c0;
+    i2c1 = &i2c1;
+    i2c3 = &i2c3;
+    mmc0 = &sdhi0;
+    mmc1 = &sdhi1;
+    ethernet0 = &eth0;
+    ethernet1 = &eth1;
+	};
+
+	chosen {
+		bootargs = "ignore_loglevel rw root=/dev/nfs ip=on";
+	};
+
+	memory@48000000 {
+		device_type = "memory";
+		/* first 128MB is reserved for secure area. */
+		reg = <0x0 0x48000000 0x0 0x38000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		global_cma: linux,cma@58000000 {
+			compatible = "shared-dma-pool";
+			linux,cma-default;
+			reusable;
+			reg = <0x0 0x58000000 0x0 0x10000000>;
+		};
+		mmp_reserved: linux,multimedia {
+			compatible = "shared-dma-pool";
+			reusable;
+			reg = <0x00000000 0x68000000 0x0 0x8000000>;
+		};
+	};
+
+	mmngr {
+		compatible = "renesas,mmngr";
+		memory-region = <&mmp_reserved>;
+	};
+
+	mmngrbuf {
+		compatible = "renesas,mmngrbuf";
+	};
+
+	vspm_if {
+		compatible = "renesas,vspm_if";
+	};
+
+	reg_1p8v: regulator0 {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-1.8V";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+	reg_3p3v: regulator1 {
+		compatible = "regulator-fixed";
+		regulator-name = "fixed-3.3V";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-boot-on;
+		regulator-always-on;
+	};
+
+  reg_1p1v: regulator-vdd-core {
+  		compatible = "regulator-fixed";
+  		regulator-name = "fixed-1.1V";
+  		regulator-min-microvolt = <1100000>;
+  		regulator-max-microvolt = <1100000>;
+  		regulator-boot-on;
+  		regulator-always-on;
+  	};
+
+	vccq_sdhi0: regulator-vccq-sdhi0 {
+		compatible = "regulator-gpio";
+
+		regulator-name = "SDHI0 VccQ";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <3300000>;
+		states = <3300000 1>, <1800000 0>;
+		regulator-boot-on;
+		//gpios = <&pinctrl RZG2L_GPIO(39, 0) GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+	};
+
+  chosen {
+    stdout-path = "serial0:115200n8";
+  };
+
+  usb0_vbus_otg: regulator-usb0-vbus-otg {
+    compatible = "regulator-fixed";
+    regulator-name = "USB0_VBUS_OTG";
+    regulator-min-microvolt = <5000000>;
+    regulator-max-microvolt = <5000000>;
+  };
+
+  usb1_vbus: regulator-usb1-vbus {
+    compatible = "regulator-fixed";
+    regulator-name = "USB1_VBUS";
+    regulator-min-microvolt = <5000000>;
+    regulator-max-microvolt = <5000000>;
+  };
+
+  vccq_sdhi1: regulator-vccq-sdhi1 {
+    compatible = "regulator-gpio";
+    regulator-name = "SDHI1 VccQ";
+    regulator-min-microvolt = <1800000>;
+    regulator-max-microvolt = <3300000>;
+    gpios-states = <1>;
+    states = <3300000 1>, <1800000 0>;
+  };
+
+  hdmi-out {
+    compatible = "hdmi-connector";
+    type = "d";
+
+    port {
+      hdmi_con_out: endpoint {
+        remote-endpoint = <&adv7535_out>;
+      };
+    };
+  };
+
+};
+
+&eth0 {
+	pinctrl-0 = <&eth0_pins>;
+	pinctrl-names = "default";
+	phy-handle = <&phy0>;
+	phy-mode = "rgmii-id";
+	status = "okay";
+
+	phy0: ethernet-phy@0 {
+		reg = <0>;
+/*
+		interrupt-parent = <&pinctrl>;
+		interrupts = <RZG2L_GPIO(27, 0) IRQ_TYPE_LEVEL_LOW>;
+*/
+	};
+};
+
+&eth1 {
+	pinctrl-0 = <&eth1_pins>;
+	pinctrl-names = "default";
+	phy-handle = <&phy1>;
+	phy-mode = "rgmii-id";
+	status = "okay";
+
+	phy1: ethernet-phy@0 {
+		reg = <0>;
+/*
+		interrupt-parent = <&pinctrl>;
+    interrupts = <RZG2L_GPIO(42, 4) IRQ_TYPE_LEVEL_LOW>;
+*/
+	};
+};
+
+&extal_clk {
+	clock-frequency = <24000000>;
+};
+
+&gpu {
+	mali-supply = <&reg_1p1v>;
+};
+
+&ostm1 {
+	status = "okay";
+};
+
+&ostm2 {
+	status = "okay";
+};
+
+&pinctrl {
+  eth0_pins: eth0 {
+    pinmux = <RZG2L_PORT_PINMUX(28, 1, 1)>, /* ET0_LINKSTA */
+       <RZG2L_PORT_PINMUX(27, 1, 1)>, /* ET0_MDC */
+       <RZG2L_PORT_PINMUX(28, 0, 1)>, /* ET0_MDIO */
+       <RZG2L_PORT_PINMUX(20, 0, 1)>, /* ET0_TXC */
+       <RZG2L_PORT_PINMUX(20, 1, 1)>, /* ET0_TX_CTL */
+       <RZG2L_PORT_PINMUX(20, 2, 1)>, /* ET0_TXD0 */
+       <RZG2L_PORT_PINMUX(21, 0, 1)>, /* ET0_TXD1 */
+       <RZG2L_PORT_PINMUX(21, 1, 1)>, /* ET0_TXD2 */
+       <RZG2L_PORT_PINMUX(22, 0, 1)>, /* ET0_TXD3 */
+       <RZG2L_PORT_PINMUX(24, 0, 1)>, /* ET0_RXC */
+       <RZG2L_PORT_PINMUX(24, 1, 1)>, /* ET0_RX_CTL */
+       <RZG2L_PORT_PINMUX(25, 0, 1)>, /* ET0_RXD0 */
+       <RZG2L_PORT_PINMUX(25, 1, 1)>, /* ET0_RXD1 */
+       <RZG2L_PORT_PINMUX(26, 0, 1)>, /* ET0_RXD2 */
+       <RZG2L_PORT_PINMUX(26, 1, 1)>; /* ET0_RXD3 */
+  };
+
+  eth1_pins: eth1 {
+    pinmux = <RZG2L_PORT_PINMUX(37, 2, 1)>, /* ET1_LINKSTA */
+       <RZG2L_PORT_PINMUX(37, 0, 1)>, /* ET1_MDC */
+       <RZG2L_PORT_PINMUX(37, 1, 1)>, /* ET1_MDIO */
+       <RZG2L_PORT_PINMUX(29, 0, 1)>, /* ET1_TXC */
+       <RZG2L_PORT_PINMUX(29, 1, 1)>, /* ET1_TX_CTL */
+       <RZG2L_PORT_PINMUX(30, 0, 1)>, /* ET1_TXD0 */
+       <RZG2L_PORT_PINMUX(30, 1, 1)>, /* ET1_TXD1 */
+       <RZG2L_PORT_PINMUX(31, 0, 1)>, /* ET1_TXD2 */
+       <RZG2L_PORT_PINMUX(31, 1, 1)>, /* ET1_TXD3 */
+       <RZG2L_PORT_PINMUX(33, 1, 1)>, /* ET1_RXC */
+       <RZG2L_PORT_PINMUX(34, 0, 1)>, /* ET1_RX_CTL */
+       <RZG2L_PORT_PINMUX(34, 1, 1)>, /* ET1_RXD0 */
+       <RZG2L_PORT_PINMUX(35, 0, 1)>, /* ET1_RXD1 */
+       <RZG2L_PORT_PINMUX(35, 1, 1)>, /* ET1_RXD2 */
+       <RZG2L_PORT_PINMUX(36, 0, 1)>; /* ET1_RXD3 */
+  };
+
+	gpio-sd0-pwr-en-hog {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(4, 1) GPIO_ACTIVE_LOW>;
+		output-high;
+		line-name = "gpio_sd0_pwr_en";
+	};
+
+	qspi0_pins: qspi0 {
+		qspi0-data {
+			pins = "QSPI0_IO0", "QSPI0_IO1", "QSPI0_IO2", "QSPI0_IO3";
+			power-source = <1800>;
+		};
+
+		qspi0-ctrl {
+			pins = "QSPI0_SPCLK", "QSPI0_SSL", "QSPI_RESET#";
+			power-source = <1800>;
+		};
+	};
+
+	/*
+	 * The below switch logic can be used to select the device between
+	 * eMMC and microSD, after setting GPIO_SD0_DEV_SEL to high in DT.
+	 * S3[1] should be at OFF position to enable eMMC
+	 * S3[1] should be at position ON to enable uSD card
+	 */
+
+	/*
+	 * TODO: implement device-selection for SolidRun SoM / Carrier
+	 *
+	 * gpio-sd0-dev-sel-hog {
+	 * 	gpio-hog;
+	 * 	gpios = <RZG2L_GPIO(22, 1) GPIO_ACTIVE_HIGH>;
+	 * 	output-high;
+	 * 	line-name = "gpio_sd0_dev_sel";
+	 * };
+	 */
+
+  /* BT_REG_ON*/
+  gpio-sd1-bt_reg_on {
+    gpio-hog;
+    gpios = <RZG2L_GPIO(23, 0) GPIO_ACTIVE_HIGH>;
+    output-high;
+    line-name = "gpio_sd1_bt_reg_on";
+  };
+
+	sdhi0_emmc_pins: sd0emmc {
+		sd0_emmc_data {
+			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3",
+			       "SD0_DATA4", "SD0_DATA5", "SD0_DATA6", "SD0_DATA7";
+			power-source = <1800>;
+		};
+
+		sd0_emmc_ctrl {
+			pins = "SD0_CLK", "SD0_CMD";
+			power-source = <1800>;
+		};
+
+		sd0_emmc_rst {
+			pins = "SD0_RST#";
+			power-source = <1800>;
+		};
+	};
+
+	sdhi0_pins: sd0 {
+		sd0_data {
+			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3";
+			power-source = <3300>;
+		};
+
+		sd0_ctrl {
+			pins = "SD0_CLK", "SD0_CMD";
+			power-source = <3300>;
+		};
+
+		sd0_mux {
+			pinmux = <RZG2L_PORT_PINMUX(47, 0, 2)>; /* SD0_CD */
+		};
+	};
+
+	sdhi0_pins_uhs: sd0_uhs {
+		sd0_data_uhs {
+			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3";
+			power-source = <1800>;
+		};
+
+		sd0_ctrl_uhs {
+			pins = "SD0_CLK", "SD0_CMD";
+			power-source = <1800>;
+		};
+
+		sd0_mux_uhs {
+      pinmux = <RZG2L_PORT_PINMUX(47, 0, 2)>; /* SD0_CD */
+		};
+	};
+};
+
+&sbc {
+	pinctrl-0 = <&qspi0_pins>;
+	pinctrl-names = "default";
+	status = "disabled";
+};
+
+#if (!SW_SD0_DEV_SEL)
+/* uSD */
+&sdhi0 {
+	pinctrl-0 = <&sdhi0_pins>;
+	pinctrl-1 = <&sdhi0_pins_uhs>;
+	pinctrl-names = "default", "state_uhs";
+
+	vmmc-supply = <&reg_3p3v>;
+	vqmmc-supply = <&vccq_sdhi0>;
+	bus-width = <4>;
+  max-frequency = <50000000>;
+	status = "okay";
+};
+#endif
+
+#if SW_SD0_DEV_SEL
+/* eMMC */
+&sdhi0 {
+	pinctrl-0 = <&sdhi0_emmc_pins>;
+	pinctrl-1 = <&sdhi0_emmc_pins>;
+	pinctrl-names = "default", "state_uhs";
+
+	vmmc-supply = <&reg_3p3v>;
+	vqmmc-supply = <&reg_1p8v>;
+	bus-width = <8>;
+	mmc-hs200-1_8v;
+	non-removable;
+	fixed-emmc-driver-type = <1>;
+	status = "okay";
+};
+#endif
+
+&vccq_sdhi1 {
+  /* WL_REG_ON (P23_1) */
+  gpios = <&pinctrl RZG2L_GPIO(23, 1) GPIO_ACTIVE_HIGH>;
+};
+
+/* WiFi - CYW43439 */
+&sdhi1 {
+  #address-cells = <1>;
+  #size-cells = <0>;
+	pinctrl-0 = <&sdhi1_pins>;
+	pinctrl-1 = <&sdhi1_pins_uhs>;
+	pinctrl-names = "default", "state_uhs";
+  status = "okay";
+
+  /*
+  cap-power-off-card;
+  pm-ignore-notify;
+  keep-power-in-suspend;
+  */
+  non-removable;
+	vmmc-supply = <&reg_3p3v>;
+	vqmmc-supply = <&vccq_sdhi1>;
+	bus-width = <4>;
+  max-frequency = <50000000>;
+  fsl,delay-line = <12>;
+  keep-power-in-suspend;
+
+  brcmf: wifi@1 {
+          reg = <1>;
+          compatible = "brcm,bcm4329-fmac";
+  };
+};
+
+&wdt0 {
+	status = "okay";
+	timeout-sec = <60>;
+};
+
+&wdt1 {
+	status = "okay";
+	timeout-sec = <60>;
+};
+
+&wdt2 {
+	status = "okay";
+	timeout-sec = <60>;
+};
+
+&ehci0 {
+	memory-region = <&global_cma>;
+};
+
+&ohci0 {
+	memory-region = <&global_cma>;
+};
+
+&ehci1 {
+	memory-region = <&global_cma>;
+};
+
+&ohci1 {
+	memory-region = <&global_cma>;
+};
+
+&canfd {
+	status = "disabled";
+};
+
+&ehci0 {
+	dr_mode = "otg";
+	status = "okay";
+};
+
+&ehci1 {
+	status = "okay";
+};
+
+&hsusb {
+	dr_mode = "otg";
+	status = "okay";
+};
+
+&i2c0 {
+	pinctrl-0 = <&i2c0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+
+	/* EEPROM CAT24AA01TDI-GT3 1-kb (128 B x 8)  */
+	eeprom: eeprom@50 {
+		compatible = "atmel,24c02";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+
+};
+
+&i2c1 {
+	pinctrl-0 = <&i2c1_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&i2c3 {
+	pinctrl-0 = <&i2c3_pins>;
+	pinctrl-names = "default";
+	clock-frequency = <400000>;
+
+	status = "okay";
+
+	pmic: raa215300@12 {
+		compatible = "renesas,raa215300";
+		reg = <0x12>;
+
+		rtc-enable;
+	};
+
+	rtc: isl1208@6f {
+		compatible = "isil,isl1208";
+		reg = <0x6f>;
+
+		//external-oscillator;
+	};
+
+
+
+};
+
+&ohci0 {
+	dr_mode = "otg";
+	status = "okay";
+};
+
+&ohci1 {
+	status = "okay";
+};
+
+&phyrst {
+	status = "okay";
+};
+
+&scif0 {
+	pinctrl-0 = <&scif0_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&scif1 {
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&scif2 {
+	pinctrl-0 = <&scif2_pins>;
+	pinctrl-names = "default";
+	uart-has-rtscts;
+	status = "okay";
+
+  bluetooth {
+    pinctrl-names = "default";
+    compatible = "brcm,bcm43439-bt";
+    //host-wakeup-gpios = <&gpio1 28 0>;
+    max-speed = <4000000>;
+  };
+};
+
+&spi1 {
+	pinctrl-0 = <&spi1_pins>;
+	pinctrl-names = "default";
+	dmas = <&dmac 0x2e99>, <&dmac 0x2e9a>;
+	dma-names = "tx", "rx";
+
+	status = "okay";
+};
+
+&usb2_phy0 {
+	pinctrl-0 = <&usb0_pins>;
+	pinctrl-names = "default";
+
+	vbus-supply = <&usb0_vbus_otg>;
+	status = "okay";
+};
+
+&usb2_phy1 {
+	pinctrl-0 = <&usb1_pins>;
+	pinctrl-names = "default";
+  vbus-supply = <&usb1_vbus>;
+	status = "okay";
+};
+
+&du {
+	status = "okay";
+};
+
+&dsi0 {
+	status = "okay";
+};
+
+&cru {
+	status = "okay";
+};
+
+&mtu3 {
+	status = "okay";
+};
-- 
2.25.1

