{
    "DESIGN_NAME": "user_project_wb_wrapper",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_PERIOD": 25,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/user_project_wb_wrapper.v",
        "dir::../../verilog/rtl/user_project.v",
        "dir::../../verilog/rtl/wb_interconnect.v",
        "dir::../../verilog/rtl/periph/i3c_controller.v",
        "dir::../../verilog/rtl/periph/CF_SPI_WB.v",
        "dir::../../verilog/rtl/periph/CF_SPI.v",
        "dir::../../verilog/rtl/periph/spi_master.v",
        "dir::../../verilog/rtl/periph/EF_GPIO8_WB.v",
        "dir::../../verilog/rtl/periph/EF_GPIO8.v",
        "dir::../../verilog/rtl/periph/cf_util_lib.v",
        "dir::../../verilog/rtl/periph/aucohl_lib.v"
    ],
    "FP_CORE_UTIL": 40
}