Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Oct  4 00:34:14 2023
| Host         : kimberlychan-hpomen running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpt -pb plasma_nn_wrapper_fixpt_fil_timing_summary_routed.pb -rpx plasma_nn_wrapper_fixpt_fil_timing_summary_routed.rpx -warn_on_violation
| Design       : plasma_nn_wrapper_fixpt_fil
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -43.329    -1535.869                     38                 2861        0.048        0.000                      0                 2861        2.000        0.000                       0                  1358  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
TCK                   {0.000 7.576}        15.152          65.998          
sysclk                {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                         5.692        0.000                      0                  943        0.080        0.000                      0                  943        6.596        0.000                       0                   508  
sysclk                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -43.329    -1535.869                     38                 1918        0.048        0.000                      0                 1918       18.750        0.000                       0                   846  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack        5.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 2.548ns (29.500%)  route 6.089ns (70.500%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns = ( 18.624 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.313     7.481    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X41Y134        LUT4 (Prop_lut4_I3_O)        0.352     7.833 r  u_jtag_mac/FSM_onehot_cs[8]_i_3/O
                         net (fo=3, routed)           0.832     8.664    u_jtag_mac/FSM_onehot_cs[8]_i_3_n_0
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.360     9.024 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.826     9.850    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X43Y135        LUT5 (Prop_lut5_I0_O)        0.326    10.176 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.176    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X43Y135        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.540 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.968    11.509    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X44Y135        LUT4 (Prop_lut4_I0_O)        0.402    11.911 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.693    12.603    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X42Y134        FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.650    18.624    u_jtag_mac/TCK_BUFG
    SLICE_X42Y134        FDRE                                         r  u_jtag_mac/sm_cnt_reg[4]/C
                         clock pessimism              0.434    19.058    
                         clock uncertainty           -0.035    19.023    
    SLICE_X42Y134        FDRE (Setup_fdre_C_R)       -0.727    18.296    u_jtag_mac/sm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.296    
                         arrival time                         -12.603    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.644ns  (logic 2.548ns (29.479%)  route 6.096ns (70.521%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 18.625 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.313     7.481    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X41Y134        LUT4 (Prop_lut4_I3_O)        0.352     7.833 r  u_jtag_mac/FSM_onehot_cs[8]_i_3/O
                         net (fo=3, routed)           0.832     8.664    u_jtag_mac/FSM_onehot_cs[8]_i_3_n_0
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.360     9.024 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.826     9.850    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X43Y135        LUT5 (Prop_lut5_I0_O)        0.326    10.176 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.176    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X43Y135        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.540 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.968    11.509    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X44Y135        LUT4 (Prop_lut4_I0_O)        0.402    11.911 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.699    12.610    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X40Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.651    18.625    u_jtag_mac/TCK_BUFG
    SLICE_X40Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[1]/C
                         clock pessimism              0.434    19.059    
                         clock uncertainty           -0.035    19.024    
    SLICE_X40Y135        FDRE (Setup_fdre_C_R)       -0.632    18.392    u_jtag_mac/sm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -12.610    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.548ns (29.637%)  route 6.049ns (70.363%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 18.625 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.313     7.481    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X41Y134        LUT4 (Prop_lut4_I3_O)        0.352     7.833 r  u_jtag_mac/FSM_onehot_cs[8]_i_3/O
                         net (fo=3, routed)           0.832     8.664    u_jtag_mac/FSM_onehot_cs[8]_i_3_n_0
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.360     9.024 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.826     9.850    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X43Y135        LUT5 (Prop_lut5_I0_O)        0.326    10.176 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.176    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X43Y135        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.540 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.968    11.509    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X44Y135        LUT4 (Prop_lut4_I0_O)        0.402    11.911 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.653    12.563    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.651    18.625    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[2]/C
                         clock pessimism              0.493    19.118    
                         clock uncertainty           -0.035    19.083    
    SLICE_X39Y135        FDRE (Setup_fdre_C_R)       -0.632    18.451    u_jtag_mac/sm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/sm_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 2.548ns (29.637%)  route 6.049ns (70.363%))
  Logic Levels:           6  (CARRY4=1 LUT4=3 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns = ( 18.625 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 f  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 f  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.313     7.481    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X41Y134        LUT4 (Prop_lut4_I3_O)        0.352     7.833 r  u_jtag_mac/FSM_onehot_cs[8]_i_3/O
                         net (fo=3, routed)           0.832     8.664    u_jtag_mac/FSM_onehot_cs[8]_i_3_n_0
    SLICE_X44Y134        LUT4 (Prop_lut4_I0_O)        0.360     9.024 r  u_jtag_mac/sm_cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.826     9.850    u_jtag_mac/sm_cnt1_carry__0_i_2_n_0
    SLICE_X43Y135        LUT5 (Prop_lut5_I0_O)        0.326    10.176 r  u_jtag_mac/sm_cnt1_carry__0_i_1/O
                         net (fo=1, routed)           0.000    10.176    u_jtag_mac/sm_cnt1_carry__0_i_1_n_0
    SLICE_X43Y135        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    10.540 r  u_jtag_mac/sm_cnt1_carry__0/CO[0]
                         net (fo=2, routed)           0.968    11.509    u_jtag_mac/sm_cnt1_carry__0_n_3
    SLICE_X44Y135        LUT4 (Prop_lut4_I0_O)        0.402    11.911 r  u_jtag_mac/sm_cnt[4]_i_1/O
                         net (fo=4, routed)           0.653    12.563    u_jtag_mac/sm_cnt[4]_i_1_n_0
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.651    18.625    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
                         clock pessimism              0.493    19.118    
                         clock uncertainty           -0.035    19.083    
    SLICE_X39Y135        FDRE (Setup_fdre_C_R)       -0.632    18.451    u_jtag_mac/sm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.451    
                         arrival time                         -12.563    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_rd_len_sft_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 1.164ns (13.191%)  route 7.660ns (86.809%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.477ns = ( 18.629 - 15.152 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.647     3.771    u_jtag_mac/TCK_BUFG
    SLICE_X32Y83         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.518     4.289 f  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=18, routed)          3.448     7.737    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X41Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.861 r  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.610     8.471    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X42Y133        LUT6 (Prop_lut6_I4_O)        0.124     8.595 f  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           0.829     9.424    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X42Y135        LUT6 (Prop_lut6_I5_O)        0.124     9.548 f  u_jtag_mac/act_rd_len[12]_i_4/O
                         net (fo=1, routed)           0.582    10.130    u_jtag_mac/act_rd_len[12]_i_4_n_0
    SLICE_X44Y136        LUT6 (Prop_lut6_I1_O)        0.124    10.254 r  u_jtag_mac/act_rd_len[12]_i_1/O
                         net (fo=26, routed)          1.235    11.489    u_jtag_mac/u_post_chif_fifo/act_rd_len0
    SLICE_X42Y140        LUT5 (Prop_lut5_I3_O)        0.150    11.639 r  u_jtag_mac/u_post_chif_fifo/act_rd_len_sft[9]_i_1/O
                         net (fo=1, routed)           0.956    12.595    u_jtag_mac/u_post_chif_fifo_n_13
    SLICE_X42Y142        FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.655    18.629    u_jtag_mac/TCK_BUFG
    SLICE_X42Y142        FDRE                                         r  u_jtag_mac/act_rd_len_sft_reg[9]/C
                         clock pessimism              0.316    18.945    
                         clock uncertainty           -0.035    18.910    
    SLICE_X42Y142        FDRE (Setup_fdre_C_D)       -0.285    18.625    u_jtag_mac/act_rd_len_sft_reg[9]
  -------------------------------------------------------------------
                         required time                         18.625    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 1.442ns (16.933%)  route 7.074ns (83.067%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 18.627 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 r  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.752     7.920    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326     8.246 r  u_jtag_mac/ver_output_reg[17]_i_4/O
                         net (fo=18, routed)          0.852     9.097    u_jtag_mac/ver_output_reg[17]_i_4_n_0
    SLICE_X44Y135        LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  u_jtag_mac/act_rd_cnt[15]_i_8/O
                         net (fo=2, routed)           0.751     9.972    u_jtag_mac/act_rd_cnt[15]_i_8_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=14, routed)          1.386    11.482    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.606 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.875    12.482    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.653    18.627    u_jtag_mac/TCK_BUFG
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[12]/C
                         clock pessimism              0.434    19.061    
                         clock uncertainty           -0.035    19.026    
    SLICE_X41Y138        FDRE (Setup_fdre_C_R)       -0.429    18.597    u_jtag_mac/ver_act_rd_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 1.442ns (16.933%)  route 7.074ns (83.067%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 18.627 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 r  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.752     7.920    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326     8.246 r  u_jtag_mac/ver_output_reg[17]_i_4/O
                         net (fo=18, routed)          0.852     9.097    u_jtag_mac/ver_output_reg[17]_i_4_n_0
    SLICE_X44Y135        LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  u_jtag_mac/act_rd_cnt[15]_i_8/O
                         net (fo=2, routed)           0.751     9.972    u_jtag_mac/act_rd_cnt[15]_i_8_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=14, routed)          1.386    11.482    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.606 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.875    12.482    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.653    18.627    u_jtag_mac/TCK_BUFG
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[13]/C
                         clock pessimism              0.434    19.061    
                         clock uncertainty           -0.035    19.026    
    SLICE_X41Y138        FDRE (Setup_fdre_C_R)       -0.429    18.597    u_jtag_mac/ver_act_rd_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 1.442ns (16.933%)  route 7.074ns (83.067%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 18.627 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 r  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.752     7.920    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326     8.246 r  u_jtag_mac/ver_output_reg[17]_i_4/O
                         net (fo=18, routed)          0.852     9.097    u_jtag_mac/ver_output_reg[17]_i_4_n_0
    SLICE_X44Y135        LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  u_jtag_mac/act_rd_cnt[15]_i_8/O
                         net (fo=2, routed)           0.751     9.972    u_jtag_mac/act_rd_cnt[15]_i_8_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=14, routed)          1.386    11.482    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.606 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.875    12.482    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.653    18.627    u_jtag_mac/TCK_BUFG
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[14]/C
                         clock pessimism              0.434    19.061    
                         clock uncertainty           -0.035    19.026    
    SLICE_X41Y138        FDRE (Setup_fdre_C_R)       -0.429    18.597    u_jtag_mac/ver_act_rd_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 u_jtag_mac/sm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/ver_act_rd_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 1.442ns (16.933%)  route 7.074ns (83.067%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 18.627 - 15.152 ) 
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.842     3.966    u_jtag_mac/TCK_BUFG
    SLICE_X39Y135        FDRE                                         r  u_jtag_mac/sm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y135        FDRE (Prop_fdre_C_Q)         0.419     4.385 r  u_jtag_mac/sm_cnt_reg[3]/Q
                         net (fo=17, routed)          1.458     5.843    u_jtag_mac/sm_cnt_reg_n_0_[3]
    SLICE_X44Y136        LUT5 (Prop_lut5_I3_O)        0.325     6.168 r  u_jtag_mac/FSM_onehot_cs[10]_i_2/O
                         net (fo=19, routed)          1.752     7.920    u_jtag_mac/FSM_onehot_cs[10]_i_2_n_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.326     8.246 r  u_jtag_mac/ver_output_reg[17]_i_4/O
                         net (fo=18, routed)          0.852     9.097    u_jtag_mac/ver_output_reg[17]_i_4_n_0
    SLICE_X44Y135        LUT2 (Prop_lut2_I1_O)        0.124     9.221 r  u_jtag_mac/act_rd_cnt[15]_i_8/O
                         net (fo=2, routed)           0.751     9.972    u_jtag_mac/act_rd_cnt[15]_i_8_n_0
    SLICE_X42Y134        LUT6 (Prop_lut6_I5_O)        0.124    10.096 r  u_jtag_mac/act_rd_cnt[15]_i_5/O
                         net (fo=14, routed)          1.386    11.482    u_jtag_mac/act_rd_cnt[15]_i_5_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.606 r  u_jtag_mac/ver_act_rd_cnt[15]_i_1/O
                         net (fo=15, routed)          0.875    12.482    u_jtag_mac/ver_act_rd_cnt[15]_i_1_n_0
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.653    18.627    u_jtag_mac/TCK_BUFG
    SLICE_X41Y138        FDRE                                         r  u_jtag_mac/ver_act_rd_cnt_reg[15]/C
                         clock pessimism              0.434    19.061    
                         clock uncertainty           -0.035    19.026    
    SLICE_X41Y138        FDRE (Setup_fdre_C_R)       -0.429    18.597    u_jtag_mac/ver_act_rd_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         18.597    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 u_jtag_mac/data_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/act_wr_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.152ns  (TCK rise@15.152ns - TCK rise@0.000ns)
  Data Path Delay:        8.367ns  (logic 1.372ns (16.399%)  route 6.995ns (83.601%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 18.626 - 15.152 ) 
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           2.023     2.023    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.124 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.647     3.771    u_jtag_mac/TCK_BUFG
    SLICE_X32Y83         FDRE                                         r  u_jtag_mac/data_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.518     4.289 r  u_jtag_mac/data_buffer_reg[8]/Q
                         net (fo=18, routed)          3.448     7.737    u_jtag_mac/pre_chif_fifo_din[0]
    SLICE_X41Y133        LUT2 (Prop_lut2_I0_O)        0.124     7.861 f  u_jtag_mac/FSM_onehot_cs[11]_i_3/O
                         net (fo=2, routed)           0.610     8.471    u_jtag_mac/FSM_onehot_cs[11]_i_3_n_0
    SLICE_X42Y133        LUT6 (Prop_lut6_I4_O)        0.124     8.595 r  u_jtag_mac/FSM_onehot_cs[13]_i_2/O
                         net (fo=5, routed)           0.831     9.426    u_jtag_mac/FSM_onehot_cs[13]_i_2_n_0
    SLICE_X42Y135        LUT6 (Prop_lut6_I0_O)        0.124     9.550 r  u_jtag_mac/act_rd_cnt[15]_i_6/O
                         net (fo=4, routed)           0.612    10.162    u_jtag_mac/act_rd_cnt[15]_i_6_n_0
    SLICE_X44Y135        LUT3 (Prop_lut3_I0_O)        0.150    10.312 r  u_jtag_mac/act_rd_cnt[15]_i_3/O
                         net (fo=6, routed)           0.704    11.016    u_jtag_mac/act_rd_cnt[15]_i_3_n_0
    SLICE_X42Y136        LUT6 (Prop_lut6_I3_O)        0.332    11.348 r  u_jtag_mac/act_wr_cnt[15]_i_1/O
                         net (fo=15, routed)          0.790    12.138    u_jtag_mac/act_wr_cnt[15]_i_1_n_0
    SLICE_X38Y137        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       15.152    15.152 r  
    BSCAN_X0Y0           BSCANE2                      0.000    15.152 r  u_BSCANE2/TCK
                         net (fo=1, routed)           1.731    16.883    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.974 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         1.652    18.626    u_jtag_mac/TCK_BUFG
    SLICE_X38Y137        FDRE                                         r  u_jtag_mac/act_wr_cnt_reg[10]/C
                         clock pessimism              0.316    18.942    
                         clock uncertainty           -0.035    18.907    
    SLICE_X38Y137        FDRE (Setup_fdre_C_R)       -0.524    18.383    u_jtag_mac/act_wr_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  6.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_jtag_mac/data_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.170%)  route 0.266ns (61.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.638     1.468    u_jtag_mac/TCK_BUFG
    SLICE_X32Y135        FDRE                                         r  u_jtag_mac/data_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y135        FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u_jtag_mac/data_buffer_reg[5]/Q
                         net (fo=4, routed)           0.266     1.898    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y52         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.946     1.901    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.380     1.522    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.818    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.937%)  route 0.178ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.637     1.467    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X34Y133        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y133        FDRE (Prop_fdre_C_Q)         0.164     1.631 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.178     1.809    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]
    RAMB18_X2Y52         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.946     1.901    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.363     1.539    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.722    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/cs_d2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.635     1.465    u_jtag_mac/TCK_BUFG
    SLICE_X49Y135        FDRE                                         r  u_jtag_mac/cs_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_jtag_mac/cs_d2_reg[8]/Q
                         net (fo=1, routed)           0.056     1.662    u_jtag_mac/cs_d2[8]
    SLICE_X49Y135        FDRE                                         r  u_jtag_mac/cs_d3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.907     1.862    u_jtag_mac/TCK_BUFG
    SLICE_X49Y135        FDRE                                         r  u_jtag_mac/cs_d3_reg[8]/C
                         clock pessimism             -0.397     1.465    
    SLICE_X49Y135        FDRE (Hold_fdre_C_D)         0.076     1.541    u_jtag_mac/cs_d3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.578     1.408    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y54         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.605    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X31Y54         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.846     1.801    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y54         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.393     1.408    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.076     1.484    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.576     1.406    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y52         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     1.603    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X27Y52         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.846     1.801    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y52         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.395     1.406    
    SLICE_X27Y52         FDRE (Hold_fdre_C_D)         0.076     1.482    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.638     1.468    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X33Y135        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y135        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.665    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X33Y135        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.908     1.863    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X33Y135        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.395     1.468    
    SLICE_X33Y135        FDRE (Hold_fdre_C_D)         0.075     1.543    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.638     1.468    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y136        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.665    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X33Y136        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.908     1.863    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X33Y136        FDRE                                         r  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.395     1.468    
    SLICE_X33Y136        FDRE (Hold_fdre_C_D)         0.075     1.543    u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/cs_d2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/cs_d3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.635     1.465    u_jtag_mac/TCK_BUFG
    SLICE_X49Y135        FDRE                                         r  u_jtag_mac/cs_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.606 r  u_jtag_mac/cs_d2_reg[6]/Q
                         net (fo=1, routed)           0.056     1.662    u_jtag_mac/cs_d2[6]
    SLICE_X49Y135        FDRE                                         r  u_jtag_mac/cs_d3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.907     1.862    u_jtag_mac/TCK_BUFG
    SLICE_X49Y135        FDRE                                         r  u_jtag_mac/cs_d3_reg[6]/C
                         clock pessimism             -0.397     1.465    
    SLICE_X49Y135        FDRE (Hold_fdre_C_D)         0.075     1.540    u_jtag_mac/cs_d3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.640     1.470    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y143        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.667    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X47Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.912     1.867    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X47Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.397     1.470    
    SLICE_X47Y143        FDRE (Hold_fdre_C_D)         0.075     1.545    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Destination:            u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@7.576ns period=15.152ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.804     0.804    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.578     1.408    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y54         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     1.605    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X31Y54         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_BSCANE2/TCK
                         net (fo=1, routed)           0.926     0.926    TCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.955 r  TCK_BUFG_inst/O
                         net (fo=507, routed)         0.846     1.801    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X31Y54         FDRE                                         r  u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.393     1.408    
    SLICE_X31Y54         FDRE (Hold_fdre_C_D)         0.075     1.483    u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 7.576 }
Period(ns):         15.152
Sources:            { u_BSCANE2/TCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y28   u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.152      12.576     RAMB36_X2Y10   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.152      12.576     RAMB18_X2Y52   u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.152      12.997     BUFGCTRL_X0Y0  TCK_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         15.152      14.152     SLICE_X40Y134  u_jtag_mac/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X45Y136  u_jtag_mac/FSM_onehot_cs_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X41Y133  u_jtag_mac/FSM_onehot_cs_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X40Y134  u_jtag_mac/FSM_onehot_cs_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X42Y133  u_jtag_mac/FSM_onehot_cs_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.152      14.152     SLICE_X45Y136  u_jtag_mac/FSM_onehot_cs_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X26Y76   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y147  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X26Y76   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y147  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X45Y136  u_jtag_mac/FSM_onehot_cs_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X45Y136  u_jtag_mac/FSM_onehot_cs_reg[14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y147  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X42Y147  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X26Y76   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X34Y131  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.576       6.596      SLICE_X26Y76   u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.576       7.076      SLICE_X33Y132  u_jtag_mac/data_buffer_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.576       7.076      SLICE_X34Y132  u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           38  Failing Endpoints,  Worst Slack      -43.329ns,  Total Violation    -1535.869ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -43.329ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        82.705ns  (logic 43.715ns (52.857%)  route 38.990ns (47.144%))
  Logic Levels:           108  (CARRY4=70 DSP48E1=3 LUT1=3 LUT2=10 LUT3=12 LUT4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.078    63.441    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.332    63.773 r  mem_reg_0_15_24_29_i_1102/O
                         net (fo=1, routed)           0.000    63.773    mem_reg_0_15_24_29_i_1102_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.323 r  mem_reg_0_15_24_29_i_764/CO[3]
                         net (fo=1, routed)           0.000    64.323    mem_reg_0_15_24_29_i_764_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.562 r  mem_reg_0_15_24_29_i_761/O[2]
                         net (fo=2, routed)           0.959    65.520    mem_reg_0_15_24_29_i_761_n_5
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.331    65.851 r  mem_reg_0_15_24_29_i_496/O
                         net (fo=2, routed)           0.819    66.670    mem_reg_0_15_24_29_i_496_n_0
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.331    67.001 r  mem_reg_0_15_24_29_i_500/O
                         net (fo=1, routed)           0.000    67.001    mem_reg_0_15_24_29_i_500_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.377 r  mem_reg_0_15_24_29_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.377    mem_reg_0_15_24_29_i_303_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.616 r  mem_reg_0_15_24_29_i_449/O[2]
                         net (fo=2, routed)           1.031    68.647    mem_reg_0_15_24_29_i_449_n_5
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.330    68.977 r  mem_reg_0_15_24_29_i_275/O
                         net (fo=2, routed)           0.679    69.657    mem_reg_0_15_24_29_i_275_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I3_O)        0.331    69.988 r  mem_reg_0_15_24_29_i_279/O
                         net (fo=1, routed)           0.000    69.988    mem_reg_0_15_24_29_i_279_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.364 r  mem_reg_0_15_24_29_i_166/CO[3]
                         net (fo=1, routed)           0.000    70.364    mem_reg_0_15_24_29_i_166_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.687 r  mem_reg_0_15_24_29_i_206/O[1]
                         net (fo=1, routed)           0.777    71.463    mem_reg_0_15_24_29_i_206_n_6
    SLICE_X43Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    72.349 r  mem_reg_0_15_24_29_i_124/O[2]
                         net (fo=2, routed)           0.612    72.961    mem_reg_0_15_24_29_i_124_n_5
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.302    73.263 r  mem_reg_0_15_30_35_i_51/O
                         net (fo=1, routed)           0.000    73.263    mem_reg_0_15_30_35_i_51_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.813 r  mem_reg_0_15_30_35_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.813    mem_reg_0_15_30_35_i_31_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.147 r  mem_reg_0_15_30_35_i_34/O[1]
                         net (fo=3, routed)           1.195    75.342    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/y1_280_out_4[13]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.303    75.645 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_21/O
                         net (fo=1, routed)           0.339    75.983    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_21_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    76.379 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.379    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_12_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    76.598 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_10/O[0]
                         net (fo=1, routed)           0.625    77.224    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1_0[0]
    SLICE_X59Y109        LUT2 (Prop_lut2_I1_O)        0.295    77.519 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_6/O
                         net (fo=1, routed)           0.000    77.519    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_6_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    78.066 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1/O[2]
                         net (fo=1, routed)           0.903    78.969    u_dut/u_plasma_nn_wrapper_fixpt/y1_22[34]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    79.695 f  mem_reg_0_15_36_41_i_7/O[1]
                         net (fo=2, routed)           0.688    80.382    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_2_0[1]
    SLICE_X54Y116        LUT1 (Prop_lut1_I0_O)        0.303    80.685 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_9/O
                         net (fo=1, routed)           0.000    80.685    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_9_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    81.263 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_2/O[2]
                         net (fo=1, routed)           0.478    81.741    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/DIA1
    SLICE_X54Y119        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.699    38.554    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/WCLK
    SLICE_X54Y119        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1/CLK
                         clock pessimism              0.453    39.007    
                         clock uncertainty           -0.160    38.847    
    SLICE_X54Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.435    38.412    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.412    
                         arrival time                         -81.741    
  -------------------------------------------------------------------
                         slack                                -43.329    

Slack (VIOLATED) :        -43.026ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        82.494ns  (logic 43.367ns (52.570%)  route 39.127ns (47.430%))
  Logic Levels:           108  (CARRY4=70 DSP48E1=3 LUT1=3 LUT2=10 LUT3=12 LUT4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.078    63.441    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.332    63.773 r  mem_reg_0_15_24_29_i_1102/O
                         net (fo=1, routed)           0.000    63.773    mem_reg_0_15_24_29_i_1102_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.323 r  mem_reg_0_15_24_29_i_764/CO[3]
                         net (fo=1, routed)           0.000    64.323    mem_reg_0_15_24_29_i_764_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.562 r  mem_reg_0_15_24_29_i_761/O[2]
                         net (fo=2, routed)           0.959    65.520    mem_reg_0_15_24_29_i_761_n_5
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.331    65.851 r  mem_reg_0_15_24_29_i_496/O
                         net (fo=2, routed)           0.819    66.670    mem_reg_0_15_24_29_i_496_n_0
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.331    67.001 r  mem_reg_0_15_24_29_i_500/O
                         net (fo=1, routed)           0.000    67.001    mem_reg_0_15_24_29_i_500_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.377 r  mem_reg_0_15_24_29_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.377    mem_reg_0_15_24_29_i_303_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.616 r  mem_reg_0_15_24_29_i_449/O[2]
                         net (fo=2, routed)           1.031    68.647    mem_reg_0_15_24_29_i_449_n_5
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.330    68.977 r  mem_reg_0_15_24_29_i_275/O
                         net (fo=2, routed)           0.679    69.657    mem_reg_0_15_24_29_i_275_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I3_O)        0.331    69.988 r  mem_reg_0_15_24_29_i_279/O
                         net (fo=1, routed)           0.000    69.988    mem_reg_0_15_24_29_i_279_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.364 r  mem_reg_0_15_24_29_i_166/CO[3]
                         net (fo=1, routed)           0.000    70.364    mem_reg_0_15_24_29_i_166_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.687 r  mem_reg_0_15_24_29_i_206/O[1]
                         net (fo=1, routed)           0.777    71.463    mem_reg_0_15_24_29_i_206_n_6
    SLICE_X43Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    72.349 r  mem_reg_0_15_24_29_i_124/O[2]
                         net (fo=2, routed)           0.612    72.961    mem_reg_0_15_24_29_i_124_n_5
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.302    73.263 r  mem_reg_0_15_30_35_i_51/O
                         net (fo=1, routed)           0.000    73.263    mem_reg_0_15_30_35_i_51_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.813 r  mem_reg_0_15_30_35_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.813    mem_reg_0_15_30_35_i_31_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.147 r  mem_reg_0_15_30_35_i_34/O[1]
                         net (fo=3, routed)           1.195    75.342    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/y1_280_out_4[13]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.303    75.645 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_21/O
                         net (fo=1, routed)           0.339    75.983    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_21_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    76.379 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.379    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_12_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    76.598 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_10/O[0]
                         net (fo=1, routed)           0.625    77.224    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1_0[0]
    SLICE_X59Y109        LUT2 (Prop_lut2_I1_O)        0.295    77.519 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_6/O
                         net (fo=1, routed)           0.000    77.519    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_6_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    78.066 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1/O[2]
                         net (fo=1, routed)           0.903    78.969    u_dut/u_plasma_nn_wrapper_fixpt/y1_22[34]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    79.695 f  mem_reg_0_15_36_41_i_7/O[1]
                         net (fo=2, routed)           0.688    80.382    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_2_0[1]
    SLICE_X54Y116        LUT1 (Prop_lut1_I0_O)        0.303    80.685 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_9/O
                         net (fo=1, routed)           0.000    80.685    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_9_n_0
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    80.915 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_2/O[1]
                         net (fo=1, routed)           0.615    81.530    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/DIA0
    SLICE_X54Y119        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.699    38.554    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/WCLK
    SLICE_X54Y119        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA/CLK
                         clock pessimism              0.453    39.007    
                         clock uncertainty           -0.160    38.847    
    SLICE_X54Y119        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.343    38.504    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -81.530    
  -------------------------------------------------------------------
                         slack                                -43.026    

Slack (VIOLATED) :        -42.821ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        82.217ns  (logic 43.208ns (52.554%)  route 39.009ns (47.446%))
  Logic Levels:           107  (CARRY4=70 DSP48E1=3 LUT1=2 LUT2=10 LUT3=12 LUT4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.078    63.441    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.332    63.773 r  mem_reg_0_15_24_29_i_1102/O
                         net (fo=1, routed)           0.000    63.773    mem_reg_0_15_24_29_i_1102_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.323 r  mem_reg_0_15_24_29_i_764/CO[3]
                         net (fo=1, routed)           0.000    64.323    mem_reg_0_15_24_29_i_764_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.562 r  mem_reg_0_15_24_29_i_761/O[2]
                         net (fo=2, routed)           0.959    65.520    mem_reg_0_15_24_29_i_761_n_5
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.331    65.851 r  mem_reg_0_15_24_29_i_496/O
                         net (fo=2, routed)           0.819    66.670    mem_reg_0_15_24_29_i_496_n_0
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.331    67.001 r  mem_reg_0_15_24_29_i_500/O
                         net (fo=1, routed)           0.000    67.001    mem_reg_0_15_24_29_i_500_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.377 r  mem_reg_0_15_24_29_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.377    mem_reg_0_15_24_29_i_303_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.616 r  mem_reg_0_15_24_29_i_449/O[2]
                         net (fo=2, routed)           1.031    68.647    mem_reg_0_15_24_29_i_449_n_5
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.330    68.977 r  mem_reg_0_15_24_29_i_275/O
                         net (fo=2, routed)           0.679    69.657    mem_reg_0_15_24_29_i_275_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I3_O)        0.331    69.988 r  mem_reg_0_15_24_29_i_279/O
                         net (fo=1, routed)           0.000    69.988    mem_reg_0_15_24_29_i_279_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.364 r  mem_reg_0_15_24_29_i_166/CO[3]
                         net (fo=1, routed)           0.000    70.364    mem_reg_0_15_24_29_i_166_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.687 r  mem_reg_0_15_24_29_i_206/O[1]
                         net (fo=1, routed)           0.777    71.463    mem_reg_0_15_24_29_i_206_n_6
    SLICE_X43Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    72.349 r  mem_reg_0_15_24_29_i_124/O[2]
                         net (fo=2, routed)           0.612    72.961    mem_reg_0_15_24_29_i_124_n_5
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.302    73.263 r  mem_reg_0_15_30_35_i_51/O
                         net (fo=1, routed)           0.000    73.263    mem_reg_0_15_30_35_i_51_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.813 r  mem_reg_0_15_30_35_i_31/CO[3]
                         net (fo=1, routed)           0.000    73.813    mem_reg_0_15_30_35_i_31_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.147 r  mem_reg_0_15_30_35_i_34/O[1]
                         net (fo=3, routed)           1.195    75.342    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/y1_280_out_4[13]
    SLICE_X60Y109        LUT3 (Prop_lut3_I2_O)        0.303    75.645 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_21/O
                         net (fo=1, routed)           0.339    75.983    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_21_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    76.379 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.379    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_12_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    76.598 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_10/O[0]
                         net (fo=1, routed)           0.625    77.224    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1_0[0]
    SLICE_X59Y109        LUT2 (Prop_lut2_I1_O)        0.295    77.519 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_6/O
                         net (fo=1, routed)           0.000    77.519    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_6_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    78.066 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1/O[2]
                         net (fo=1, routed)           0.903    78.969    u_dut/u_plasma_nn_wrapper_fixpt/y1_22[34]
    SLICE_X52Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549    79.518 r  mem_reg_0_15_36_41_i_7/O[0]
                         net (fo=1, routed)           0.557    80.075    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_2_0[0]
    SLICE_X54Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    80.626 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41_i_2/O[0]
                         net (fo=1, routed)           0.627    81.253    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/DIC1
    SLICE_X62Y118        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.704    38.559    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/WCLK
    SLICE_X62Y118        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism              0.453    39.012    
                         clock uncertainty           -0.160    38.852    
    SLICE_X62Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.420    38.432    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                         -81.253    
  -------------------------------------------------------------------
                         slack                                -42.821    

Slack (VIOLATED) :        -42.674ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        82.120ns  (logic 43.647ns (53.150%)  route 38.473ns (46.850%))
  Logic Levels:           110  (CARRY4=72 DSP48E1=3 LUT1=5 LUT2=9 LUT3=11 LUT4=8 LUT5=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.655    -1.037    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X53Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.581 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg_rep/Q
                         net (fo=108, routed)         0.869     0.288    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[65]
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124     0.412 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_24/O
                         net (fo=1, routed)           0.000     0.412    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/dut_din[65]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.836 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_18/O[1]
                         net (fo=2, routed)           0.453     1.289    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_2[1]
    SLICE_X51Y40         LUT1 (Prop_lut1_I0_O)        0.303     1.592 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_i_20/O
                         net (fo=1, routed)           0.000     1.592    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_i_20_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.172 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_i_1/O[2]
                         net (fo=176, routed)         1.252     3.424    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__4[19]
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.302     3.726 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_823/O
                         net (fo=1, routed)           0.000     3.726    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_648[1]
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.306 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_735/O[2]
                         net (fo=3, routed)           0.983     5.290    u_mwfil_chiftop_n_1521
    SLICE_X56Y36         LUT4 (Prop_lut4_I3_O)        0.302     5.592 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_646/O
                         net (fo=1, routed)           0.000     5.592    plasma_nn_wrapper_fixpt_tmp_04__2_i_646_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.990 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_511/CO[3]
                         net (fo=1, routed)           0.000     5.990    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_388[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.212 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_506/O[0]
                         net (fo=2, routed)           1.299     7.511    u_mwfil_chiftop_n_1638
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.327     7.838 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_388/O
                         net (fo=2, routed)           0.469     8.307    plasma_nn_wrapper_fixpt_tmp_04__2_i_388_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.326     8.633 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_392/O
                         net (fo=1, routed)           0.000     8.633    plasma_nn_wrapper_fixpt_tmp_04__2_i_392_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.183 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_242/CO[3]
                         net (fo=1, routed)           0.000     9.183    plasma_nn_wrapper_fixpt_tmp_04__2_i_242_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.406 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_232/O[0]
                         net (fo=1, routed)           0.488     9.894    plasma_nn_wrapper_fixpt_tmp_04__2_i_232_n_7
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905    10.799 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_139/O[3]
                         net (fo=2, routed)           0.597    11.396    plasma_nn_wrapper_fixpt_tmp_04__2_i_139_n_4
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.306    11.702 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_141/O
                         net (fo=1, routed)           0.000    11.702    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_44[2]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.100 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.100    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_91_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.434 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_88/O[1]
                         net (fo=2, routed)           0.838    13.272    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp40_out_0[17]
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.332    13.604 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_35/O
                         net (fo=2, routed)           0.593    14.197    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_35_n_0
    SLICE_X57Y31         LUT4 (Prop_lut4_I0_O)        0.327    14.524 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_39/O
                         net (fo=1, routed)           0.000    14.524    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_39_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.925 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.925    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_8_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_7_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.373 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_120/O[1]
                         net (fo=1, routed)           0.736    16.109    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_120_n_6
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.813 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.813    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_85_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_86/O[0]
                         net (fo=1, routed)           0.736    17.771    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_86_n_7
    SLICE_X50Y28         LUT1 (Prop_lut1_I0_O)        0.299    18.070 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_25/O
                         net (fo=1, routed)           0.000    18.070    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    18.562 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_6/CO[1]
                         net (fo=392, routed)         1.245    19.807    u_mwfil_chiftop_n_110
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.332    20.139 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_369/O
                         net (fo=1, routed)           0.000    20.139    plasma_nn_wrapper_fixpt_tmp_03__27_i_369_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.779 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_273/O[3]
                         net (fo=2, routed)           0.644    21.424    plasma_nn_wrapper_fixpt_tmp_03__27_i_273_n_4
    SLICE_X41Y19         LUT2 (Prop_lut2_I1_O)        0.331    21.755 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_177/O
                         net (fo=2, routed)           0.645    22.400    plasma_nn_wrapper_fixpt_tmp_03__27_i_177_n_0
    SLICE_X41Y20         LUT3 (Prop_lut3_I2_O)        0.332    22.732 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_181/O
                         net (fo=1, routed)           0.000    22.732    plasma_nn_wrapper_fixpt_tmp_03__27_i_181_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.264 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_129/CO[3]
                         net (fo=1, routed)           0.000    23.264    plasma_nn_wrapper_fixpt_tmp_03__27_i_129_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.577 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_127/O[3]
                         net (fo=2, routed)           0.971    24.549    plasma_nn_wrapper_fixpt_tmp_03__27_i_127_n_4
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.332    24.881 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_143/O
                         net (fo=2, routed)           0.816    25.696    plasma_nn_wrapper_fixpt_tmp_03__27_i_143_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I3_O)        0.355    26.051 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_147/O
                         net (fo=1, routed)           0.000    26.051    plasma_nn_wrapper_fixpt_tmp_03__27_i_147_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.564 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_124/CO[3]
                         net (fo=1, routed)           0.000    26.564    plasma_nn_wrapper_fixpt_tmp_03__27_i_124_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.783 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_139/O[0]
                         net (fo=1, routed)           0.492    27.275    plasma_nn_wrapper_fixpt_tmp_03__27_i_139_n_7
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808    28.083 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.083    plasma_nn_wrapper_fixpt_tmp_03__27_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.398 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_114/O[3]
                         net (fo=1, routed)           0.644    29.042    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_8[3]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.307    29.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_32/O
                         net (fo=1, routed)           0.000    29.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.747    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_9_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.861 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.861    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_8_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.100 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_7/O[2]
                         net (fo=9, routed)           1.155    31.255    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_7_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.449    33.704 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27/PCOUT[47]
                         net (fo=1, routed)           0.002    33.706    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    35.224 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__28/P[17]
                         net (fo=2, routed)           1.083    36.306    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__28_n_88
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124    36.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_18/O
                         net (fo=1, routed)           0.000    36.430    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.963 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.963    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.080 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.080    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_5_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.197 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.197    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.314 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.314    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.553 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_2/O[2]
                         net (fo=33, routed)          1.051    38.605    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__28_0[15]
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.301    38.906 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_31/O
                         net (fo=1, routed)           0.000    38.906    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_31_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.439 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.439    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_19_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.596 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_7/CO[1]
                         net (fo=362, routed)         1.860    41.456    u_mwfil_chiftop_n_190
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.332    41.788 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_253/O
                         net (fo=1, routed)           0.000    41.788    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_140[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.338 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_216/CO[3]
                         net (fo=1, routed)           0.000    42.338    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_216_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_213/CO[3]
                         net (fo=1, routed)           0.000    42.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_213_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.674 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_229/O[0]
                         net (fo=2, routed)           0.956    43.630    u_mwfil_chiftop_n_2056
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.327    43.957 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_199/O
                         net (fo=2, routed)           0.469    44.426    plasma_nn_wrapper_fixpt_tmp_13__2_i_199_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I3_O)        0.326    44.752 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_203/O
                         net (fo=1, routed)           0.000    44.752    plasma_nn_wrapper_fixpt_tmp_13__2_i_203_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.302    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_86_0[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.615 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_118/O[3]
                         net (fo=3, routed)           1.156    46.771    u_mwfil_chiftop_n_2084
    SLICE_X51Y79         LUT4 (Prop_lut4_I2_O)        0.306    47.077 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_83/O
                         net (fo=1, routed)           0.000    47.077    plasma_nn_wrapper_fixpt_tmp_13__2_i_83_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.478 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.478    plasma_nn_wrapper_fixpt_tmp_13__2_i_43_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.812 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_42/O[1]
                         net (fo=1, routed)           1.205    49.017    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_19[1]
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    49.963 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_13/O[3]
                         net (fo=2, routed)           1.073    51.037    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_13_n_4
    SLICE_X90Y98         LUT3 (Prop_lut3_I0_O)        0.307    51.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_16/O
                         net (fo=1, routed)           0.000    51.344    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_16_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.877 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.877    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_2_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.200 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_1/O[1]
                         net (fo=9, routed)           1.388    53.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_170_out[22]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[45]_P[0])
                                                      2.002    55.590 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2/P[0]
                         net (fo=1, routed)           1.349    56.938    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_n_105
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    57.594 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_1257/CO[3]
                         net (fo=1, routed)           0.000    57.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_1257_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.708 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_914/CO[3]
                         net (fo=1, routed)           0.000    57.708    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_914_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.822 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_680/CO[3]
                         net (fo=1, routed)           0.000    57.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_680_n_0
    SLICE_X80Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_420/CO[3]
                         net (fo=1, routed)           0.000    57.936    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_420_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    58.270 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_255/O[1]
                         net (fo=1, routed)           0.642    58.913    u_mwfil_chiftop_n_2522
    SLICE_X66Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    59.729 r  mem_reg_0_15_24_29_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.729    mem_reg_0_15_24_29_i_160_n_0
    SLICE_X66Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.846 r  mem_reg_0_15_24_29_i_158/CO[3]
                         net (fo=1, routed)           0.000    59.846    mem_reg_0_15_24_29_i_158_n_0
    SLICE_X66Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.963 r  mem_reg_0_15_24_29_i_203/CO[3]
                         net (fo=1, routed)           0.000    59.963    mem_reg_0_15_24_29_i_203_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.080 r  mem_reg_0_15_30_35_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.080    mem_reg_0_15_30_35_i_72_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    60.319 f  mem_reg_0_15_30_35_i_78/O[2]
                         net (fo=28, routed)          0.926    61.244    mem_reg_0_15_30_35_i_78_n_5
    SLICE_X65Y110        LUT2 (Prop_lut2_I1_O)        0.301    61.545 r  mem_reg_0_15_24_29_i_417/O
                         net (fo=1, routed)           0.000    61.545    mem_reg_0_15_24_29_i_417_n_0
    SLICE_X65Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.095 r  mem_reg_0_15_24_29_i_250/CO[3]
                         net (fo=1, routed)           0.000    62.095    mem_reg_0_15_24_29_i_250_n_0
    SLICE_X65Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.252 f  mem_reg_0_15_24_29_i_159/CO[1]
                         net (fo=398, routed)         1.382    63.634    mem_reg_0_15_24_29_i_159_n_2
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.329    63.963 r  mem_reg_0_15_0_5_i_1068/O
                         net (fo=1, routed)           0.000    63.963    mem_reg_0_15_0_5_i_1068_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.513 r  mem_reg_0_15_0_5_i_942/CO[3]
                         net (fo=1, routed)           0.000    64.513    mem_reg_0_15_0_5_i_942_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.847 r  mem_reg_0_15_0_5_i_897/O[1]
                         net (fo=1, routed)           0.544    65.391    mem_reg_0_15_0_5_i_897_n_6
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.303    65.694 r  mem_reg_0_15_0_5_i_777/O
                         net (fo=1, routed)           0.000    65.694    mem_reg_0_15_0_5_i_777_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.244 r  mem_reg_0_15_0_5_i_564/CO[3]
                         net (fo=1, routed)           0.000    66.244    mem_reg_0_15_0_5_i_564_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.358 r  mem_reg_0_15_0_5_i_561/CO[3]
                         net (fo=1, routed)           0.000    66.358    mem_reg_0_15_0_5_i_561_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.597 r  mem_reg_0_15_0_5_i_676/O[2]
                         net (fo=3, routed)           0.840    67.437    mem_reg_0_15_0_5_i_676_n_5
    SLICE_X56Y116        LUT3 (Prop_lut3_I1_O)        0.302    67.739 r  mem_reg_0_15_0_5_i_673/O
                         net (fo=2, routed)           0.585    68.324    mem_reg_0_15_0_5_i_673_n_0
    SLICE_X56Y115        LUT5 (Prop_lut5_I1_O)        0.124    68.448 r  mem_reg_0_15_0_5_i_502/O
                         net (fo=2, routed)           0.478    68.926    mem_reg_0_15_0_5_i_502_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    69.311 r  mem_reg_0_15_0_5_i_362/CO[3]
                         net (fo=1, routed)           0.000    69.311    mem_reg_0_15_0_5_i_362_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.533 r  mem_reg_0_15_6_11_i_135/O[0]
                         net (fo=2, routed)           0.656    70.189    mem_reg_0_15_6_11_i_135_n_7
    SLICE_X58Y117        LUT2 (Prop_lut2_I0_O)        0.299    70.488 r  mem_reg_0_15_6_11_i_139/O
                         net (fo=1, routed)           0.000    70.488    mem_reg_0_15_6_11_i_139_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    71.001 r  mem_reg_0_15_6_11_i_109/CO[3]
                         net (fo=1, routed)           0.000    71.001    mem_reg_0_15_6_11_i_109_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.324 r  mem_reg_0_15_6_11_i_118/O[1]
                         net (fo=3, routed)           0.759    72.083    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/PCIN[29]
    SLICE_X57Y120        LUT4 (Prop_lut4_I3_O)        0.306    72.389 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_101/O
                         net (fo=1, routed)           0.000    72.389    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_101_n_0
    SLICE_X57Y120        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.969 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_64/O[2]
                         net (fo=2, routed)           0.597    73.566    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_64_n_5
    SLICE_X53Y123        LUT3 (Prop_lut3_I1_O)        0.302    73.868 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_51/O
                         net (fo=2, routed)           0.558    74.427    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_51_n_0
    SLICE_X52Y125        LUT4 (Prop_lut4_I3_O)        0.124    74.551 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_55/O
                         net (fo=1, routed)           0.000    74.551    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_55_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    74.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_32/CO[3]
                         net (fo=1, routed)           0.000    74.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_32_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    75.174 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_23/O[0]
                         net (fo=2, routed)           0.693    75.867    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_23_n_7
    SLICE_X54Y126        LUT3 (Prop_lut3_I1_O)        0.299    76.166 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_15/O
                         net (fo=2, routed)           0.553    76.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_15_n_0
    SLICE_X56Y125        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    77.315 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_10/O[3]
                         net (fo=1, routed)           0.520    77.835    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_10_n_4
    SLICE_X55Y125        LUT2 (Prop_lut2_I1_O)        0.306    78.141 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_3/O
                         net (fo=1, routed)           0.000    78.141    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_3_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    78.542 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/CO[3]
                         net (fo=1, routed)           0.000    78.542    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1_n_0
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.764 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_11/O[0]
                         net (fo=1, routed)           0.586    79.350    u_dut/u_plasma_nn_wrapper_fixpt/y1_12[36]
    SLICE_X57Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.547    79.897 f  mem_reg_0_15_12_17_i_7/O[2]
                         net (fo=1, routed)           0.299    80.195    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_2_0[2]
    SLICE_X58Y125        LUT1 (Prop_lut1_I0_O)        0.302    80.497 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_8/O
                         net (fo=1, routed)           0.000    80.497    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_8_n_0
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    80.747 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_2/O[2]
                         net (fo=1, routed)           0.335    81.083    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/DIA1
    SLICE_X58Y126        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.696    38.551    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X58Y126        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.453    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X58Y126        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.435    38.409    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         38.409    
                         arrival time                         -81.083    
  -------------------------------------------------------------------
                         slack                                -42.674    

Slack (VIOLATED) :        -42.520ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        81.984ns  (logic 43.771ns (53.389%)  route 38.213ns (46.611%))
  Logic Levels:           107  (CARRY4=69 DSP48E1=3 LUT1=2 LUT2=8 LUT3=14 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 38.551 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.178    63.541    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.332    63.873 r  mem_reg_0_15_0_5_i_643/O
                         net (fo=1, routed)           0.000    63.873    mem_reg_0_15_0_5_i_643_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.423 r  mem_reg_0_15_0_5_i_458/CO[3]
                         net (fo=1, routed)           0.000    64.423    mem_reg_0_15_0_5_i_458_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.736 r  mem_reg_0_15_0_5_i_447/O[3]
                         net (fo=2, routed)           1.112    65.848    mem_reg_0_15_0_5_i_447_n_4
    SLICE_X36Y107        LUT3 (Prop_lut3_I1_O)        0.332    66.180 r  mem_reg_0_15_0_5_i_312/O
                         net (fo=2, routed)           0.816    66.996    mem_reg_0_15_0_5_i_312_n_0
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.355    67.351 r  mem_reg_0_15_0_5_i_316/O
                         net (fo=1, routed)           0.000    67.351    mem_reg_0_15_0_5_i_316_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    67.959 r  mem_reg_0_15_0_5_i_220/O[3]
                         net (fo=2, routed)           0.743    68.702    mem_reg_0_15_0_5_i_220_n_4
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.332    69.034 r  mem_reg_0_15_0_5_i_190/O
                         net (fo=2, routed)           0.816    69.850    mem_reg_0_15_0_5_i_190_n_0
    SLICE_X42Y109        LUT4 (Prop_lut4_I3_O)        0.355    70.205 r  mem_reg_0_15_0_5_i_194/O
                         net (fo=1, routed)           0.000    70.205    mem_reg_0_15_0_5_i_194_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.718 r  mem_reg_0_15_0_5_i_141/CO[3]
                         net (fo=1, routed)           0.000    70.718    mem_reg_0_15_0_5_i_141_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.041 r  mem_reg_0_15_0_5_i_164/O[1]
                         net (fo=1, routed)           0.442    71.483    mem_reg_0_15_0_5_i_164_n_6
    SLICE_X46Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884    72.367 r  mem_reg_0_15_0_5_i_102/O[2]
                         net (fo=2, routed)           0.679    73.045    mem_reg_0_15_0_5_i_102_n_5
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.301    73.346 r  mem_reg_0_15_6_11_i_36/O
                         net (fo=1, routed)           0.000    73.346    mem_reg_0_15_6_11_i_36_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.896 r  mem_reg_0_15_6_11_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.896    mem_reg_0_15_6_11_i_29_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.230 r  mem_reg_0_15_6_11_i_31/O[1]
                         net (fo=2, routed)           1.189    75.419    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_180_out_5[13]
    SLICE_X54Y124        LUT3 (Prop_lut3_I0_O)        0.303    75.722 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_21/O
                         net (fo=2, routed)           0.517    76.239    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_21_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I3_O)        0.124    76.363 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_25/O
                         net (fo=1, routed)           0.000    76.363    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_25_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.764 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_12_n_0
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.995 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_10/O[0]
                         net (fo=1, routed)           0.476    77.471    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_10_n_7
    SLICE_X55Y125        LUT2 (Prop_lut2_I1_O)        0.299    77.770 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_6/O
                         net (fo=1, routed)           0.000    77.770    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_6_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    78.317 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[2]
                         net (fo=1, routed)           0.445    78.762    u_dut/u_plasma_nn_wrapper_fixpt/y1_12[34]
    SLICE_X57Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549    79.311 r  mem_reg_0_15_12_17_i_7/O[0]
                         net (fo=1, routed)           0.459    79.770    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_2_0[0]
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.726    80.496 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_2/O[1]
                         net (fo=1, routed)           0.524    81.020    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/DIA0
    SLICE_X58Y126        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.696    38.551    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/WCLK
    SLICE_X58Y126        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.453    39.004    
                         clock uncertainty           -0.160    38.844    
    SLICE_X58Y126        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.343    38.501    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -81.020    
  -------------------------------------------------------------------
                         slack                                -42.520    

Slack (VIOLATED) :        -42.248ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        81.633ns  (logic 43.596ns (53.405%)  route 38.037ns (46.595%))
  Logic Levels:           107  (CARRY4=69 DSP48E1=3 LUT1=2 LUT2=8 LUT3=14 LUT4=9 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.178    63.541    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.332    63.873 r  mem_reg_0_15_0_5_i_643/O
                         net (fo=1, routed)           0.000    63.873    mem_reg_0_15_0_5_i_643_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.423 r  mem_reg_0_15_0_5_i_458/CO[3]
                         net (fo=1, routed)           0.000    64.423    mem_reg_0_15_0_5_i_458_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.736 r  mem_reg_0_15_0_5_i_447/O[3]
                         net (fo=2, routed)           1.112    65.848    mem_reg_0_15_0_5_i_447_n_4
    SLICE_X36Y107        LUT3 (Prop_lut3_I1_O)        0.332    66.180 r  mem_reg_0_15_0_5_i_312/O
                         net (fo=2, routed)           0.816    66.996    mem_reg_0_15_0_5_i_312_n_0
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.355    67.351 r  mem_reg_0_15_0_5_i_316/O
                         net (fo=1, routed)           0.000    67.351    mem_reg_0_15_0_5_i_316_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    67.959 r  mem_reg_0_15_0_5_i_220/O[3]
                         net (fo=2, routed)           0.743    68.702    mem_reg_0_15_0_5_i_220_n_4
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.332    69.034 r  mem_reg_0_15_0_5_i_190/O
                         net (fo=2, routed)           0.816    69.850    mem_reg_0_15_0_5_i_190_n_0
    SLICE_X42Y109        LUT4 (Prop_lut4_I3_O)        0.355    70.205 r  mem_reg_0_15_0_5_i_194/O
                         net (fo=1, routed)           0.000    70.205    mem_reg_0_15_0_5_i_194_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    70.718 r  mem_reg_0_15_0_5_i_141/CO[3]
                         net (fo=1, routed)           0.000    70.718    mem_reg_0_15_0_5_i_141_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    71.041 r  mem_reg_0_15_0_5_i_164/O[1]
                         net (fo=1, routed)           0.442    71.483    mem_reg_0_15_0_5_i_164_n_6
    SLICE_X46Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884    72.367 r  mem_reg_0_15_0_5_i_102/O[2]
                         net (fo=2, routed)           0.679    73.045    mem_reg_0_15_0_5_i_102_n_5
    SLICE_X49Y111        LUT3 (Prop_lut3_I0_O)        0.301    73.346 r  mem_reg_0_15_6_11_i_36/O
                         net (fo=1, routed)           0.000    73.346    mem_reg_0_15_6_11_i_36_n_0
    SLICE_X49Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.896 r  mem_reg_0_15_6_11_i_29/CO[3]
                         net (fo=1, routed)           0.000    73.896    mem_reg_0_15_6_11_i_29_n_0
    SLICE_X49Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.230 r  mem_reg_0_15_6_11_i_31/O[1]
                         net (fo=2, routed)           1.189    75.419    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_180_out_5[13]
    SLICE_X54Y124        LUT3 (Prop_lut3_I0_O)        0.303    75.722 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_21/O
                         net (fo=2, routed)           0.517    76.239    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_21_n_0
    SLICE_X56Y124        LUT4 (Prop_lut4_I3_O)        0.124    76.363 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_25/O
                         net (fo=1, routed)           0.000    76.363    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_25_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    76.764 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_12/CO[3]
                         net (fo=1, routed)           0.009    76.773    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_12_n_0
    SLICE_X56Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    76.995 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_10/O[0]
                         net (fo=1, routed)           0.476    77.471    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_10_n_7
    SLICE_X55Y125        LUT2 (Prop_lut2_I1_O)        0.299    77.770 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_6/O
                         net (fo=1, routed)           0.000    77.770    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_6_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    78.317 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[2]
                         net (fo=1, routed)           0.445    78.762    u_dut/u_plasma_nn_wrapper_fixpt/y1_12[34]
    SLICE_X57Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.549    79.311 r  mem_reg_0_15_12_17_i_7/O[0]
                         net (fo=1, routed)           0.459    79.770    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_2_0[0]
    SLICE_X58Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    80.321 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17_i_2/O[0]
                         net (fo=1, routed)           0.348    80.669    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIC1
    SLICE_X54Y125        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.693    38.548    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X54Y125        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.453    39.001    
                         clock uncertainty           -0.160    38.841    
    SLICE_X54Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.420    38.421    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.421    
                         arrival time                         -80.669    
  -------------------------------------------------------------------
                         slack                                -42.248    

Slack (VIOLATED) :        -40.410ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        79.885ns  (logic 42.159ns (52.774%)  route 37.726ns (47.226%))
  Logic Levels:           105  (CARRY4=69 DSP48E1=3 LUT1=4 LUT2=9 LUT3=10 LUT4=7 LUT5=2 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 38.548 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.037ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.655    -1.037    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/clk_out1
    SLICE_X53Y41         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.581 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/sclr_d1_reg_rep/Q
                         net (fo=108, routed)         0.869     0.288    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/reg_out_reg[65]
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.124     0.412 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_24/O
                         net (fo=1, routed)           0.000     0.412    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/dut_din[65]
    SLICE_X51Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.836 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp4_i_18/O[1]
                         net (fo=2, routed)           0.453     1.289    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_2[1]
    SLICE_X51Y40         LUT1 (Prop_lut1_I0_O)        0.303     1.592 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_i_20/O
                         net (fo=1, routed)           0.000     1.592    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_i_20_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.172 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4_i_1/O[2]
                         net (fo=176, routed)         1.252     3.424    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp4__4[19]
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.302     3.726 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_823/O
                         net (fo=1, routed)           0.000     3.726    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_648[1]
    SLICE_X55Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.306 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_735/O[2]
                         net (fo=3, routed)           0.983     5.290    u_mwfil_chiftop_n_1521
    SLICE_X56Y36         LUT4 (Prop_lut4_I3_O)        0.302     5.592 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_646/O
                         net (fo=1, routed)           0.000     5.592    plasma_nn_wrapper_fixpt_tmp_04__2_i_646_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.990 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_511/CO[3]
                         net (fo=1, routed)           0.000     5.990    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_388[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.212 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_506/O[0]
                         net (fo=2, routed)           1.299     7.511    u_mwfil_chiftop_n_1638
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.327     7.838 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_388/O
                         net (fo=2, routed)           0.469     8.307    plasma_nn_wrapper_fixpt_tmp_04__2_i_388_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.326     8.633 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_392/O
                         net (fo=1, routed)           0.000     8.633    plasma_nn_wrapper_fixpt_tmp_04__2_i_392_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.183 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_242/CO[3]
                         net (fo=1, routed)           0.000     9.183    plasma_nn_wrapper_fixpt_tmp_04__2_i_242_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.406 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_232/O[0]
                         net (fo=1, routed)           0.488     9.894    plasma_nn_wrapper_fixpt_tmp_04__2_i_232_n_7
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.905    10.799 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_139/O[3]
                         net (fo=2, routed)           0.597    11.396    plasma_nn_wrapper_fixpt_tmp_04__2_i_139_n_4
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.306    11.702 r  plasma_nn_wrapper_fixpt_tmp_04__2_i_141/O
                         net (fo=1, routed)           0.000    11.702    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_44[2]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.100 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.100    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_91_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.434 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_04__2_i_88/O[1]
                         net (fo=2, routed)           0.838    13.272    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp40_out_0[17]
    SLICE_X57Y31         LUT3 (Prop_lut3_I2_O)        0.332    13.604 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_35/O
                         net (fo=2, routed)           0.593    14.197    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_35_n_0
    SLICE_X57Y31         LUT4 (Prop_lut4_I0_O)        0.327    14.524 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_39/O
                         net (fo=1, routed)           0.000    14.524    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_39_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.925 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_8/CO[3]
                         net (fo=1, routed)           0.000    14.925    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_8_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.039    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_7_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.373 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_120/O[1]
                         net (fo=1, routed)           0.736    16.109    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_120_n_6
    SLICE_X53Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.813 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_85/CO[3]
                         net (fo=1, routed)           0.000    16.813    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_85_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.035 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_86/O[0]
                         net (fo=1, routed)           0.736    17.771    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_86_n_7
    SLICE_X50Y28         LUT1 (Prop_lut1_I0_O)        0.299    18.070 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_25/O
                         net (fo=1, routed)           0.000    18.070    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_25_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    18.562 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_04__2_i_6/CO[1]
                         net (fo=392, routed)         1.245    19.807    u_mwfil_chiftop_n_110
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.332    20.139 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_369/O
                         net (fo=1, routed)           0.000    20.139    plasma_nn_wrapper_fixpt_tmp_03__27_i_369_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    20.779 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_273/O[3]
                         net (fo=2, routed)           0.644    21.424    plasma_nn_wrapper_fixpt_tmp_03__27_i_273_n_4
    SLICE_X41Y19         LUT2 (Prop_lut2_I1_O)        0.331    21.755 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_177/O
                         net (fo=2, routed)           0.645    22.400    plasma_nn_wrapper_fixpt_tmp_03__27_i_177_n_0
    SLICE_X41Y20         LUT3 (Prop_lut3_I2_O)        0.332    22.732 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_181/O
                         net (fo=1, routed)           0.000    22.732    plasma_nn_wrapper_fixpt_tmp_03__27_i_181_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.264 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_129/CO[3]
                         net (fo=1, routed)           0.000    23.264    plasma_nn_wrapper_fixpt_tmp_03__27_i_129_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.577 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_127/O[3]
                         net (fo=2, routed)           0.971    24.549    plasma_nn_wrapper_fixpt_tmp_03__27_i_127_n_4
    SLICE_X38Y17         LUT3 (Prop_lut3_I2_O)        0.332    24.881 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_143/O
                         net (fo=2, routed)           0.816    25.696    plasma_nn_wrapper_fixpt_tmp_03__27_i_143_n_0
    SLICE_X38Y18         LUT4 (Prop_lut4_I3_O)        0.355    26.051 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_147/O
                         net (fo=1, routed)           0.000    26.051    plasma_nn_wrapper_fixpt_tmp_03__27_i_147_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.564 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_124/CO[3]
                         net (fo=1, routed)           0.000    26.564    plasma_nn_wrapper_fixpt_tmp_03__27_i_124_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.783 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_139/O[0]
                         net (fo=1, routed)           0.492    27.275    plasma_nn_wrapper_fixpt_tmp_03__27_i_139_n_7
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808    28.083 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_123/CO[3]
                         net (fo=1, routed)           0.000    28.083    plasma_nn_wrapper_fixpt_tmp_03__27_i_123_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.398 r  plasma_nn_wrapper_fixpt_tmp_03__27_i_114/O[3]
                         net (fo=1, routed)           0.644    29.042    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_8[3]
    SLICE_X37Y20         LUT2 (Prop_lut2_I1_O)        0.307    29.349 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_32/O
                         net (fo=1, routed)           0.000    29.349    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_32_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.747 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.747    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_9_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.861 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.861    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_8_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.100 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_7/O[2]
                         net (fo=9, routed)           1.155    31.255    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_i_7_n_5
    DSP48_X2Y5           DSP48E1 (Prop_dsp48e1_A[21]_PCOUT[47])
                                                      2.449    33.704 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27/PCOUT[47]
                         net (fo=1, routed)           0.002    33.706    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__27_n_106
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    35.224 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__28/P[17]
                         net (fo=2, routed)           1.083    36.306    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__28_n_88
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.124    36.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_18/O
                         net (fo=1, routed)           0.000    36.430    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_18_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.963 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    36.963    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_6_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.080 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.080    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_5_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.197 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.197    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_4_n_0
    SLICE_X36Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.314 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.314    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.553 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_2/O[2]
                         net (fo=33, routed)          1.051    38.605    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__28_0[15]
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.301    38.906 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_31/O
                         net (fo=1, routed)           0.000    38.906    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_31_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.439 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_19/CO[3]
                         net (fo=1, routed)           0.000    39.439    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_19_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.596 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_17__1_i_7/CO[1]
                         net (fo=362, routed)         1.860    41.456    u_mwfil_chiftop_n_190
    SLICE_X45Y70         LUT3 (Prop_lut3_I2_O)        0.332    41.788 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_253/O
                         net (fo=1, routed)           0.000    41.788    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_140[1]
    SLICE_X45Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.338 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_216/CO[3]
                         net (fo=1, routed)           0.000    42.338    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_216_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.452 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_213/CO[3]
                         net (fo=1, routed)           0.000    42.452    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_213_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.674 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_229/O[0]
                         net (fo=2, routed)           0.956    43.630    u_mwfil_chiftop_n_2056
    SLICE_X49Y70         LUT3 (Prop_lut3_I0_O)        0.327    43.957 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_199/O
                         net (fo=2, routed)           0.469    44.426    plasma_nn_wrapper_fixpt_tmp_13__2_i_199_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I3_O)        0.326    44.752 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_203/O
                         net (fo=1, routed)           0.000    44.752    plasma_nn_wrapper_fixpt_tmp_13__2_i_203_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.302 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_120/CO[3]
                         net (fo=1, routed)           0.000    45.302    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_86_0[0]
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.615 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_118/O[3]
                         net (fo=3, routed)           1.156    46.771    u_mwfil_chiftop_n_2084
    SLICE_X51Y79         LUT4 (Prop_lut4_I2_O)        0.306    47.077 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_83/O
                         net (fo=1, routed)           0.000    47.077    plasma_nn_wrapper_fixpt_tmp_13__2_i_83_n_0
    SLICE_X51Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.478 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.478    plasma_nn_wrapper_fixpt_tmp_13__2_i_43_n_0
    SLICE_X51Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.812 r  plasma_nn_wrapper_fixpt_tmp_13__2_i_42/O[1]
                         net (fo=1, routed)           1.205    49.017    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_19[1]
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.946    49.963 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_13/O[3]
                         net (fo=2, routed)           1.073    51.037    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_13_n_4
    SLICE_X90Y98         LUT3 (Prop_lut3_I0_O)        0.307    51.344 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_16/O
                         net (fo=1, routed)           0.000    51.344    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_16_n_0
    SLICE_X90Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.877 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.877    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_2_n_0
    SLICE_X90Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    52.200 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_i_1/O[1]
                         net (fo=9, routed)           1.388    53.588    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_170_out[22]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[45]_P[0])
                                                      2.002    55.590 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2/P[0]
                         net (fo=1, routed)           1.349    56.938    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__2_n_105
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    57.594 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_1257/CO[3]
                         net (fo=1, routed)           0.000    57.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_1257_n_0
    SLICE_X80Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.708 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_914/CO[3]
                         net (fo=1, routed)           0.000    57.708    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_914_n_0
    SLICE_X80Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.822 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_680/CO[3]
                         net (fo=1, routed)           0.000    57.822    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_680_n_0
    SLICE_X80Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.936 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_420/CO[3]
                         net (fo=1, routed)           0.000    57.936    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_420_n_0
    SLICE_X80Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    58.270 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_24_29_i_255/O[1]
                         net (fo=1, routed)           0.642    58.913    u_mwfil_chiftop_n_2522
    SLICE_X66Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    59.729 r  mem_reg_0_15_24_29_i_160/CO[3]
                         net (fo=1, routed)           0.000    59.729    mem_reg_0_15_24_29_i_160_n_0
    SLICE_X66Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.846 r  mem_reg_0_15_24_29_i_158/CO[3]
                         net (fo=1, routed)           0.000    59.846    mem_reg_0_15_24_29_i_158_n_0
    SLICE_X66Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.963 r  mem_reg_0_15_24_29_i_203/CO[3]
                         net (fo=1, routed)           0.000    59.963    mem_reg_0_15_24_29_i_203_n_0
    SLICE_X66Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.080 r  mem_reg_0_15_30_35_i_72/CO[3]
                         net (fo=1, routed)           0.000    60.080    mem_reg_0_15_30_35_i_72_n_0
    SLICE_X66Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    60.319 f  mem_reg_0_15_30_35_i_78/O[2]
                         net (fo=28, routed)          0.926    61.244    mem_reg_0_15_30_35_i_78_n_5
    SLICE_X65Y110        LUT2 (Prop_lut2_I1_O)        0.301    61.545 r  mem_reg_0_15_24_29_i_417/O
                         net (fo=1, routed)           0.000    61.545    mem_reg_0_15_24_29_i_417_n_0
    SLICE_X65Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.095 r  mem_reg_0_15_24_29_i_250/CO[3]
                         net (fo=1, routed)           0.000    62.095    mem_reg_0_15_24_29_i_250_n_0
    SLICE_X65Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.252 f  mem_reg_0_15_24_29_i_159/CO[1]
                         net (fo=398, routed)         1.382    63.634    mem_reg_0_15_24_29_i_159_n_2
    SLICE_X51Y113        LUT3 (Prop_lut3_I2_O)        0.329    63.963 r  mem_reg_0_15_0_5_i_1068/O
                         net (fo=1, routed)           0.000    63.963    mem_reg_0_15_0_5_i_1068_n_0
    SLICE_X51Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.513 r  mem_reg_0_15_0_5_i_942/CO[3]
                         net (fo=1, routed)           0.000    64.513    mem_reg_0_15_0_5_i_942_n_0
    SLICE_X51Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    64.847 r  mem_reg_0_15_0_5_i_897/O[1]
                         net (fo=1, routed)           0.544    65.391    mem_reg_0_15_0_5_i_897_n_6
    SLICE_X53Y114        LUT2 (Prop_lut2_I1_O)        0.303    65.694 r  mem_reg_0_15_0_5_i_777/O
                         net (fo=1, routed)           0.000    65.694    mem_reg_0_15_0_5_i_777_n_0
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.244 r  mem_reg_0_15_0_5_i_564/CO[3]
                         net (fo=1, routed)           0.000    66.244    mem_reg_0_15_0_5_i_564_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.358 r  mem_reg_0_15_0_5_i_561/CO[3]
                         net (fo=1, routed)           0.000    66.358    mem_reg_0_15_0_5_i_561_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.597 r  mem_reg_0_15_0_5_i_676/O[2]
                         net (fo=3, routed)           0.840    67.437    mem_reg_0_15_0_5_i_676_n_5
    SLICE_X56Y116        LUT3 (Prop_lut3_I1_O)        0.302    67.739 r  mem_reg_0_15_0_5_i_673/O
                         net (fo=2, routed)           0.585    68.324    mem_reg_0_15_0_5_i_673_n_0
    SLICE_X56Y115        LUT5 (Prop_lut5_I1_O)        0.124    68.448 r  mem_reg_0_15_0_5_i_502/O
                         net (fo=2, routed)           0.478    68.926    mem_reg_0_15_0_5_i_502_n_0
    SLICE_X59Y116        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    69.311 r  mem_reg_0_15_0_5_i_362/CO[3]
                         net (fo=1, routed)           0.000    69.311    mem_reg_0_15_0_5_i_362_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.533 r  mem_reg_0_15_6_11_i_135/O[0]
                         net (fo=2, routed)           0.656    70.189    mem_reg_0_15_6_11_i_135_n_7
    SLICE_X58Y117        LUT2 (Prop_lut2_I0_O)        0.299    70.488 r  mem_reg_0_15_6_11_i_139/O
                         net (fo=1, routed)           0.000    70.488    mem_reg_0_15_6_11_i_139_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    70.915 r  mem_reg_0_15_6_11_i_109/O[1]
                         net (fo=3, routed)           0.694    71.609    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/PCIN[25]
    SLICE_X57Y119        LUT4 (Prop_lut4_I3_O)        0.306    71.915 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_82/O
                         net (fo=1, routed)           0.000    71.915    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_82_n_0
    SLICE_X57Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    72.495 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_61/O[2]
                         net (fo=3, routed)           0.566    73.061    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_61_n_5
    SLICE_X57Y124        LUT3 (Prop_lut3_I1_O)        0.302    73.363 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_38/O
                         net (fo=1, routed)           0.728    74.091    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_38_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    74.476 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_30/CO[3]
                         net (fo=1, routed)           0.009    74.485    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_30_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    74.819 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_32/O[1]
                         net (fo=2, routed)           1.069    75.888    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_32_n_6
    SLICE_X56Y124        LUT6 (Prop_lut6_I4_O)        0.303    76.191 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_27_comp/O
                         net (fo=1, routed)           0.000    76.191    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_27_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    76.831 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_12/O[3]
                         net (fo=1, routed)           0.460    77.291    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_12_n_4
    SLICE_X55Y124        LUT2 (Prop_lut2_I1_O)        0.306    77.597 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_7/O
                         net (fo=1, routed)           0.000    77.597    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_7_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.998 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_2/CO[3]
                         net (fo=1, routed)           0.009    78.007    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_2_n_0
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    78.229 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_12_17_i_1/O[0]
                         net (fo=1, routed)           0.619    78.848    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/DIB1
    SLICE_X54Y125        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.693    38.548    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/WCLK
    SLICE_X54Y125        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.453    39.001    
                         clock uncertainty           -0.160    38.841    
    SLICE_X54Y125        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.403    38.438    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                         -78.848    
  -------------------------------------------------------------------
                         slack                                -40.410    

Slack (VIOLATED) :        -40.309ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        79.623ns  (logic 41.807ns (52.506%)  route 37.816ns (47.494%))
  Logic Levels:           103  (CARRY4=66 DSP48E1=3 LUT1=2 LUT2=10 LUT3=11 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 38.481 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.078    63.441    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.332    63.773 r  mem_reg_0_15_24_29_i_1102/O
                         net (fo=1, routed)           0.000    63.773    mem_reg_0_15_24_29_i_1102_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    64.353 r  mem_reg_0_15_24_29_i_764/O[2]
                         net (fo=2, routed)           0.726    65.079    mem_reg_0_15_24_29_i_764_n_5
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.331    65.410 r  mem_reg_0_15_24_29_i_518/O
                         net (fo=2, routed)           0.872    66.282    mem_reg_0_15_24_29_i_518_n_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.331    66.613 r  mem_reg_0_15_24_29_i_522/O
                         net (fo=1, routed)           0.000    66.613    mem_reg_0_15_24_29_i_522_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    66.989 r  mem_reg_0_15_24_29_i_306/CO[3]
                         net (fo=1, routed)           0.000    66.989    mem_reg_0_15_24_29_i_306_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    67.208 r  mem_reg_0_15_24_29_i_303/O[0]
                         net (fo=2, routed)           1.089    68.297    mem_reg_0_15_24_29_i_303_n_7
    SLICE_X38Y99         LUT3 (Prop_lut3_I0_O)        0.319    68.616 r  mem_reg_0_15_24_29_i_178/O
                         net (fo=2, routed)           0.490    69.106    mem_reg_0_15_24_29_i_178_n_0
    SLICE_X38Y99         LUT4 (Prop_lut4_I3_O)        0.328    69.434 r  mem_reg_0_15_24_29_i_182/O
                         net (fo=1, routed)           0.000    69.434    mem_reg_0_15_24_29_i_182_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    70.077 r  mem_reg_0_15_24_29_i_100/O[3]
                         net (fo=1, routed)           0.828    70.905    mem_reg_0_15_24_29_i_100_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708    71.613 r  mem_reg_0_15_24_29_i_59/CO[3]
                         net (fo=1, routed)           0.000    71.613    mem_reg_0_15_24_29_i_59_n_0
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    71.947 r  mem_reg_0_15_24_29_i_94/O[1]
                         net (fo=2, routed)           0.742    72.689    mem_reg_0_15_24_29_i_94_n_6
    SLICE_X49Y105        LUT2 (Prop_lut2_I0_O)        0.303    72.992 r  mem_reg_0_15_24_29_i_128/O
                         net (fo=1, routed)           0.000    72.992    mem_reg_0_15_24_29_i_128_n_0
    SLICE_X49Y105        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    73.598 r  mem_reg_0_15_24_29_i_65/O[3]
                         net (fo=3, routed)           1.527    75.125    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/y1_280_out_4[7]
    SLICE_X58Y107        LUT6 (Prop_lut6_I0_O)        0.306    75.431 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_19/O
                         net (fo=1, routed)           0.000    75.431    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_19_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    76.074 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_11/O[3]
                         net (fo=1, routed)           0.639    76.713    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_1_0[3]
    SLICE_X59Y107        LUT2 (Prop_lut2_I1_O)        0.307    77.020 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_3/O
                         net (fo=1, routed)           0.000    77.020    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_3_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.421 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.421    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_1_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.643 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_2/O[0]
                         net (fo=1, routed)           1.015    78.658    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/DIC1
    SLICE_X50Y122        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.626    38.481    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X50Y122        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism              0.453    38.934    
                         clock uncertainty           -0.160    38.774    
    SLICE_X50Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    38.350    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.350    
                         arrival time                         -78.658    
  -------------------------------------------------------------------
                         slack                                -40.309    

Slack (VIOLATED) :        -40.280ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        79.742ns  (logic 42.060ns (52.745%)  route 37.682ns (47.255%))
  Logic Levels:           104  (CARRY4=67 DSP48E1=3 LUT1=2 LUT2=10 LUT3=11 LUT4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 38.559 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.078    63.441    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X29Y96         LUT2 (Prop_lut2_I1_O)        0.332    63.773 r  mem_reg_0_15_24_29_i_1102/O
                         net (fo=1, routed)           0.000    63.773    mem_reg_0_15_24_29_i_1102_n_0
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.323 r  mem_reg_0_15_24_29_i_764/CO[3]
                         net (fo=1, routed)           0.000    64.323    mem_reg_0_15_24_29_i_764_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    64.562 r  mem_reg_0_15_24_29_i_761/O[2]
                         net (fo=2, routed)           0.959    65.520    mem_reg_0_15_24_29_i_761_n_5
    SLICE_X30Y97         LUT3 (Prop_lut3_I0_O)        0.331    65.851 r  mem_reg_0_15_24_29_i_496/O
                         net (fo=2, routed)           0.819    66.670    mem_reg_0_15_24_29_i_496_n_0
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.331    67.001 r  mem_reg_0_15_24_29_i_500/O
                         net (fo=1, routed)           0.000    67.001    mem_reg_0_15_24_29_i_500_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    67.377 r  mem_reg_0_15_24_29_i_303/CO[3]
                         net (fo=1, routed)           0.000    67.377    mem_reg_0_15_24_29_i_303_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    67.616 r  mem_reg_0_15_24_29_i_449/O[2]
                         net (fo=2, routed)           1.031    68.647    mem_reg_0_15_24_29_i_449_n_5
    SLICE_X38Y100        LUT3 (Prop_lut3_I0_O)        0.330    68.977 r  mem_reg_0_15_24_29_i_275/O
                         net (fo=2, routed)           0.679    69.657    mem_reg_0_15_24_29_i_275_n_0
    SLICE_X38Y100        LUT4 (Prop_lut4_I3_O)        0.331    69.988 r  mem_reg_0_15_24_29_i_279/O
                         net (fo=1, routed)           0.000    69.988    mem_reg_0_15_24_29_i_279_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.364 r  mem_reg_0_15_24_29_i_166/CO[3]
                         net (fo=1, routed)           0.000    70.364    mem_reg_0_15_24_29_i_166_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.687 r  mem_reg_0_15_24_29_i_206/O[1]
                         net (fo=1, routed)           0.777    71.463    mem_reg_0_15_24_29_i_206_n_6
    SLICE_X43Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    72.349 r  mem_reg_0_15_24_29_i_124/O[2]
                         net (fo=2, routed)           0.612    72.961    mem_reg_0_15_24_29_i_124_n_5
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.302    73.263 r  mem_reg_0_15_30_35_i_51/O
                         net (fo=1, routed)           0.000    73.263    mem_reg_0_15_30_35_i_51_n_0
    SLICE_X49Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    73.903 r  mem_reg_0_15_30_35_i_31/O[3]
                         net (fo=3, routed)           1.520    75.423    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/y1_280_out_4[11]
    SLICE_X58Y108        LUT6 (Prop_lut6_I5_O)        0.306    75.729 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_28/O
                         net (fo=1, routed)           0.000    75.729    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_28_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    76.337 r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_30_35_i_12/O[3]
                         net (fo=1, routed)           0.586    76.923    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_2_0[3]
    SLICE_X59Y108        LUT2 (Prop_lut2_I1_O)        0.307    77.230 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_7/O
                         net (fo=1, routed)           0.000    77.230    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_7_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.631 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_2/CO[3]
                         net (fo=1, routed)           0.000    77.631    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_30_35_i_2_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    77.965 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_36_41_i_1/O[1]
                         net (fo=1, routed)           0.813    78.778    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/DIC0
    SLICE_X62Y118        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.704    38.559    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/WCLK
    SLICE_X62Y118        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC/CLK
                         clock pessimism              0.453    39.012    
                         clock uncertainty           -0.160    38.852    
    SLICE_X62Y118        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.354    38.498    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -78.778    
  -------------------------------------------------------------------
                         slack                                -40.280    

Slack (VIOLATED) :        -40.278ns  (required time - arrival time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        79.601ns  (logic 41.915ns (52.656%)  route 37.686ns (47.344%))
  Logic Levels:           103  (CARRY4=66 DSP48E1=3 LUT1=2 LUT2=8 LUT3=14 LUT4=8 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.728    -0.964    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/clk_out1
    SLICE_X54Y44         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.486 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout_reg[18]/Q
                         net (fo=3, routed)           0.890     0.404    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/rd_dout[18]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.295     0.699 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23/O
                         net (fo=1, routed)           0.000     0.699    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_23_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.277 f  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp5_i_18/O[2]
                         net (fo=1, routed)           0.602     1.879    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp3__1_0[2]
    SLICE_X62Y41         LUT1 (Prop_lut1_I0_O)        0.301     2.180 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19/O
                         net (fo=1, routed)           0.000     2.180    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_19_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     2.430 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp5_i_1/O[2]
                         net (fo=100, routed)         0.727     3.157    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_05_i_607[2]
    SLICE_X57Y40         LUT6 (Prop_lut6_I0_O)        0.301     3.458 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038/O
                         net (fo=1, routed)           0.000     3.458    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1038_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.859 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917/CO[3]
                         net (fo=1, routed)           0.000     3.859    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_917_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.193 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_1088/O[1]
                         net (fo=2, routed)           0.798     4.991    u_mwfil_chiftop_n_1093
    SLICE_X60Y41         LUT3 (Prop_lut3_I1_O)        0.331     5.322 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_990/O
                         net (fo=2, routed)           0.793     6.115    plasma_nn_wrapper_fixpt_tmp_010__0_i_990_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606     6.721 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_854/CO[3]
                         net (fo=1, routed)           0.000     6.721    plasma_nn_wrapper_fixpt_tmp_010__0_i_854_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.960 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_819/O[2]
                         net (fo=2, routed)           0.574     7.534    plasma_nn_wrapper_fixpt_tmp_010__0_i_819_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I2_O)        0.331     7.865 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_603/O
                         net (fo=2, routed)           0.690     8.555    plasma_nn_wrapper_fixpt_tmp_010__0_i_603_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I0_O)        0.327     8.882 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_607/O
                         net (fo=1, routed)           0.000     8.882    plasma_nn_wrapper_fixpt_tmp_010__0_i_607_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.283 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_423/CO[3]
                         net (fo=1, routed)           0.000     9.283    plasma_nn_wrapper_fixpt_tmp_010__0_i_423_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.617 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_395/O[1]
                         net (fo=1, routed)           0.898    10.516    plasma_nn_wrapper_fixpt_tmp_010__0_i_395_n_6
    SLICE_X68Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    11.458 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_267/O[3]
                         net (fo=1, routed)           0.450    11.908    plasma_nn_wrapper_fixpt_tmp_010__0_i_267_n_4
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.306    12.214 r  plasma_nn_wrapper_fixpt_tmp_010__0_i_154/O
                         net (fo=1, routed)           0.000    12.214    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_45[2]
    SLICE_X70Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.612 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_92_n_0
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.946 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/plasma_nn_wrapper_fixpt_tmp_010__0_i_89/O[1]
                         net (fo=2, routed)           0.855    13.801    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/C__0[17]
    SLICE_X71Y30         LUT3 (Prop_lut3_I1_O)        0.332    14.133 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28/O
                         net (fo=2, routed)           0.586    14.719    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_28_n_0
    SLICE_X71Y30         LUT4 (Prop_lut4_I3_O)        0.327    15.046 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32/O
                         net (fo=1, routed)           0.000    15.046    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_32_n_0
    SLICE_X71Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.447 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7/CO[3]
                         net (fo=1, routed)           0.000    15.447    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_7_n_0
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.781 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8/O[1]
                         net (fo=1, routed)           0.509    16.290    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_8_n_6
    SLICE_X73Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704    16.994 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.994    u_mwfil_chiftop_n_330
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.307 f  plasma_nn_wrapper_fixpt_tmp_010__0_i_86/O[3]
                         net (fo=2, routed)           0.737    18.044    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_0[3]
    SLICE_X74Y29         LUT2 (Prop_lut2_I1_O)        0.306    18.350 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27/O
                         net (fo=1, routed)           0.000    18.350    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_27_n_0
    SLICE_X74Y29         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    18.807 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_010__0_i_6/CO[1]
                         net (fo=340, routed)         1.242    20.049    u_mwfil_chiftop_n_70
    SLICE_X69Y39         LUT3 (Prop_lut3_I2_O)        0.329    20.378 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_350/O
                         net (fo=1, routed)           0.000    20.378    plasma_nn_wrapper_fixpt_tmp_03__23_i_350_n_0
    SLICE_X69Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    21.018 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_271/O[3]
                         net (fo=2, routed)           0.934    21.953    plasma_nn_wrapper_fixpt_tmp_03__23_i_271_n_4
    SLICE_X70Y40         LUT3 (Prop_lut3_I0_O)        0.332    22.285 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_168/O
                         net (fo=2, routed)           0.813    23.098    plasma_nn_wrapper_fixpt_tmp_03__23_i_168_n_0
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.332    23.430 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_172/O
                         net (fo=1, routed)           0.000    23.430    plasma_nn_wrapper_fixpt_tmp_03__23_i_172_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    24.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_125/O[3]
                         net (fo=2, routed)           0.881    24.917    plasma_nn_wrapper_fixpt_tmp_03__23_i_125_n_4
    SLICE_X67Y44         LUT3 (Prop_lut3_I2_O)        0.331    25.248 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_49/O
                         net (fo=2, routed)           0.810    26.058    plasma_nn_wrapper_fixpt_tmp_03__23_i_49_n_0
    SLICE_X67Y45         LUT4 (Prop_lut4_I3_O)        0.332    26.390 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_53/O
                         net (fo=1, routed)           0.000    26.390    plasma_nn_wrapper_fixpt_tmp_03__23_i_53_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.922 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_36/CO[3]
                         net (fo=1, routed)           0.000    26.922    plasma_nn_wrapper_fixpt_tmp_03__23_i_36_n_0
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.036 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.036    plasma_nn_wrapper_fixpt_tmp_03__23_i_45_n_0
    SLICE_X67Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.370 r  plasma_nn_wrapper_fixpt_tmp_03__23_i_44/O[1]
                         net (fo=1, routed)           0.577    27.947    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_7[1]
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    28.800 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.800    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_23_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.039 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18/O[2]
                         net (fo=2, routed)           0.612    29.650    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_18_n_5
    SLICE_X74Y47         LUT3 (Prop_lut3_I0_O)        0.302    29.952 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22/O
                         net (fo=1, routed)           0.000    29.952    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_22_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    30.484 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.484    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_3_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.598 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.598    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_2_n_0
    SLICE_X74Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.932 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_i_1/O[1]
                         net (fo=9, routed)           1.784    32.717    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_0100_out[22]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[19])
                                                      1.999    34.716 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23/P[19]
                         net (fo=2, routed)           0.878    35.594    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_n_86
    SLICE_X91Y65         LUT1 (Prop_lut1_I0_O)        0.124    35.718 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36/O
                         net (fo=1, routed)           0.000    35.718    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_36_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.268 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.268    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_24_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.382 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.382    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_23_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.496 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.496    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_22_n_0
    SLICE_X91Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.610 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.610    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_21_n_0
    SLICE_X91Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.832 f  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_20/O[0]
                         net (fo=21, routed)          1.381    38.213    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_03__23_0[15]
    SLICE_X67Y69         LUT2 (Prop_lut2_I0_O)        0.299    38.512 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49/O
                         net (fo=1, routed)           0.000    38.512    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_49_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.062 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37/CO[3]
                         net (fo=1, routed)           0.000    39.062    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_37_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.219 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_16_i_25/CO[1]
                         net (fo=221, routed)         1.282    40.501    u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_01
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.329    40.830 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_363/O
                         net (fo=1, routed)           0.000    40.830    plasma_nn_wrapper_fixpt_tmp_13__28_i_363_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    41.377 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_302/O[2]
                         net (fo=2, routed)           1.012    42.390    plasma_nn_wrapper_fixpt_tmp_13__28_i_302_n_5
    SLICE_X58Y59         LUT3 (Prop_lut3_I0_O)        0.331    42.721 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_192/O
                         net (fo=2, routed)           0.819    43.539    plasma_nn_wrapper_fixpt_tmp_13__28_i_192_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I3_O)        0.331    43.870 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_196/O
                         net (fo=1, routed)           0.000    43.870    plasma_nn_wrapper_fixpt_tmp_13__28_i_196_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    44.246 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_168/CO[3]
                         net (fo=1, routed)           0.000    44.246    plasma_nn_wrapper_fixpt_tmp_13__28_i_168_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.485 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_189/O[2]
                         net (fo=2, routed)           1.351    45.836    plasma_nn_wrapper_fixpt_tmp_13__28_i_189_n_5
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.331    46.167 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_153/O
                         net (fo=2, routed)           0.648    46.815    plasma_nn_wrapper_fixpt_tmp_13__28_i_153_n_0
    SLICE_X48Y58         LUT4 (Prop_lut4_I3_O)        0.327    47.142 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_157/O
                         net (fo=1, routed)           0.000    47.142    plasma_nn_wrapper_fixpt_tmp_13__28_i_157_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.543 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.543    plasma_nn_wrapper_fixpt_tmp_13__28_i_52_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.657 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_50/CO[3]
                         net (fo=1, routed)           0.000    47.657    plasma_nn_wrapper_fixpt_tmp_13__28_i_50_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    47.880 r  plasma_nn_wrapper_fixpt_tmp_13__28_i_48/O[0]
                         net (fo=1, routed)           0.651    48.531    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_8[0]
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812    49.343 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.343    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_21_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    49.666 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16/O[1]
                         net (fo=2, routed)           0.457    50.122    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_16_n_6
    SLICE_X44Y62         LUT2 (Prop_lut2_I0_O)        0.306    50.428 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20/O
                         net (fo=1, routed)           0.000    50.428    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_20_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    50.960 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.960    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_2_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.199 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_i_1/O[2]
                         net (fo=9, routed)           1.073    52.273    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_160_out[22]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_C[45]_PCOUT[47])
                                                      2.194    54.467 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28/PCOUT[47]
                         net (fo=1, routed)           0.002    54.469    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__28_n_106
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    55.987 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29/P[1]
                         net (fo=1, routed)           1.169    57.156    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/plasma_nn_wrapper_fixpt_tmp_13__29_n_104
    SLICE_X35Y85         LUT2 (Prop_lut2_I1_O)        0.124    57.280 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879/O
                         net (fo=1, routed)           0.000    57.280    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_879_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.830 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740/CO[3]
                         net (fo=1, routed)           0.000    57.830    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_740_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.944 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552/CO[3]
                         net (fo=1, routed)           0.000    57.944    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_552_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.058 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420/CO[3]
                         net (fo=1, routed)           0.000    58.058    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_420_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.172 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294/CO[3]
                         net (fo=1, routed)           0.000    58.172    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_294_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.286 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206/CO[3]
                         net (fo=1, routed)           0.000    58.286    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_206_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.400 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196/CO[3]
                         net (fo=1, routed)           0.000    58.400    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_196_n_0
    SLICE_X35Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.514 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195/CO[3]
                         net (fo=1, routed)           0.000    58.514    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_195_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.628 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241/CO[3]
                         net (fo=1, routed)           0.000    58.628    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_0_5_i_241_n_0
    SLICE_X35Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.742 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73/CO[3]
                         net (fo=1, routed)           0.000    58.742    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_73_n_0
    SLICE_X35Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.076 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_92/O[1]
                         net (fo=1, routed)           0.600    59.675    u_mwfil_chiftop_n_2715
    SLICE_X37Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    60.510 r  mem_reg_0_15_12_17_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.510    mem_reg_0_15_12_17_i_39_n_0
    SLICE_X37Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    60.844 f  mem_reg_0_15_0_5_i_293/O[1]
                         net (fo=2, routed)           0.724    61.568    mem_reg_0_15_0_5_i_293_n_6
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.303    61.871 r  mem_reg_0_15_0_5_i_204/O
                         net (fo=1, routed)           0.000    61.871    mem_reg_0_15_0_5_i_204_n_0
    SLICE_X34Y94         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    62.363 f  mem_reg_0_15_0_5_i_143/CO[1]
                         net (fo=437, routed)         1.178    63.541    mem_reg_0_15_0_5_i_143_n_2
    SLICE_X35Y103        LUT3 (Prop_lut3_I2_O)        0.332    63.873 r  mem_reg_0_15_0_5_i_643/O
                         net (fo=1, routed)           0.000    63.873    mem_reg_0_15_0_5_i_643_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.423 r  mem_reg_0_15_0_5_i_458/CO[3]
                         net (fo=1, routed)           0.000    64.423    mem_reg_0_15_0_5_i_458_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    64.736 r  mem_reg_0_15_0_5_i_447/O[3]
                         net (fo=2, routed)           1.112    65.848    mem_reg_0_15_0_5_i_447_n_4
    SLICE_X36Y107        LUT3 (Prop_lut3_I1_O)        0.332    66.180 r  mem_reg_0_15_0_5_i_312/O
                         net (fo=2, routed)           0.816    66.996    mem_reg_0_15_0_5_i_312_n_0
    SLICE_X36Y108        LUT4 (Prop_lut4_I3_O)        0.355    67.351 r  mem_reg_0_15_0_5_i_316/O
                         net (fo=1, routed)           0.000    67.351    mem_reg_0_15_0_5_i_316_n_0
    SLICE_X36Y108        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    67.895 r  mem_reg_0_15_0_5_i_220/O[2]
                         net (fo=2, routed)           0.882    68.777    mem_reg_0_15_0_5_i_220_n_5
    SLICE_X42Y108        LUT3 (Prop_lut3_I0_O)        0.330    69.107 r  mem_reg_0_15_0_5_i_147/O
                         net (fo=2, routed)           0.679    69.786    mem_reg_0_15_0_5_i_147_n_0
    SLICE_X42Y108        LUT4 (Prop_lut4_I3_O)        0.331    70.117 r  mem_reg_0_15_0_5_i_151/O
                         net (fo=1, routed)           0.000    70.117    mem_reg_0_15_0_5_i_151_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.493 r  mem_reg_0_15_0_5_i_92/CO[3]
                         net (fo=1, routed)           0.000    70.493    mem_reg_0_15_0_5_i_92_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    70.816 r  mem_reg_0_15_0_5_i_141/O[1]
                         net (fo=1, routed)           0.442    71.258    mem_reg_0_15_0_5_i_141_n_6
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884    72.142 r  mem_reg_0_15_0_5_i_80/O[2]
                         net (fo=2, routed)           0.679    72.821    mem_reg_0_15_0_5_i_80_n_5
    SLICE_X49Y110        LUT3 (Prop_lut3_I0_O)        0.301    73.122 r  mem_reg_0_15_0_5_i_105/O
                         net (fo=1, routed)           0.000    73.122    mem_reg_0_15_0_5_i_105_n_0
    SLICE_X49Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    73.702 r  mem_reg_0_15_0_5_i_62/O[2]
                         net (fo=2, routed)           1.352    75.054    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/y1_180_out_5[6]
    SLICE_X54Y123        LUT3 (Prop_lut3_I0_O)        0.302    75.356 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_16/O
                         net (fo=2, routed)           0.542    75.898    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_16_n_0
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    76.513 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_11/O[3]
                         net (fo=1, routed)           0.460    76.973    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_11_n_4
    SLICE_X55Y123        LUT2 (Prop_lut2_I1_O)        0.306    77.279 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_3/O
                         net (fo=1, routed)           0.000    77.279    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_3_n_0
    SLICE_X55Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.680 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.680    u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_1_n_0
    SLICE_X55Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    77.902 r  u_mwfil_chiftop/u_dut/u_plasma_nn_wrapper_fixpt/mem_reg_0_15_6_11_i_2/O[0]
                         net (fo=1, routed)           0.735    78.637    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/DIC1
    SLICE_X46Y124        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    41.404 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.566    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.752 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.764    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.855 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         1.635    38.490    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/WCLK
    SLICE_X46Y124        RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.453    38.943    
                         clock uncertainty           -0.160    38.783    
    SLICE_X46Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.424    38.359    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                         -78.637    
  -------------------------------------------------------------------
                         slack                                -40.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.246ns (60.587%)  route 0.160ns (39.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.634    -0.573    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[8]/Q
                         net (fo=3, routed)           0.160    -0.265    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[8]
    SLICE_X49Y143        LUT2 (Prop_lut2_I1_O)        0.098    -0.167 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[8]
    SLICE_X49Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.910    -0.805    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                         clock pessimism              0.500    -0.306    
    SLICE_X49Y143        FDRE (Hold_fdre_C_D)         0.091    -0.215    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.316%)  route 0.224ns (51.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.633    -0.574    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y142        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[4]/Q
                         net (fo=3, routed)           0.224    -0.187    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[4]
    SLICE_X49Y142        LUT2 (Prop_lut2_I1_O)        0.045    -0.142 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[4]
    SLICE_X49Y142        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.909    -0.806    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y142        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                         clock pessimism              0.500    -0.307    
    SLICE_X49Y142        FDRE (Hold_fdre_C_D)         0.091    -0.216    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.210ns (46.449%)  route 0.242ns (53.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.633    -0.574    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y142        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/Q
                         net (fo=3, routed)           0.242    -0.168    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[2]
    SLICE_X49Y141        LUT2 (Prop_lut2_I0_O)        0.046    -0.122 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X49Y141        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.909    -0.806    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y141        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.500    -0.307    
    SLICE_X49Y141        FDRE (Hold_fdre_C_D)         0.107    -0.200    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.226ns (52.485%)  route 0.205ns (47.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.637    -0.570    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y144        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y144        FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/Q
                         net (fo=4, routed)           0.205    -0.238    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][9]
    SLICE_X51Y144        LUT5 (Prop_lut5_I1_O)        0.098    -0.140 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[7]
    SLICE_X51Y144        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.906    -0.809    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X51Y144        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.500    -0.310    
    SLICE_X51Y144        FDRE (Hold_fdre_C_D)         0.092    -0.218    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.517%)  route 0.411ns (71.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.633    -0.574    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y141        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/Q
                         net (fo=3, routed)           0.411     0.001    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X2Y28         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.953    -0.762    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y28         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.500    -0.262    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.079    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.520%)  route 0.411ns (71.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.634    -0.573    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/Q
                         net (fo=3, routed)           0.411     0.002    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X2Y28         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.953    -0.762    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y28         RAMB36E1                                     r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.500    -0.262    
    RAMB36_X2Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.079    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.210ns (45.875%)  route 0.248ns (54.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.633    -0.574    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y141        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y141        FDRE (Prop_fdre_C_Q)         0.164    -0.410 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[5]/Q
                         net (fo=3, routed)           0.248    -0.162    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[5]
    SLICE_X49Y142        LUT2 (Prop_lut2_I1_O)        0.046    -0.116 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[5]
    SLICE_X49Y142        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.909    -0.806    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y142        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism              0.500    -0.307    
    SLICE_X49Y142        FDRE (Hold_fdre_C_D)         0.107    -0.200    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.559    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X51Y49         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[38]/Q
                         net (fo=2, routed)           0.122    -0.385    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/DIA0
    SLICE_X50Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.826    -0.889    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/WCLK
    SLICE_X50Y48         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.257    -0.633    
    SLICE_X50Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.486    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.559    -0.649    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/clk_out1
    SLICE_X51Y48         FDRE                                         r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_reg[36]/Q
                         net (fo=2, routed)           0.120    -0.388    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/DIC0
    SLICE_X50Y47         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.826    -0.889    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/WCLK
    SLICE_X50Y47         RAMD32                                       r  u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.257    -0.633    
    SLICE_X50Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.489    u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.035%)  route 0.279ns (62.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.634    -0.573    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X50Y143        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y143        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[11]/Q
                         net (fo=3, routed)           0.279    -0.130    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[11]
    SLICE_X47Y147        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=844, routed)         0.911    -0.804    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y147        FDRE                                         r  u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                         clock pessimism              0.500    -0.305    
    SLICE_X47Y147        FDRE (Hold_fdre_C_D)         0.070    -0.235    u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y28     u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10     u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y52     u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X49Y45     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X75Y34     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y40     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X57Y41     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rdreq_d1_reg_replica_3/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X52Y41     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/empty_tmp_d1_reg_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y47     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y48     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y48     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X58Y43     u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y124    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X50Y124    u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/mem_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



