
nas_stm32h.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010bc4  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00057758  08010e80  08010e80  00020e80  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080685d8  080685d8  000785d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080685e0  080685e0  000785e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080685e4  080685e4  000785e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000198c  24000000  080685e8  00080000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00014d78  240019a0  08069f74  000819a0  2**5
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  00090000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0008198c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001de0f  00000000  00000000  000819ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000032fd  00000000  00000000  0009f7c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000be0  00000000  00000000  000a2ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000ae0  00000000  00000000  000a36a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000316d1  00000000  00000000  000a4188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010fba  00000000  00000000  000d5859  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00140159  00000000  00000000  000e6813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000a3  00000000  00000000  0022696c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000040f0  00000000  00000000  00226a10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  0022ab00  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  0022abcc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240019a0 	.word	0x240019a0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08010e5c 	.word	0x08010e5c

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240019a4 	.word	0x240019a4
 80002ec:	08010e5c 	.word	0x08010e5c

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b9a2 	b.w	80006fc <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f83a 	bl	8000438 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__aeabi_f2lz>:
 80003d0:	ee07 0a90 	vmov	s15, r0
 80003d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80003d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003dc:	d401      	bmi.n	80003e2 <__aeabi_f2lz+0x12>
 80003de:	f000 b80b 	b.w	80003f8 <__aeabi_f2ulz>
 80003e2:	eef1 7a67 	vneg.f32	s15, s15
 80003e6:	b508      	push	{r3, lr}
 80003e8:	ee17 0a90 	vmov	r0, s15
 80003ec:	f000 f804 	bl	80003f8 <__aeabi_f2ulz>
 80003f0:	4240      	negs	r0, r0
 80003f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003f6:	bd08      	pop	{r3, pc}

080003f8 <__aeabi_f2ulz>:
 80003f8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000428 <__aeabi_f2ulz+0x30>
 80003fc:	ee07 0a90 	vmov	s15, r0
 8000400:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000430 <__aeabi_f2ulz+0x38>
 8000404:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000408:	ee27 6b06 	vmul.f64	d6, d7, d6
 800040c:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000410:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000414:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000418:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800041c:	ee16 1a10 	vmov	r1, s12
 8000420:	ee17 0a90 	vmov	r0, s15
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	00000000 	.word	0x00000000
 800042c:	3df00000 	.word	0x3df00000
 8000430:	00000000 	.word	0x00000000
 8000434:	41f00000 	.word	0x41f00000

08000438 <__udivmoddi4>:
 8000438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800043c:	9d08      	ldr	r5, [sp, #32]
 800043e:	4604      	mov	r4, r0
 8000440:	468c      	mov	ip, r1
 8000442:	2b00      	cmp	r3, #0
 8000444:	f040 8083 	bne.w	800054e <__udivmoddi4+0x116>
 8000448:	428a      	cmp	r2, r1
 800044a:	4617      	mov	r7, r2
 800044c:	d947      	bls.n	80004de <__udivmoddi4+0xa6>
 800044e:	fab2 f282 	clz	r2, r2
 8000452:	b142      	cbz	r2, 8000466 <__udivmoddi4+0x2e>
 8000454:	f1c2 0020 	rsb	r0, r2, #32
 8000458:	fa24 f000 	lsr.w	r0, r4, r0
 800045c:	4091      	lsls	r1, r2
 800045e:	4097      	lsls	r7, r2
 8000460:	ea40 0c01 	orr.w	ip, r0, r1
 8000464:	4094      	lsls	r4, r2
 8000466:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800046a:	0c23      	lsrs	r3, r4, #16
 800046c:	fbbc f6f8 	udiv	r6, ip, r8
 8000470:	fa1f fe87 	uxth.w	lr, r7
 8000474:	fb08 c116 	mls	r1, r8, r6, ip
 8000478:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047c:	fb06 f10e 	mul.w	r1, r6, lr
 8000480:	4299      	cmp	r1, r3
 8000482:	d909      	bls.n	8000498 <__udivmoddi4+0x60>
 8000484:	18fb      	adds	r3, r7, r3
 8000486:	f106 30ff 	add.w	r0, r6, #4294967295
 800048a:	f080 8119 	bcs.w	80006c0 <__udivmoddi4+0x288>
 800048e:	4299      	cmp	r1, r3
 8000490:	f240 8116 	bls.w	80006c0 <__udivmoddi4+0x288>
 8000494:	3e02      	subs	r6, #2
 8000496:	443b      	add	r3, r7
 8000498:	1a5b      	subs	r3, r3, r1
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a0:	fb08 3310 	mls	r3, r8, r0, r3
 80004a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	45a6      	cmp	lr, r4
 80004ae:	d909      	bls.n	80004c4 <__udivmoddi4+0x8c>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b6:	f080 8105 	bcs.w	80006c4 <__udivmoddi4+0x28c>
 80004ba:	45a6      	cmp	lr, r4
 80004bc:	f240 8102 	bls.w	80006c4 <__udivmoddi4+0x28c>
 80004c0:	3802      	subs	r0, #2
 80004c2:	443c      	add	r4, r7
 80004c4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004c8:	eba4 040e 	sub.w	r4, r4, lr
 80004cc:	2600      	movs	r6, #0
 80004ce:	b11d      	cbz	r5, 80004d8 <__udivmoddi4+0xa0>
 80004d0:	40d4      	lsrs	r4, r2
 80004d2:	2300      	movs	r3, #0
 80004d4:	e9c5 4300 	strd	r4, r3, [r5]
 80004d8:	4631      	mov	r1, r6
 80004da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004de:	b902      	cbnz	r2, 80004e2 <__udivmoddi4+0xaa>
 80004e0:	deff      	udf	#255	; 0xff
 80004e2:	fab2 f282 	clz	r2, r2
 80004e6:	2a00      	cmp	r2, #0
 80004e8:	d150      	bne.n	800058c <__udivmoddi4+0x154>
 80004ea:	1bcb      	subs	r3, r1, r7
 80004ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f0:	fa1f f887 	uxth.w	r8, r7
 80004f4:	2601      	movs	r6, #1
 80004f6:	fbb3 fcfe 	udiv	ip, r3, lr
 80004fa:	0c21      	lsrs	r1, r4, #16
 80004fc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb08 f30c 	mul.w	r3, r8, ip
 8000508:	428b      	cmp	r3, r1
 800050a:	d907      	bls.n	800051c <__udivmoddi4+0xe4>
 800050c:	1879      	adds	r1, r7, r1
 800050e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000512:	d202      	bcs.n	800051a <__udivmoddi4+0xe2>
 8000514:	428b      	cmp	r3, r1
 8000516:	f200 80e9 	bhi.w	80006ec <__udivmoddi4+0x2b4>
 800051a:	4684      	mov	ip, r0
 800051c:	1ac9      	subs	r1, r1, r3
 800051e:	b2a3      	uxth	r3, r4
 8000520:	fbb1 f0fe 	udiv	r0, r1, lr
 8000524:	fb0e 1110 	mls	r1, lr, r0, r1
 8000528:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800052c:	fb08 f800 	mul.w	r8, r8, r0
 8000530:	45a0      	cmp	r8, r4
 8000532:	d907      	bls.n	8000544 <__udivmoddi4+0x10c>
 8000534:	193c      	adds	r4, r7, r4
 8000536:	f100 33ff 	add.w	r3, r0, #4294967295
 800053a:	d202      	bcs.n	8000542 <__udivmoddi4+0x10a>
 800053c:	45a0      	cmp	r8, r4
 800053e:	f200 80d9 	bhi.w	80006f4 <__udivmoddi4+0x2bc>
 8000542:	4618      	mov	r0, r3
 8000544:	eba4 0408 	sub.w	r4, r4, r8
 8000548:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800054c:	e7bf      	b.n	80004ce <__udivmoddi4+0x96>
 800054e:	428b      	cmp	r3, r1
 8000550:	d909      	bls.n	8000566 <__udivmoddi4+0x12e>
 8000552:	2d00      	cmp	r5, #0
 8000554:	f000 80b1 	beq.w	80006ba <__udivmoddi4+0x282>
 8000558:	2600      	movs	r6, #0
 800055a:	e9c5 0100 	strd	r0, r1, [r5]
 800055e:	4630      	mov	r0, r6
 8000560:	4631      	mov	r1, r6
 8000562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000566:	fab3 f683 	clz	r6, r3
 800056a:	2e00      	cmp	r6, #0
 800056c:	d14a      	bne.n	8000604 <__udivmoddi4+0x1cc>
 800056e:	428b      	cmp	r3, r1
 8000570:	d302      	bcc.n	8000578 <__udivmoddi4+0x140>
 8000572:	4282      	cmp	r2, r0
 8000574:	f200 80b8 	bhi.w	80006e8 <__udivmoddi4+0x2b0>
 8000578:	1a84      	subs	r4, r0, r2
 800057a:	eb61 0103 	sbc.w	r1, r1, r3
 800057e:	2001      	movs	r0, #1
 8000580:	468c      	mov	ip, r1
 8000582:	2d00      	cmp	r5, #0
 8000584:	d0a8      	beq.n	80004d8 <__udivmoddi4+0xa0>
 8000586:	e9c5 4c00 	strd	r4, ip, [r5]
 800058a:	e7a5      	b.n	80004d8 <__udivmoddi4+0xa0>
 800058c:	f1c2 0320 	rsb	r3, r2, #32
 8000590:	fa20 f603 	lsr.w	r6, r0, r3
 8000594:	4097      	lsls	r7, r2
 8000596:	fa01 f002 	lsl.w	r0, r1, r2
 800059a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800059e:	40d9      	lsrs	r1, r3
 80005a0:	4330      	orrs	r0, r6
 80005a2:	0c03      	lsrs	r3, r0, #16
 80005a4:	fbb1 f6fe 	udiv	r6, r1, lr
 80005a8:	fa1f f887 	uxth.w	r8, r7
 80005ac:	fb0e 1116 	mls	r1, lr, r6, r1
 80005b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005b4:	fb06 f108 	mul.w	r1, r6, r8
 80005b8:	4299      	cmp	r1, r3
 80005ba:	fa04 f402 	lsl.w	r4, r4, r2
 80005be:	d909      	bls.n	80005d4 <__udivmoddi4+0x19c>
 80005c0:	18fb      	adds	r3, r7, r3
 80005c2:	f106 3cff 	add.w	ip, r6, #4294967295
 80005c6:	f080 808d 	bcs.w	80006e4 <__udivmoddi4+0x2ac>
 80005ca:	4299      	cmp	r1, r3
 80005cc:	f240 808a 	bls.w	80006e4 <__udivmoddi4+0x2ac>
 80005d0:	3e02      	subs	r6, #2
 80005d2:	443b      	add	r3, r7
 80005d4:	1a5b      	subs	r3, r3, r1
 80005d6:	b281      	uxth	r1, r0
 80005d8:	fbb3 f0fe 	udiv	r0, r3, lr
 80005dc:	fb0e 3310 	mls	r3, lr, r0, r3
 80005e0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005e4:	fb00 f308 	mul.w	r3, r0, r8
 80005e8:	428b      	cmp	r3, r1
 80005ea:	d907      	bls.n	80005fc <__udivmoddi4+0x1c4>
 80005ec:	1879      	adds	r1, r7, r1
 80005ee:	f100 3cff 	add.w	ip, r0, #4294967295
 80005f2:	d273      	bcs.n	80006dc <__udivmoddi4+0x2a4>
 80005f4:	428b      	cmp	r3, r1
 80005f6:	d971      	bls.n	80006dc <__udivmoddi4+0x2a4>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4439      	add	r1, r7
 80005fc:	1acb      	subs	r3, r1, r3
 80005fe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000602:	e778      	b.n	80004f6 <__udivmoddi4+0xbe>
 8000604:	f1c6 0c20 	rsb	ip, r6, #32
 8000608:	fa03 f406 	lsl.w	r4, r3, r6
 800060c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000610:	431c      	orrs	r4, r3
 8000612:	fa20 f70c 	lsr.w	r7, r0, ip
 8000616:	fa01 f306 	lsl.w	r3, r1, r6
 800061a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800061e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000622:	431f      	orrs	r7, r3
 8000624:	0c3b      	lsrs	r3, r7, #16
 8000626:	fbb1 f9fe 	udiv	r9, r1, lr
 800062a:	fa1f f884 	uxth.w	r8, r4
 800062e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000632:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000636:	fb09 fa08 	mul.w	sl, r9, r8
 800063a:	458a      	cmp	sl, r1
 800063c:	fa02 f206 	lsl.w	r2, r2, r6
 8000640:	fa00 f306 	lsl.w	r3, r0, r6
 8000644:	d908      	bls.n	8000658 <__udivmoddi4+0x220>
 8000646:	1861      	adds	r1, r4, r1
 8000648:	f109 30ff 	add.w	r0, r9, #4294967295
 800064c:	d248      	bcs.n	80006e0 <__udivmoddi4+0x2a8>
 800064e:	458a      	cmp	sl, r1
 8000650:	d946      	bls.n	80006e0 <__udivmoddi4+0x2a8>
 8000652:	f1a9 0902 	sub.w	r9, r9, #2
 8000656:	4421      	add	r1, r4
 8000658:	eba1 010a 	sub.w	r1, r1, sl
 800065c:	b2bf      	uxth	r7, r7
 800065e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000662:	fb0e 1110 	mls	r1, lr, r0, r1
 8000666:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800066a:	fb00 f808 	mul.w	r8, r0, r8
 800066e:	45b8      	cmp	r8, r7
 8000670:	d907      	bls.n	8000682 <__udivmoddi4+0x24a>
 8000672:	19e7      	adds	r7, r4, r7
 8000674:	f100 31ff 	add.w	r1, r0, #4294967295
 8000678:	d22e      	bcs.n	80006d8 <__udivmoddi4+0x2a0>
 800067a:	45b8      	cmp	r8, r7
 800067c:	d92c      	bls.n	80006d8 <__udivmoddi4+0x2a0>
 800067e:	3802      	subs	r0, #2
 8000680:	4427      	add	r7, r4
 8000682:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000686:	eba7 0708 	sub.w	r7, r7, r8
 800068a:	fba0 8902 	umull	r8, r9, r0, r2
 800068e:	454f      	cmp	r7, r9
 8000690:	46c6      	mov	lr, r8
 8000692:	4649      	mov	r1, r9
 8000694:	d31a      	bcc.n	80006cc <__udivmoddi4+0x294>
 8000696:	d017      	beq.n	80006c8 <__udivmoddi4+0x290>
 8000698:	b15d      	cbz	r5, 80006b2 <__udivmoddi4+0x27a>
 800069a:	ebb3 020e 	subs.w	r2, r3, lr
 800069e:	eb67 0701 	sbc.w	r7, r7, r1
 80006a2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80006a6:	40f2      	lsrs	r2, r6
 80006a8:	ea4c 0202 	orr.w	r2, ip, r2
 80006ac:	40f7      	lsrs	r7, r6
 80006ae:	e9c5 2700 	strd	r2, r7, [r5]
 80006b2:	2600      	movs	r6, #0
 80006b4:	4631      	mov	r1, r6
 80006b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ba:	462e      	mov	r6, r5
 80006bc:	4628      	mov	r0, r5
 80006be:	e70b      	b.n	80004d8 <__udivmoddi4+0xa0>
 80006c0:	4606      	mov	r6, r0
 80006c2:	e6e9      	b.n	8000498 <__udivmoddi4+0x60>
 80006c4:	4618      	mov	r0, r3
 80006c6:	e6fd      	b.n	80004c4 <__udivmoddi4+0x8c>
 80006c8:	4543      	cmp	r3, r8
 80006ca:	d2e5      	bcs.n	8000698 <__udivmoddi4+0x260>
 80006cc:	ebb8 0e02 	subs.w	lr, r8, r2
 80006d0:	eb69 0104 	sbc.w	r1, r9, r4
 80006d4:	3801      	subs	r0, #1
 80006d6:	e7df      	b.n	8000698 <__udivmoddi4+0x260>
 80006d8:	4608      	mov	r0, r1
 80006da:	e7d2      	b.n	8000682 <__udivmoddi4+0x24a>
 80006dc:	4660      	mov	r0, ip
 80006de:	e78d      	b.n	80005fc <__udivmoddi4+0x1c4>
 80006e0:	4681      	mov	r9, r0
 80006e2:	e7b9      	b.n	8000658 <__udivmoddi4+0x220>
 80006e4:	4666      	mov	r6, ip
 80006e6:	e775      	b.n	80005d4 <__udivmoddi4+0x19c>
 80006e8:	4630      	mov	r0, r6
 80006ea:	e74a      	b.n	8000582 <__udivmoddi4+0x14a>
 80006ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80006f0:	4439      	add	r1, r7
 80006f2:	e713      	b.n	800051c <__udivmoddi4+0xe4>
 80006f4:	3802      	subs	r0, #2
 80006f6:	443c      	add	r4, r7
 80006f8:	e724      	b.n	8000544 <__udivmoddi4+0x10c>
 80006fa:	bf00      	nop

080006fc <__aeabi_idiv0>:
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop

08000700 <acquire_and_process_data>:
/* Define global variables */
char buf[50]; // Define printf
int buf_len = 0;
ai_error err;
//
int acquire_and_process_data(const void *in_data){
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

//	AI_ALIGNED(4) ai_i8 in_data[AI_SINE_MODEL_IN_1_SIZE_BYTES];
//	AI_ALIGNED(4) ai_i8 out_data[AI_SINE_MODEL_OUT_1_SIZE_BYTES];

	for (uint32_t i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	e009      	b.n	8000722 <acquire_and_process_data+0x22>
	{
		((ai_float *)in_data)[i] = (ai_float)2.0f;
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	4413      	add	r3, r2
 8000716:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800071a:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	3301      	adds	r3, #1
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8000728:	d3f1      	bcc.n	800070e <acquire_and_process_data+0xe>
	}

	return 0;
 800072a:	2300      	movs	r3, #0
}
 800072c:	4618      	mov	r0, r3
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <aiInit>:
int aiInit(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
//  ai_error err;

  /* Create and initialize the c-model */
  const ai_handle acts[] = { activations };
 800073e:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <aiInit+0x74>)
 8000740:	607b      	str	r3, [r7, #4]
  err = ai_network_create_and_init(&network, acts, NULL);
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2200      	movs	r2, #0
 8000746:	4619      	mov	r1, r3
 8000748:	4819      	ldr	r0, [pc, #100]	; (80007b0 <aiInit+0x78>)
 800074a:	f005 fa05 	bl	8005b58 <ai_network_create_and_init>
 800074e:	4603      	mov	r3, r0
 8000750:	4a18      	ldr	r2, [pc, #96]	; (80007b4 <aiInit+0x7c>)
 8000752:	6013      	str	r3, [r2, #0]
  if (err.type != AI_ERROR_NONE) {
 8000754:	4b17      	ldr	r3, [pc, #92]	; (80007b4 <aiInit+0x7c>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d00f      	beq.n	800077c <aiInit+0x44>
	  buf_len = sprintf(buf, "Error: could not create NN instance\r\n");
 800075c:	4916      	ldr	r1, [pc, #88]	; (80007b8 <aiInit+0x80>)
 800075e:	4817      	ldr	r0, [pc, #92]	; (80007bc <aiInit+0x84>)
 8000760:	f00e f9ac 	bl	800eabc <siprintf>
 8000764:	4603      	mov	r3, r0
 8000766:	4a16      	ldr	r2, [pc, #88]	; (80007c0 <aiInit+0x88>)
 8000768:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);
 800076a:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <aiInit+0x88>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	b29a      	uxth	r2, r3
 8000770:	2364      	movs	r3, #100	; 0x64
 8000772:	4912      	ldr	r1, [pc, #72]	; (80007bc <aiInit+0x84>)
 8000774:	4813      	ldr	r0, [pc, #76]	; (80007c4 <aiInit+0x8c>)
 8000776:	f003 fca1 	bl	80040bc <HAL_UART_Transmit>
	  while(1);
 800077a:	e7fe      	b.n	800077a <aiInit+0x42>
 };

  /* Reteive pointers to the model's input/output tensors */
  ai_input = ai_network_inputs_get(network, NULL);
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <aiInit+0x78>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f005 fa5c 	bl	8005c40 <ai_network_inputs_get>
 8000788:	4603      	mov	r3, r0
 800078a:	4a0f      	ldr	r2, [pc, #60]	; (80007c8 <aiInit+0x90>)
 800078c:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 800078e:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <aiInit+0x78>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f005 fa6d 	bl	8005c74 <ai_network_outputs_get>
 800079a:	4603      	mov	r3, r0
 800079c:	4a0b      	ldr	r2, [pc, #44]	; (80007cc <aiInit+0x94>)
 800079e:	6013      	str	r3, [r2, #0]

  return 0;
 80007a0:	2300      	movs	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	240019c0 	.word	0x240019c0
 80007b0:	240019bc 	.word	0x240019bc
 80007b4:	240166cc 	.word	0x240166cc
 80007b8:	08010e80 	.word	0x08010e80
 80007bc:	240166d0 	.word	0x240166d0
 80007c0:	240164f0 	.word	0x240164f0
 80007c4:	24016618 	.word	0x24016618
 80007c8:	240164e8 	.word	0x240164e8
 80007cc:	240164ec 	.word	0x240164ec

080007d0 <aiRun>:

int aiRun(const void *in_data, void *out_data) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]
  ai_i32 n_batch;
//  ai_error err;

  /* 1 - Update IO handlers with the data payload */
  ai_input[0].data = AI_HANDLE_PTR(in_data);
 80007da:	4b18      	ldr	r3, [pc, #96]	; (800083c <aiRun+0x6c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR(out_data);
 80007e2:	4b17      	ldr	r3, [pc, #92]	; (8000840 <aiRun+0x70>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	605a      	str	r2, [r3, #4]

  /* 2 - Perform the inference */
  n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80007ea:	4b16      	ldr	r3, [pc, #88]	; (8000844 <aiRun+0x74>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a13      	ldr	r2, [pc, #76]	; (800083c <aiRun+0x6c>)
 80007f0:	6811      	ldr	r1, [r2, #0]
 80007f2:	4a13      	ldr	r2, [pc, #76]	; (8000840 <aiRun+0x70>)
 80007f4:	6812      	ldr	r2, [r2, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f005 fa92 	bl	8005d20 <ai_network_run>
 80007fc:	60f8      	str	r0, [r7, #12]
  if (n_batch != 1) {
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b01      	cmp	r3, #1
 8000802:	d016      	beq.n	8000832 <aiRun+0x62>
      err = ai_network_get_error(network);
 8000804:	4b0f      	ldr	r3, [pc, #60]	; (8000844 <aiRun+0x74>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4618      	mov	r0, r3
 800080a:	f005 f983 	bl	8005b14 <ai_network_get_error>
 800080e:	4603      	mov	r3, r0
 8000810:	4a0d      	ldr	r2, [pc, #52]	; (8000848 <aiRun+0x78>)
 8000812:	6013      	str	r3, [r2, #0]
	  buf_len = sprintf(buf, "Error: could not run inference \r\n");
 8000814:	490d      	ldr	r1, [pc, #52]	; (800084c <aiRun+0x7c>)
 8000816:	480e      	ldr	r0, [pc, #56]	; (8000850 <aiRun+0x80>)
 8000818:	f00e f950 	bl	800eabc <siprintf>
 800081c:	4603      	mov	r3, r0
 800081e:	4a0d      	ldr	r2, [pc, #52]	; (8000854 <aiRun+0x84>)
 8000820:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);
 8000822:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <aiRun+0x84>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	b29a      	uxth	r2, r3
 8000828:	2364      	movs	r3, #100	; 0x64
 800082a:	4909      	ldr	r1, [pc, #36]	; (8000850 <aiRun+0x80>)
 800082c:	480a      	ldr	r0, [pc, #40]	; (8000858 <aiRun+0x88>)
 800082e:	f003 fc45 	bl	80040bc <HAL_UART_Transmit>

  };

  return 0;
 8000832:	2300      	movs	r3, #0
}
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	240164e8 	.word	0x240164e8
 8000840:	240164ec 	.word	0x240164ec
 8000844:	240019bc 	.word	0x240019bc
 8000848:	240166cc 	.word	0x240166cc
 800084c:	08010ea8 	.word	0x08010ea8
 8000850:	240166d0 	.word	0x240166d0
 8000854:	240164f0 	.word	0x240164f0
 8000858:	24016618 	.word	0x24016618

0800085c <softmax_process>:

	return 0;
}

int softmax_process(void *out_data)
{
 800085c:	b590      	push	{r4, r7, lr}
 800085e:	b089      	sub	sp, #36	; 0x24
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
    float *logits = (float *)out_data;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	60bb      	str	r3, [r7, #8]

    float max_val = logits[0];
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < AI_NETWORK_OUT_1_SIZE; i++)
 800086e:	2301      	movs	r3, #1
 8000870:	61bb      	str	r3, [r7, #24]
 8000872:	e015      	b.n	80008a0 <softmax_process+0x44>
    {
        if (logits[i] > max_val)
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	68ba      	ldr	r2, [r7, #8]
 800087a:	4413      	add	r3, r2
 800087c:	edd3 7a00 	vldr	s15, [r3]
 8000880:	ed97 7a07 	vldr	s14, [r7, #28]
 8000884:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800088c:	d505      	bpl.n	800089a <softmax_process+0x3e>
        {
            max_val = logits[i];
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	68ba      	ldr	r2, [r7, #8]
 8000894:	4413      	add	r3, r2
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < AI_NETWORK_OUT_1_SIZE; i++)
 800089a:	69bb      	ldr	r3, [r7, #24]
 800089c:	3301      	adds	r3, #1
 800089e:	61bb      	str	r3, [r7, #24]
 80008a0:	69bb      	ldr	r3, [r7, #24]
 80008a2:	2b09      	cmp	r3, #9
 80008a4:	dde6      	ble.n	8000874 <softmax_process+0x18>
        }
    }

    float sum_exp = 0.0f;
 80008a6:	f04f 0300 	mov.w	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 80008ac:	2300      	movs	r3, #0
 80008ae:	613b      	str	r3, [r7, #16]
 80008b0:	e024      	b.n	80008fc <softmax_process+0xa0>
    {
        logits[i] = expf(logits[i] - max_val);
 80008b2:	693b      	ldr	r3, [r7, #16]
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	68ba      	ldr	r2, [r7, #8]
 80008b8:	4413      	add	r3, r2
 80008ba:	ed93 7a00 	vldr	s14, [r3]
 80008be:	edd7 7a07 	vldr	s15, [r7, #28]
 80008c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008c6:	693b      	ldr	r3, [r7, #16]
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	68ba      	ldr	r2, [r7, #8]
 80008cc:	18d4      	adds	r4, r2, r3
 80008ce:	eeb0 0a67 	vmov.f32	s0, s15
 80008d2:	f010 f9e3 	bl	8010c9c <expf>
 80008d6:	eef0 7a40 	vmov.f32	s15, s0
 80008da:	edc4 7a00 	vstr	s15, [r4]
        sum_exp += logits[i];
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	68ba      	ldr	r2, [r7, #8]
 80008e4:	4413      	add	r3, r2
 80008e6:	edd3 7a00 	vldr	s15, [r3]
 80008ea:	ed97 7a05 	vldr	s14, [r7, #20]
 80008ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008f2:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 80008f6:	693b      	ldr	r3, [r7, #16]
 80008f8:	3301      	adds	r3, #1
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	2b09      	cmp	r3, #9
 8000900:	ddd7      	ble.n	80008b2 <softmax_process+0x56>
    }

    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 8000902:	2300      	movs	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	e012      	b.n	800092e <softmax_process+0xd2>
    {
        logits[i] /= sum_exp;
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	68ba      	ldr	r2, [r7, #8]
 800090e:	4413      	add	r3, r2
 8000910:	edd3 6a00 	vldr	s13, [r3]
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	009b      	lsls	r3, r3, #2
 8000918:	68ba      	ldr	r2, [r7, #8]
 800091a:	4413      	add	r3, r2
 800091c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000920:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000924:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	3301      	adds	r3, #1
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	2b09      	cmp	r3, #9
 8000932:	dde9      	ble.n	8000908 <softmax_process+0xac>
    }

//    buf_len = sprintf(buf, "Output[0] = %f\r\n", logits[0]);
//    HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);

    return 0;
 8000934:	2300      	movs	r3, #0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3724      	adds	r7, #36	; 0x24
 800093a:	46bd      	mov	sp, r7
 800093c:	bd90      	pop	{r4, r7, pc}
	...

08000940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b0ae      	sub	sp, #184	; 0xb8
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	/* USER CODE BEGIN 1 */

	__HAL_RCC_CRC_CLK_ENABLE();
 8000946:	4ba9      	ldr	r3, [pc, #676]	; (8000bec <main+0x2ac>)
 8000948:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800094c:	4aa7      	ldr	r2, [pc, #668]	; (8000bec <main+0x2ac>)
 800094e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000952:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000956:	4ba5      	ldr	r3, [pc, #660]	; (8000bec <main+0x2ac>)
 8000958:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800095c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000960:	663b      	str	r3, [r7, #96]	; 0x60
 8000962:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000964:	4ba2      	ldr	r3, [pc, #648]	; (8000bf0 <main+0x2b0>)
 8000966:	695b      	ldr	r3, [r3, #20]
 8000968:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800096c:	2b00      	cmp	r3, #0
 800096e:	d11b      	bne.n	80009a8 <main+0x68>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000970:	f3bf 8f4f 	dsb	sy
}
 8000974:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000976:	f3bf 8f6f 	isb	sy
}
 800097a:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800097c:	4b9c      	ldr	r3, [pc, #624]	; (8000bf0 <main+0x2b0>)
 800097e:	2200      	movs	r2, #0
 8000980:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000984:	f3bf 8f4f 	dsb	sy
}
 8000988:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800098a:	f3bf 8f6f 	isb	sy
}
 800098e:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000990:	4b97      	ldr	r3, [pc, #604]	; (8000bf0 <main+0x2b0>)
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	4a96      	ldr	r2, [pc, #600]	; (8000bf0 <main+0x2b0>)
 8000996:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800099a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800099c:	f3bf 8f4f 	dsb	sy
}
 80009a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009a2:	f3bf 8f6f 	isb	sy
}
 80009a6:	e000      	b.n	80009aa <main+0x6a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80009a8:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80009aa:	4b91      	ldr	r3, [pc, #580]	; (8000bf0 <main+0x2b0>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d138      	bne.n	8000a28 <main+0xe8>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80009b6:	4b8e      	ldr	r3, [pc, #568]	; (8000bf0 <main+0x2b0>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009be:	f3bf 8f4f 	dsb	sy
}
 80009c2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80009c4:	4b8a      	ldr	r3, [pc, #552]	; (8000bf0 <main+0x2b0>)
 80009c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009ca:	66fb      	str	r3, [r7, #108]	; 0x6c

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009ce:	0b5b      	lsrs	r3, r3, #13
 80009d0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009d4:	66bb      	str	r3, [r7, #104]	; 0x68
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009d8:	08db      	lsrs	r3, r3, #3
 80009da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009de:	667b      	str	r3, [r7, #100]	; 0x64
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80009e2:	015a      	lsls	r2, r3, #5
 80009e4:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80009e8:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80009ea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80009ec:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009ee:	4980      	ldr	r1, [pc, #512]	; (8000bf0 <main+0x2b0>)
 80009f0:	4313      	orrs	r3, r2
 80009f2:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80009f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009f8:	1e5a      	subs	r2, r3, #1
 80009fa:	667a      	str	r2, [r7, #100]	; 0x64
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d1ef      	bne.n	80009e0 <main+0xa0>
    } while(sets-- != 0U);
 8000a00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a02:	1e5a      	subs	r2, r3, #1
 8000a04:	66ba      	str	r2, [r7, #104]	; 0x68
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d1e5      	bne.n	80009d6 <main+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a0a:	f3bf 8f4f 	dsb	sy
}
 8000a0e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a10:	4b77      	ldr	r3, [pc, #476]	; (8000bf0 <main+0x2b0>)
 8000a12:	695b      	ldr	r3, [r3, #20]
 8000a14:	4a76      	ldr	r2, [pc, #472]	; (8000bf0 <main+0x2b0>)
 8000a16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a1a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a1c:	f3bf 8f4f 	dsb	sy
}
 8000a20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a22:	f3bf 8f6f 	isb	sy
}
 8000a26:	e000      	b.n	8000a2a <main+0xea>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a28:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2a:	f000 fbab 	bl	8001184 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a2e:	f000 f8f5 	bl	8000c1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a32:	f000 f9d3 	bl	8000ddc <MX_GPIO_Init>
  MX_CRC_Init();
 8000a36:	f000 f963 	bl	8000d00 <MX_CRC_Init>
  MX_USART3_UART_Init();
 8000a3a:	f000 f983 	bl	8000d44 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */

  HAL_UART_Init(&huart3);
 8000a3e:	486d      	ldr	r0, [pc, #436]	; (8000bf4 <main+0x2b4>)
 8000a40:	f003 faec 	bl	800401c <HAL_UART_Init>
  // Greetings
  buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI test\r\n");
 8000a44:	496c      	ldr	r1, [pc, #432]	; (8000bf8 <main+0x2b8>)
 8000a46:	486d      	ldr	r0, [pc, #436]	; (8000bfc <main+0x2bc>)
 8000a48:	f00e f838 	bl	800eabc <siprintf>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4a6c      	ldr	r2, [pc, #432]	; (8000c00 <main+0x2c0>)
 8000a50:	6013      	str	r3, [r2, #0]
  HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);
 8000a52:	4b6b      	ldr	r3, [pc, #428]	; (8000c00 <main+0x2c0>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	2364      	movs	r3, #100	; 0x64
 8000a5a:	4968      	ldr	r1, [pc, #416]	; (8000bfc <main+0x2bc>)
 8000a5c:	4865      	ldr	r0, [pc, #404]	; (8000bf4 <main+0x2b4>)
 8000a5e:	f003 fb2d 	bl	80040bc <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  /* 1 - Acquire, pre-process and fill the input buffers */
	  uint32_t start_time_init = HAL_GetTick(); // time start
 8000a62:	f000 fc15 	bl	8001290 <HAL_GetTick>
 8000a66:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	  for (int i = 0; i < 1000; i++)
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8000a70:	e009      	b.n	8000a86 <main+0x146>
	  {
		  aiInit();
 8000a72:	f7ff fe61 	bl	8000738 <aiInit>
		  acquire_and_process_data(in_data);
 8000a76:	4863      	ldr	r0, [pc, #396]	; (8000c04 <main+0x2c4>)
 8000a78:	f7ff fe42 	bl	8000700 <acquire_and_process_data>
	  for (int i = 0; i < 1000; i++)
 8000a7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000a80:	3301      	adds	r3, #1
 8000a82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8000a86:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000a8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a8e:	dbf0      	blt.n	8000a72 <main+0x132>
	  }
	  uint32_t end_time_init = HAL_GetTick(); // time end
 8000a90:	f000 fbfe 	bl	8001290 <HAL_GetTick>
 8000a94:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	  uint32_t total_time_init = end_time_init - start_time_init;
 8000a98:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000a9c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000aa0:	1ad3      	subs	r3, r2, r3
 8000aa2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	  float average_time_init = (float)total_time_init / 1000; // ms
 8000aa6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000aaa:	ee07 3a90 	vmov	s15, r3
 8000aae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ab2:	eddf 6a55 	vldr	s13, [pc, #340]	; 8000c08 <main+0x2c8>
 8000ab6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000aba:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
	  char buf_init[32];
	  int buf_len_init = sprintf(buf_init, "Init Time: %.3f ms\r\n", average_time_init);
 8000abe:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8000ac2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ac6:	4638      	mov	r0, r7
 8000ac8:	ec53 2b17 	vmov	r2, r3, d7
 8000acc:	494f      	ldr	r1, [pc, #316]	; (8000c0c <main+0x2cc>)
 8000ace:	f00d fff5 	bl	800eabc <siprintf>
 8000ad2:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf_init, buf_len_init, HAL_MAX_DELAY);
 8000ad6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000ada:	b29a      	uxth	r2, r3
 8000adc:	4639      	mov	r1, r7
 8000ade:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae2:	4844      	ldr	r0, [pc, #272]	; (8000bf4 <main+0x2b4>)
 8000ae4:	f003 faea 	bl	80040bc <HAL_UART_Transmit>


	  /* 2 - Call inference engine */
	  uint32_t start_time_inf = HAL_GetTick(); // time start
 8000ae8:	f000 fbd2 	bl	8001290 <HAL_GetTick>
 8000aec:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94

	  for (int i = 0; i < 1; i++)
 8000af0:	2300      	movs	r3, #0
 8000af2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000af6:	e008      	b.n	8000b0a <main+0x1ca>
	  {
		  aiRun(in_data, out_data);
 8000af8:	4945      	ldr	r1, [pc, #276]	; (8000c10 <main+0x2d0>)
 8000afa:	4842      	ldr	r0, [pc, #264]	; (8000c04 <main+0x2c4>)
 8000afc:	f7ff fe68 	bl	80007d0 <aiRun>
	  for (int i = 0; i < 1; i++)
 8000b00:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000b04:	3301      	adds	r3, #1
 8000b06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000b0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	ddf2      	ble.n	8000af8 <main+0x1b8>
	  }

	  uint32_t end_time_inf = HAL_GetTick(); // time end
 8000b12:	f000 fbbd 	bl	8001290 <HAL_GetTick>
 8000b16:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	  uint32_t total_time_inf = end_time_inf - start_time_inf;
 8000b1a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000b1e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	  float average_time_inf = (float)total_time_inf / 1; // ms
 8000b28:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000b2c:	ee07 3a90 	vmov	s15, r3
 8000b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b34:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	  char buf_inf[32];
	  int buf_len_inf = sprintf(buf_inf, "CNN Time: %.3f ms\r\n", average_time_inf);
 8000b38:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8000b3c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b40:	f107 0020 	add.w	r0, r7, #32
 8000b44:	ec53 2b17 	vmov	r2, r3, d7
 8000b48:	4932      	ldr	r1, [pc, #200]	; (8000c14 <main+0x2d4>)
 8000b4a:	f00d ffb7 	bl	800eabc <siprintf>
 8000b4e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf_inf, buf_len_inf, HAL_MAX_DELAY);
 8000b52:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000b56:	b29a      	uxth	r2, r3
 8000b58:	f107 0120 	add.w	r1, r7, #32
 8000b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b60:	4824      	ldr	r0, [pc, #144]	; (8000bf4 <main+0x2b4>)
 8000b62:	f003 faab 	bl	80040bc <HAL_UART_Transmit>

	  /* 3 - Post-process the predictions */
//	  post_process(out_data);
	  uint32_t start_time_sm = HAL_GetTick(); // time start
 8000b66:	f000 fb93 	bl	8001290 <HAL_GetTick>
 8000b6a:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
	  for (int i = 0; i < 1000; i++)
 8000b6e:	2300      	movs	r3, #0
 8000b70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000b74:	e007      	b.n	8000b86 <main+0x246>
	  {
	      softmax_process(out_data);
 8000b76:	4826      	ldr	r0, [pc, #152]	; (8000c10 <main+0x2d0>)
 8000b78:	f7ff fe70 	bl	800085c <softmax_process>
	  for (int i = 0; i < 1000; i++)
 8000b7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000b80:	3301      	adds	r3, #1
 8000b82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000b86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000b8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b8e:	dbf2      	blt.n	8000b76 <main+0x236>
	  }
	  uint32_t end_time_sm = HAL_GetTick(); // time end
 8000b90:	f000 fb7e 	bl	8001290 <HAL_GetTick>
 8000b94:	67f8      	str	r0, [r7, #124]	; 0x7c
	  uint32_t total_time_sm = end_time_sm - start_time_sm;
 8000b96:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000b98:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	67bb      	str	r3, [r7, #120]	; 0x78
	  float average_time_sm = (float)total_time_sm / 1000; // ms
 8000ba0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000ba2:	ee07 3a90 	vmov	s15, r3
 8000ba6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000baa:	eddf 6a17 	vldr	s13, [pc, #92]	; 8000c08 <main+0x2c8>
 8000bae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bb2:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	  char buf_sm[32];
	  int buf_len_sm = sprintf(buf_sm, "Softmax Time: %.3f ms\r\n", average_time_sm);
 8000bb6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000bba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bbe:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8000bc2:	ec53 2b17 	vmov	r2, r3, d7
 8000bc6:	4914      	ldr	r1, [pc, #80]	; (8000c18 <main+0x2d8>)
 8000bc8:	f00d ff78 	bl	800eabc <siprintf>
 8000bcc:	6738      	str	r0, [r7, #112]	; 0x70
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf_sm, buf_len_sm, HAL_MAX_DELAY);
 8000bce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000bd0:	b29a      	uxth	r2, r3
 8000bd2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bda:	4806      	ldr	r0, [pc, #24]	; (8000bf4 <main+0x2b4>)
 8000bdc:	f003 fa6e 	bl	80040bc <HAL_UART_Transmit>


	  /* USER CODE END WHILE */
	  HAL_Delay(500);
 8000be0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000be4:	f000 fb60 	bl	80012a8 <HAL_Delay>
  {
 8000be8:	e73b      	b.n	8000a62 <main+0x122>
 8000bea:	bf00      	nop
 8000bec:	58024400 	.word	0x58024400
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	24016618 	.word	0x24016618
 8000bf8:	08010ed8 	.word	0x08010ed8
 8000bfc:	240166d0 	.word	0x240166d0
 8000c00:	240164f0 	.word	0x240164f0
 8000c04:	240134c0 	.word	0x240134c0
 8000c08:	447a0000 	.word	0x447a0000
 8000c0c:	08010ef4 	.word	0x08010ef4
 8000c10:	240164c0 	.word	0x240164c0
 8000c14:	08010f0c 	.word	0x08010f0c
 8000c18:	08010f20 	.word	0x08010f20

08000c1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b09c      	sub	sp, #112	; 0x70
 8000c20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c26:	224c      	movs	r2, #76	; 0x4c
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f00d fa40 	bl	800e0b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	2220      	movs	r2, #32
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f00d fa3a 	bl	800e0b0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c3c:	2004      	movs	r0, #4
 8000c3e:	f000 fed5 	bl	80019ec <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c42:	2300      	movs	r3, #0
 8000c44:	603b      	str	r3, [r7, #0]
 8000c46:	4b2d      	ldr	r3, [pc, #180]	; (8000cfc <SystemClock_Config+0xe0>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c4e:	4a2b      	ldr	r2, [pc, #172]	; (8000cfc <SystemClock_Config+0xe0>)
 8000c50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c54:	6193      	str	r3, [r2, #24]
 8000c56:	4b29      	ldr	r3, [pc, #164]	; (8000cfc <SystemClock_Config+0xe0>)
 8000c58:	699b      	ldr	r3, [r3, #24]
 8000c5a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c5e:	603b      	str	r3, [r7, #0]
 8000c60:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c62:	bf00      	nop
 8000c64:	4b25      	ldr	r3, [pc, #148]	; (8000cfc <SystemClock_Config+0xe0>)
 8000c66:	699b      	ldr	r3, [r3, #24]
 8000c68:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c70:	d1f8      	bne.n	8000c64 <SystemClock_Config+0x48>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c72:	2302      	movs	r3, #2
 8000c74:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000c76:	2301      	movs	r3, #1
 8000c78:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c7a:	2340      	movs	r3, #64	; 0x40
 8000c7c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c7e:	2302      	movs	r3, #2
 8000c80:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c82:	2300      	movs	r3, #0
 8000c84:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c86:	2304      	movs	r3, #4
 8000c88:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000c8a:	230c      	movs	r3, #12
 8000c8c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000c92:	2302      	movs	r3, #2
 8000c94:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c96:	2302      	movs	r3, #2
 8000c98:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000c9a:	230c      	movs	r3, #12
 8000c9c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8000ca2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ca8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cac:	4618      	mov	r0, r3
 8000cae:	f000 fef7 	bl	8001aa0 <HAL_RCC_OscConfig>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000cb8:	f000 f8ba 	bl	8000e30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cbc:	233f      	movs	r3, #63	; 0x3f
 8000cbe:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ccc:	2340      	movs	r3, #64	; 0x40
 8000cce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000cd0:	2340      	movs	r3, #64	; 0x40
 8000cd2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000cd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cd8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000cda:	2340      	movs	r3, #64	; 0x40
 8000cdc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cde:	1d3b      	adds	r3, r7, #4
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f001 fae0 	bl	80022a8 <HAL_RCC_ClockConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000cee:	f000 f89f 	bl	8000e30 <Error_Handler>
  }
}
 8000cf2:	bf00      	nop
 8000cf4:	3770      	adds	r7, #112	; 0x70
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	58024800 	.word	0x58024800

08000d00 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d04:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <MX_CRC_Init+0x3c>)
 8000d06:	4a0e      	ldr	r2, [pc, #56]	; (8000d40 <MX_CRC_Init+0x40>)
 8000d08:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <MX_CRC_Init+0x3c>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d10:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <MX_CRC_Init+0x3c>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d16:	4b09      	ldr	r3, [pc, #36]	; (8000d3c <MX_CRC_Init+0x3c>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d1c:	4b07      	ldr	r3, [pc, #28]	; (8000d3c <MX_CRC_Init+0x3c>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d22:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <MX_CRC_Init+0x3c>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d28:	4804      	ldr	r0, [pc, #16]	; (8000d3c <MX_CRC_Init+0x3c>)
 8000d2a:	f000 fbc5 	bl	80014b8 <HAL_CRC_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000d34:	f000 f87c 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d38:	bf00      	nop
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	240166a8 	.word	0x240166a8
 8000d40:	40023000 	.word	0x40023000

08000d44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d48:	4b22      	ldr	r3, [pc, #136]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d4a:	4a23      	ldr	r2, [pc, #140]	; (8000dd8 <MX_USART3_UART_Init+0x94>)
 8000d4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d4e:	4b21      	ldr	r3, [pc, #132]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d56:	4b1f      	ldr	r3, [pc, #124]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d5c:	4b1d      	ldr	r3, [pc, #116]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d62:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d68:	4b1a      	ldr	r3, [pc, #104]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d6a:	220c      	movs	r2, #12
 8000d6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d6e:	4b19      	ldr	r3, [pc, #100]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d74:	4b17      	ldr	r3, [pc, #92]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d7a:	4b16      	ldr	r3, [pc, #88]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d80:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d86:	4b13      	ldr	r3, [pc, #76]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d8c:	4811      	ldr	r0, [pc, #68]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000d8e:	f003 f945 	bl	800401c <HAL_UART_Init>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d98:	f000 f84a 	bl	8000e30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	480d      	ldr	r0, [pc, #52]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000da0:	f004 fa6e 	bl	8005280 <HAL_UARTEx_SetTxFifoThreshold>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000daa:	f000 f841 	bl	8000e30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dae:	2100      	movs	r1, #0
 8000db0:	4808      	ldr	r0, [pc, #32]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000db2:	f004 faa3 	bl	80052fc <HAL_UARTEx_SetRxFifoThreshold>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000dbc:	f000 f838 	bl	8000e30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000dc0:	4804      	ldr	r0, [pc, #16]	; (8000dd4 <MX_USART3_UART_Init+0x90>)
 8000dc2:	f004 fa24 	bl	800520e <HAL_UARTEx_DisableFifoMode>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000dcc:	f000 f830 	bl	8000e30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	24016618 	.word	0x24016618
 8000dd8:	40004800 	.word	0x40004800

08000ddc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000de2:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <MX_GPIO_Init+0x50>)
 8000de4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000de8:	4a10      	ldr	r2, [pc, #64]	; (8000e2c <MX_GPIO_Init+0x50>)
 8000dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dee:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000df2:	4b0e      	ldr	r3, [pc, #56]	; (8000e2c <MX_GPIO_Init+0x50>)
 8000df4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e00:	4b0a      	ldr	r3, [pc, #40]	; (8000e2c <MX_GPIO_Init+0x50>)
 8000e02:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e06:	4a09      	ldr	r2, [pc, #36]	; (8000e2c <MX_GPIO_Init+0x50>)
 8000e08:	f043 0308 	orr.w	r3, r3, #8
 8000e0c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e10:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <MX_GPIO_Init+0x50>)
 8000e12:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e16:	f003 0308 	and.w	r3, r3, #8
 8000e1a:	603b      	str	r3, [r7, #0]
 8000e1c:	683b      	ldr	r3, [r7, #0]

}
 8000e1e:	bf00      	nop
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	58024400 	.word	0x58024400

08000e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000e34:	b672      	cpsid	i
}
 8000e36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e38:	e7fe      	b.n	8000e38 <Error_Handler+0x8>
	...

08000e3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e42:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <HAL_MspInit+0x30>)
 8000e44:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000e48:	4a08      	ldr	r2, [pc, #32]	; (8000e6c <HAL_MspInit+0x30>)
 8000e4a:	f043 0302 	orr.w	r3, r3, #2
 8000e4e:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000e52:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <HAL_MspInit+0x30>)
 8000e54:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000e58:	f003 0302 	and.w	r3, r3, #2
 8000e5c:	607b      	str	r3, [r7, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e60:	bf00      	nop
 8000e62:	370c      	adds	r7, #12
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr
 8000e6c:	58024400 	.word	0x58024400

08000e70 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0b      	ldr	r2, [pc, #44]	; (8000eac <HAL_CRC_MspInit+0x3c>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d10e      	bne.n	8000ea0 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000e82:	4b0b      	ldr	r3, [pc, #44]	; (8000eb0 <HAL_CRC_MspInit+0x40>)
 8000e84:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e88:	4a09      	ldr	r2, [pc, #36]	; (8000eb0 <HAL_CRC_MspInit+0x40>)
 8000e8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e8e:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000e92:	4b07      	ldr	r3, [pc, #28]	; (8000eb0 <HAL_CRC_MspInit+0x40>)
 8000e94:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000ea0:	bf00      	nop
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	40023000 	.word	0x40023000
 8000eb0:	58024400 	.word	0x58024400

08000eb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b0b8      	sub	sp, #224	; 0xe0
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	22b8      	movs	r2, #184	; 0xb8
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f00d f8eb 	bl	800e0b0 <memset>
  if(huart->Instance==USART3)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a25      	ldr	r2, [pc, #148]	; (8000f74 <HAL_UART_MspInit+0xc0>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d142      	bne.n	8000f6a <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eee:	f107 0314 	add.w	r3, r7, #20
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f001 fd64 	bl	80029c0 <HAL_RCCEx_PeriphCLKConfig>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000efe:	f7ff ff97 	bl	8000e30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f02:	4b1d      	ldr	r3, [pc, #116]	; (8000f78 <HAL_UART_MspInit+0xc4>)
 8000f04:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f08:	4a1b      	ldr	r2, [pc, #108]	; (8000f78 <HAL_UART_MspInit+0xc4>)
 8000f0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f0e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000f12:	4b19      	ldr	r3, [pc, #100]	; (8000f78 <HAL_UART_MspInit+0xc4>)
 8000f14:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f1c:	613b      	str	r3, [r7, #16]
 8000f1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f20:	4b15      	ldr	r3, [pc, #84]	; (8000f78 <HAL_UART_MspInit+0xc4>)
 8000f22:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f26:	4a14      	ldr	r2, [pc, #80]	; (8000f78 <HAL_UART_MspInit+0xc4>)
 8000f28:	f043 0308 	orr.w	r3, r3, #8
 8000f2c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <HAL_UART_MspInit+0xc4>)
 8000f32:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f36:	f003 0308 	and.w	r3, r3, #8
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f3e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f42:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f46:	2302      	movs	r3, #2
 8000f48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f52:	2300      	movs	r3, #0
 8000f54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f58:	2307      	movs	r3, #7
 8000f5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f5e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f62:	4619      	mov	r1, r3
 8000f64:	4805      	ldr	r0, [pc, #20]	; (8000f7c <HAL_UART_MspInit+0xc8>)
 8000f66:	f000 fb91 	bl	800168c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f6a:	bf00      	nop
 8000f6c:	37e0      	adds	r7, #224	; 0xe0
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	40004800 	.word	0x40004800
 8000f78:	58024400 	.word	0x58024400
 8000f7c:	58020c00 	.word	0x58020c00

08000f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f84:	e7fe      	b.n	8000f84 <NMI_Handler+0x4>

08000f86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f86:	b480      	push	{r7}
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8a:	e7fe      	b.n	8000f8a <HardFault_Handler+0x4>

08000f8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f90:	e7fe      	b.n	8000f90 <MemManage_Handler+0x4>

08000f92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f92:	b480      	push	{r7}
 8000f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f96:	e7fe      	b.n	8000f96 <BusFault_Handler+0x4>

08000f98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f9c:	e7fe      	b.n	8000f9c <UsageFault_Handler+0x4>

08000f9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fcc:	f000 f94c 	bl	8001268 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fdc:	4a14      	ldr	r2, [pc, #80]	; (8001030 <_sbrk+0x5c>)
 8000fde:	4b15      	ldr	r3, [pc, #84]	; (8001034 <_sbrk+0x60>)
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fe8:	4b13      	ldr	r3, [pc, #76]	; (8001038 <_sbrk+0x64>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d102      	bne.n	8000ff6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ff0:	4b11      	ldr	r3, [pc, #68]	; (8001038 <_sbrk+0x64>)
 8000ff2:	4a12      	ldr	r2, [pc, #72]	; (800103c <_sbrk+0x68>)
 8000ff4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ff6:	4b10      	ldr	r3, [pc, #64]	; (8001038 <_sbrk+0x64>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	429a      	cmp	r2, r3
 8001002:	d207      	bcs.n	8001014 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001004:	f00d f814 	bl	800e030 <__errno>
 8001008:	4603      	mov	r3, r0
 800100a:	220c      	movs	r2, #12
 800100c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800100e:	f04f 33ff 	mov.w	r3, #4294967295
 8001012:	e009      	b.n	8001028 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001014:	4b08      	ldr	r3, [pc, #32]	; (8001038 <_sbrk+0x64>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800101a:	4b07      	ldr	r3, [pc, #28]	; (8001038 <_sbrk+0x64>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4413      	add	r3, r2
 8001022:	4a05      	ldr	r2, [pc, #20]	; (8001038 <_sbrk+0x64>)
 8001024:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001026:	68fb      	ldr	r3, [r7, #12]
}
 8001028:	4618      	mov	r0, r3
 800102a:	3718      	adds	r7, #24
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20020000 	.word	0x20020000
 8001034:	00000800 	.word	0x00000800
 8001038:	240164f4 	.word	0x240164f4
 800103c:	20000000 	.word	0x20000000

08001040 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001044:	4b32      	ldr	r3, [pc, #200]	; (8001110 <SystemInit+0xd0>)
 8001046:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800104a:	4a31      	ldr	r2, [pc, #196]	; (8001110 <SystemInit+0xd0>)
 800104c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001050:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001054:	4b2f      	ldr	r3, [pc, #188]	; (8001114 <SystemInit+0xd4>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 030f 	and.w	r3, r3, #15
 800105c:	2b02      	cmp	r3, #2
 800105e:	d807      	bhi.n	8001070 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001060:	4b2c      	ldr	r3, [pc, #176]	; (8001114 <SystemInit+0xd4>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f023 030f 	bic.w	r3, r3, #15
 8001068:	4a2a      	ldr	r2, [pc, #168]	; (8001114 <SystemInit+0xd4>)
 800106a:	f043 0303 	orr.w	r3, r3, #3
 800106e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001070:	4b29      	ldr	r3, [pc, #164]	; (8001118 <SystemInit+0xd8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a28      	ldr	r2, [pc, #160]	; (8001118 <SystemInit+0xd8>)
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800107c:	4b26      	ldr	r3, [pc, #152]	; (8001118 <SystemInit+0xd8>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001082:	4b25      	ldr	r3, [pc, #148]	; (8001118 <SystemInit+0xd8>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	4924      	ldr	r1, [pc, #144]	; (8001118 <SystemInit+0xd8>)
 8001088:	4b24      	ldr	r3, [pc, #144]	; (800111c <SystemInit+0xdc>)
 800108a:	4013      	ands	r3, r2
 800108c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800108e:	4b21      	ldr	r3, [pc, #132]	; (8001114 <SystemInit+0xd4>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 030c 	and.w	r3, r3, #12
 8001096:	2b00      	cmp	r3, #0
 8001098:	d007      	beq.n	80010aa <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800109a:	4b1e      	ldr	r3, [pc, #120]	; (8001114 <SystemInit+0xd4>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f023 030f 	bic.w	r3, r3, #15
 80010a2:	4a1c      	ldr	r2, [pc, #112]	; (8001114 <SystemInit+0xd4>)
 80010a4:	f043 0303 	orr.w	r3, r3, #3
 80010a8:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80010aa:	4b1b      	ldr	r3, [pc, #108]	; (8001118 <SystemInit+0xd8>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80010b0:	4b19      	ldr	r3, [pc, #100]	; (8001118 <SystemInit+0xd8>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80010b6:	4b18      	ldr	r3, [pc, #96]	; (8001118 <SystemInit+0xd8>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010bc:	4b16      	ldr	r3, [pc, #88]	; (8001118 <SystemInit+0xd8>)
 80010be:	4a18      	ldr	r2, [pc, #96]	; (8001120 <SystemInit+0xe0>)
 80010c0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010c2:	4b15      	ldr	r3, [pc, #84]	; (8001118 <SystemInit+0xd8>)
 80010c4:	4a17      	ldr	r2, [pc, #92]	; (8001124 <SystemInit+0xe4>)
 80010c6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010c8:	4b13      	ldr	r3, [pc, #76]	; (8001118 <SystemInit+0xd8>)
 80010ca:	4a17      	ldr	r2, [pc, #92]	; (8001128 <SystemInit+0xe8>)
 80010cc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010ce:	4b12      	ldr	r3, [pc, #72]	; (8001118 <SystemInit+0xd8>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010d4:	4b10      	ldr	r3, [pc, #64]	; (8001118 <SystemInit+0xd8>)
 80010d6:	4a14      	ldr	r2, [pc, #80]	; (8001128 <SystemInit+0xe8>)
 80010d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <SystemInit+0xd8>)
 80010dc:	2200      	movs	r2, #0
 80010de:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010e0:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <SystemInit+0xd8>)
 80010e2:	4a11      	ldr	r2, [pc, #68]	; (8001128 <SystemInit+0xe8>)
 80010e4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010e6:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <SystemInit+0xd8>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010ec:	4b0a      	ldr	r3, [pc, #40]	; (8001118 <SystemInit+0xd8>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a09      	ldr	r2, [pc, #36]	; (8001118 <SystemInit+0xd8>)
 80010f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010f6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <SystemInit+0xd8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <SystemInit+0xec>)
 8001100:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001104:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000ed00 	.word	0xe000ed00
 8001114:	52002000 	.word	0x52002000
 8001118:	58024400 	.word	0x58024400
 800111c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001120:	02020200 	.word	0x02020200
 8001124:	01ff0000 	.word	0x01ff0000
 8001128:	01010280 	.word	0x01010280
 800112c:	52004000 	.word	0x52004000

08001130 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001130:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001168 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001134:	f7ff ff84 	bl	8001040 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001138:	480c      	ldr	r0, [pc, #48]	; (800116c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800113a:	490d      	ldr	r1, [pc, #52]	; (8001170 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800113c:	4a0d      	ldr	r2, [pc, #52]	; (8001174 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001140:	e002      	b.n	8001148 <LoopCopyDataInit>

08001142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001146:	3304      	adds	r3, #4

08001148 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800114c:	d3f9      	bcc.n	8001142 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800114e:	4a0a      	ldr	r2, [pc, #40]	; (8001178 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001150:	4c0a      	ldr	r4, [pc, #40]	; (800117c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001154:	e001      	b.n	800115a <LoopFillZerobss>

08001156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001158:	3204      	adds	r2, #4

0800115a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800115c:	d3fb      	bcc.n	8001156 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800115e:	f00c ff6d 	bl	800e03c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001162:	f7ff fbed 	bl	8000940 <main>
  bx  lr
 8001166:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001168:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800116c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001170:	2400198c 	.word	0x2400198c
  ldr r2, =_sidata
 8001174:	080685e8 	.word	0x080685e8
  ldr r2, =_sbss
 8001178:	240019a0 	.word	0x240019a0
  ldr r4, =_ebss
 800117c:	24016718 	.word	0x24016718

08001180 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001180:	e7fe      	b.n	8001180 <ADC_IRQHandler>
	...

08001184 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800118a:	2003      	movs	r0, #3
 800118c:	f000 f962 	bl	8001454 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8001190:	f001 fa40 	bl	8002614 <HAL_RCC_GetSysClockFreq>
 8001194:	4602      	mov	r2, r0
 8001196:	4b15      	ldr	r3, [pc, #84]	; (80011ec <HAL_Init+0x68>)
 8001198:	699b      	ldr	r3, [r3, #24]
 800119a:	0a1b      	lsrs	r3, r3, #8
 800119c:	f003 030f 	and.w	r3, r3, #15
 80011a0:	4913      	ldr	r1, [pc, #76]	; (80011f0 <HAL_Init+0x6c>)
 80011a2:	5ccb      	ldrb	r3, [r1, r3]
 80011a4:	f003 031f 	and.w	r3, r3, #31
 80011a8:	fa22 f303 	lsr.w	r3, r2, r3
 80011ac:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80011ae:	4b0f      	ldr	r3, [pc, #60]	; (80011ec <HAL_Init+0x68>)
 80011b0:	699b      	ldr	r3, [r3, #24]
 80011b2:	f003 030f 	and.w	r3, r3, #15
 80011b6:	4a0e      	ldr	r2, [pc, #56]	; (80011f0 <HAL_Init+0x6c>)
 80011b8:	5cd3      	ldrb	r3, [r2, r3]
 80011ba:	f003 031f 	and.w	r3, r3, #31
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	fa22 f303 	lsr.w	r3, r2, r3
 80011c4:	4a0b      	ldr	r2, [pc, #44]	; (80011f4 <HAL_Init+0x70>)
 80011c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80011c8:	4a0b      	ldr	r2, [pc, #44]	; (80011f8 <HAL_Init+0x74>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011ce:	2000      	movs	r0, #0
 80011d0:	f000 f814 	bl	80011fc <HAL_InitTick>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e002      	b.n	80011e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011de:	f7ff fe2d 	bl	8000e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3708      	adds	r7, #8
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	58024400 	.word	0x58024400
 80011f0:	08010f68 	.word	0x08010f68
 80011f4:	24000004 	.word	0x24000004
 80011f8:	24000000 	.word	0x24000000

080011fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001204:	4b15      	ldr	r3, [pc, #84]	; (800125c <HAL_InitTick+0x60>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d101      	bne.n	8001210 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e021      	b.n	8001254 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001210:	4b13      	ldr	r3, [pc, #76]	; (8001260 <HAL_InitTick+0x64>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	4b11      	ldr	r3, [pc, #68]	; (800125c <HAL_InitTick+0x60>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	4619      	mov	r1, r3
 800121a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800121e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001222:	fbb2 f3f3 	udiv	r3, r2, r3
 8001226:	4618      	mov	r0, r3
 8001228:	f000 f939 	bl	800149e <HAL_SYSTICK_Config>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e00e      	b.n	8001254 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2b0f      	cmp	r3, #15
 800123a:	d80a      	bhi.n	8001252 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800123c:	2200      	movs	r2, #0
 800123e:	6879      	ldr	r1, [r7, #4]
 8001240:	f04f 30ff 	mov.w	r0, #4294967295
 8001244:	f000 f911 	bl	800146a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001248:	4a06      	ldr	r2, [pc, #24]	; (8001264 <HAL_InitTick+0x68>)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800124e:	2300      	movs	r3, #0
 8001250:	e000      	b.n	8001254 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
}
 8001254:	4618      	mov	r0, r3
 8001256:	3708      	adds	r7, #8
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	2400000c 	.word	0x2400000c
 8001260:	24000000 	.word	0x24000000
 8001264:	24000008 	.word	0x24000008

08001268 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800126c:	4b06      	ldr	r3, [pc, #24]	; (8001288 <HAL_IncTick+0x20>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	461a      	mov	r2, r3
 8001272:	4b06      	ldr	r3, [pc, #24]	; (800128c <HAL_IncTick+0x24>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4413      	add	r3, r2
 8001278:	4a04      	ldr	r2, [pc, #16]	; (800128c <HAL_IncTick+0x24>)
 800127a:	6013      	str	r3, [r2, #0]
}
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	2400000c 	.word	0x2400000c
 800128c:	24016704 	.word	0x24016704

08001290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  return uwTick;
 8001294:	4b03      	ldr	r3, [pc, #12]	; (80012a4 <HAL_GetTick+0x14>)
 8001296:	681b      	ldr	r3, [r3, #0]
}
 8001298:	4618      	mov	r0, r3
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	24016704 	.word	0x24016704

080012a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b084      	sub	sp, #16
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012b0:	f7ff ffee 	bl	8001290 <HAL_GetTick>
 80012b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c0:	d005      	beq.n	80012ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012c2:	4b0a      	ldr	r3, [pc, #40]	; (80012ec <HAL_Delay+0x44>)
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	4413      	add	r3, r2
 80012cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012ce:	bf00      	nop
 80012d0:	f7ff ffde 	bl	8001290 <HAL_GetTick>
 80012d4:	4602      	mov	r2, r0
 80012d6:	68bb      	ldr	r3, [r7, #8]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	429a      	cmp	r2, r3
 80012de:	d8f7      	bhi.n	80012d0 <HAL_Delay+0x28>
  {
  }
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	2400000c 	.word	0x2400000c

080012f0 <__NVIC_SetPriorityGrouping>:
{
 80012f0:	b480      	push	{r7}
 80012f2:	b085      	sub	sp, #20
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001300:	4b0b      	ldr	r3, [pc, #44]	; (8001330 <__NVIC_SetPriorityGrouping+0x40>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001306:	68ba      	ldr	r2, [r7, #8]
 8001308:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800130c:	4013      	ands	r3, r2
 800130e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001318:	4b06      	ldr	r3, [pc, #24]	; (8001334 <__NVIC_SetPriorityGrouping+0x44>)
 800131a:	4313      	orrs	r3, r2
 800131c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800131e:	4a04      	ldr	r2, [pc, #16]	; (8001330 <__NVIC_SetPriorityGrouping+0x40>)
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	60d3      	str	r3, [r2, #12]
}
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	e000ed00 	.word	0xe000ed00
 8001334:	05fa0000 	.word	0x05fa0000

08001338 <__NVIC_GetPriorityGrouping>:
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <__NVIC_GetPriorityGrouping+0x18>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	0a1b      	lsrs	r3, r3, #8
 8001342:	f003 0307 	and.w	r3, r3, #7
}
 8001346:	4618      	mov	r0, r3
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <__NVIC_SetPriority>:
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	6039      	str	r1, [r7, #0]
 800135e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001360:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001364:	2b00      	cmp	r3, #0
 8001366:	db0a      	blt.n	800137e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	490c      	ldr	r1, [pc, #48]	; (80013a0 <__NVIC_SetPriority+0x4c>)
 800136e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001372:	0112      	lsls	r2, r2, #4
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	440b      	add	r3, r1
 8001378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800137c:	e00a      	b.n	8001394 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4908      	ldr	r1, [pc, #32]	; (80013a4 <__NVIC_SetPriority+0x50>)
 8001384:	88fb      	ldrh	r3, [r7, #6]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	3b04      	subs	r3, #4
 800138c:	0112      	lsls	r2, r2, #4
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	440b      	add	r3, r1
 8001392:	761a      	strb	r2, [r3, #24]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000e100 	.word	0xe000e100
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <NVIC_EncodePriority>:
{
 80013a8:	b480      	push	{r7}
 80013aa:	b089      	sub	sp, #36	; 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	bf28      	it	cs
 80013c6:	2304      	movcs	r3, #4
 80013c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3304      	adds	r3, #4
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d902      	bls.n	80013d8 <NVIC_EncodePriority+0x30>
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3b03      	subs	r3, #3
 80013d6:	e000      	b.n	80013da <NVIC_EncodePriority+0x32>
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	f04f 32ff 	mov.w	r2, #4294967295
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43da      	mvns	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	401a      	ands	r2, r3
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f0:	f04f 31ff 	mov.w	r1, #4294967295
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43d9      	mvns	r1, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	4313      	orrs	r3, r2
}
 8001402:	4618      	mov	r0, r3
 8001404:	3724      	adds	r7, #36	; 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3b01      	subs	r3, #1
 800141c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001420:	d301      	bcc.n	8001426 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001422:	2301      	movs	r3, #1
 8001424:	e00f      	b.n	8001446 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001426:	4a0a      	ldr	r2, [pc, #40]	; (8001450 <SysTick_Config+0x40>)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3b01      	subs	r3, #1
 800142c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800142e:	210f      	movs	r1, #15
 8001430:	f04f 30ff 	mov.w	r0, #4294967295
 8001434:	f7ff ff8e 	bl	8001354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001438:	4b05      	ldr	r3, [pc, #20]	; (8001450 <SysTick_Config+0x40>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143e:	4b04      	ldr	r3, [pc, #16]	; (8001450 <SysTick_Config+0x40>)
 8001440:	2207      	movs	r2, #7
 8001442:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	e000e010 	.word	0xe000e010

08001454 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ff47 	bl	80012f0 <__NVIC_SetPriorityGrouping>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800146a:	b580      	push	{r7, lr}
 800146c:	b086      	sub	sp, #24
 800146e:	af00      	add	r7, sp, #0
 8001470:	4603      	mov	r3, r0
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
 8001476:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001478:	f7ff ff5e 	bl	8001338 <__NVIC_GetPriorityGrouping>
 800147c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	6978      	ldr	r0, [r7, #20]
 8001484:	f7ff ff90 	bl	80013a8 <NVIC_EncodePriority>
 8001488:	4602      	mov	r2, r0
 800148a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800148e:	4611      	mov	r1, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff5f 	bl	8001354 <__NVIC_SetPriority>
}
 8001496:	bf00      	nop
 8001498:	3718      	adds	r7, #24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ffb2 	bl	8001410 <SysTick_Config>
 80014ac:	4603      	mov	r3, r0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
	...

080014b8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e054      	b.n	8001574 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	7f5b      	ldrb	r3, [r3, #29]
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d105      	bne.n	80014e0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2200      	movs	r2, #0
 80014d8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff fcc8 	bl	8000e70 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2202      	movs	r2, #2
 80014e4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	791b      	ldrb	r3, [r3, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10c      	bne.n	8001508 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a22      	ldr	r2, [pc, #136]	; (800157c <HAL_CRC_Init+0xc4>)
 80014f4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0218 	bic.w	r2, r2, #24
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	e00c      	b.n	8001522 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6899      	ldr	r1, [r3, #8]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	461a      	mov	r2, r3
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f000 f834 	bl	8001580 <HAL_CRCEx_Polynomial_Set>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800151e:	2301      	movs	r3, #1
 8001520:	e028      	b.n	8001574 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	795b      	ldrb	r3, [r3, #5]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d105      	bne.n	8001536 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f04f 32ff 	mov.w	r2, #4294967295
 8001532:	611a      	str	r2, [r3, #16]
 8001534:	e004      	b.n	8001540 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	6912      	ldr	r2, [r2, #16]
 800153e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695a      	ldr	r2, [r3, #20]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	430a      	orrs	r2, r1
 8001554:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	699a      	ldr	r2, [r3, #24]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	430a      	orrs	r2, r1
 800156a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2201      	movs	r2, #1
 8001570:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001572:	2300      	movs	r3, #0
}
 8001574:	4618      	mov	r0, r3
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	04c11db7 	.word	0x04c11db7

08001580 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001580:	b480      	push	{r7}
 8001582:	b087      	sub	sp, #28
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800158c:	2300      	movs	r3, #0
 800158e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001590:	231f      	movs	r3, #31
 8001592:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001594:	bf00      	nop
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1e5a      	subs	r2, r3, #1
 800159a:	613a      	str	r2, [r7, #16]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d009      	beq.n	80015b4 <HAL_CRCEx_Polynomial_Set+0x34>
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	f003 031f 	and.w	r3, r3, #31
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	fa22 f303 	lsr.w	r3, r2, r3
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d0f0      	beq.n	8001596 <HAL_CRCEx_Polynomial_Set+0x16>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b18      	cmp	r3, #24
 80015b8:	d846      	bhi.n	8001648 <HAL_CRCEx_Polynomial_Set+0xc8>
 80015ba:	a201      	add	r2, pc, #4	; (adr r2, 80015c0 <HAL_CRCEx_Polynomial_Set+0x40>)
 80015bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015c0:	0800164f 	.word	0x0800164f
 80015c4:	08001649 	.word	0x08001649
 80015c8:	08001649 	.word	0x08001649
 80015cc:	08001649 	.word	0x08001649
 80015d0:	08001649 	.word	0x08001649
 80015d4:	08001649 	.word	0x08001649
 80015d8:	08001649 	.word	0x08001649
 80015dc:	08001649 	.word	0x08001649
 80015e0:	0800163d 	.word	0x0800163d
 80015e4:	08001649 	.word	0x08001649
 80015e8:	08001649 	.word	0x08001649
 80015ec:	08001649 	.word	0x08001649
 80015f0:	08001649 	.word	0x08001649
 80015f4:	08001649 	.word	0x08001649
 80015f8:	08001649 	.word	0x08001649
 80015fc:	08001649 	.word	0x08001649
 8001600:	08001631 	.word	0x08001631
 8001604:	08001649 	.word	0x08001649
 8001608:	08001649 	.word	0x08001649
 800160c:	08001649 	.word	0x08001649
 8001610:	08001649 	.word	0x08001649
 8001614:	08001649 	.word	0x08001649
 8001618:	08001649 	.word	0x08001649
 800161c:	08001649 	.word	0x08001649
 8001620:	08001625 	.word	0x08001625
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	2b06      	cmp	r3, #6
 8001628:	d913      	bls.n	8001652 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800162e:	e010      	b.n	8001652 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	2b07      	cmp	r3, #7
 8001634:	d90f      	bls.n	8001656 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800163a:	e00c      	b.n	8001656 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	2b0f      	cmp	r3, #15
 8001640:	d90b      	bls.n	800165a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001646:	e008      	b.n	800165a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	75fb      	strb	r3, [r7, #23]
      break;
 800164c:	e006      	b.n	800165c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800164e:	bf00      	nop
 8001650:	e004      	b.n	800165c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001652:	bf00      	nop
 8001654:	e002      	b.n	800165c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001656:	bf00      	nop
 8001658:	e000      	b.n	800165c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800165a:	bf00      	nop
  }
  if (status == HAL_OK)
 800165c:	7dfb      	ldrb	r3, [r7, #23]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d10d      	bne.n	800167e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f023 0118 	bic.w	r1, r3, #24
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	687a      	ldr	r2, [r7, #4]
 800167a:	430a      	orrs	r2, r1
 800167c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800167e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001680:	4618      	mov	r0, r3
 8001682:	371c      	adds	r7, #28
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800169a:	4b89      	ldr	r3, [pc, #548]	; (80018c0 <HAL_GPIO_Init+0x234>)
 800169c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800169e:	e194      	b.n	80019ca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	2101      	movs	r1, #1
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	fa01 f303 	lsl.w	r3, r1, r3
 80016ac:	4013      	ands	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f000 8186 	beq.w	80019c4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f003 0303 	and.w	r3, r3, #3
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d005      	beq.n	80016d0 <HAL_GPIO_Init+0x44>
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f003 0303 	and.w	r3, r3, #3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d130      	bne.n	8001732 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016d6:	69fb      	ldr	r3, [r7, #28]
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	2203      	movs	r2, #3
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4013      	ands	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	68da      	ldr	r2, [r3, #12]
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001706:	2201      	movs	r2, #1
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	091b      	lsrs	r3, r3, #4
 800171c:	f003 0201 	and.w	r2, r3, #1
 8001720:	69fb      	ldr	r3, [r7, #28]
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4313      	orrs	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f003 0303 	and.w	r3, r3, #3
 800173a:	2b03      	cmp	r3, #3
 800173c:	d017      	beq.n	800176e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	2203      	movs	r2, #3
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4013      	ands	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	689a      	ldr	r2, [r3, #8]
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4313      	orrs	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f003 0303 	and.w	r3, r3, #3
 8001776:	2b02      	cmp	r3, #2
 8001778:	d123      	bne.n	80017c2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	08da      	lsrs	r2, r3, #3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3208      	adds	r2, #8
 8001782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001786:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001788:	69fb      	ldr	r3, [r7, #28]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	220f      	movs	r2, #15
 8001792:	fa02 f303 	lsl.w	r3, r2, r3
 8001796:	43db      	mvns	r3, r3
 8001798:	69ba      	ldr	r2, [r7, #24]
 800179a:	4013      	ands	r3, r2
 800179c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	691a      	ldr	r2, [r3, #16]
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	69ba      	ldr	r2, [r7, #24]
 80017b0:	4313      	orrs	r3, r2
 80017b2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	08da      	lsrs	r2, r3, #3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3208      	adds	r2, #8
 80017bc:	69b9      	ldr	r1, [r7, #24]
 80017be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017c8:	69fb      	ldr	r3, [r7, #28]
 80017ca:	005b      	lsls	r3, r3, #1
 80017cc:	2203      	movs	r2, #3
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	4013      	ands	r3, r2
 80017d8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 0203 	and.w	r2, r3, #3
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 80e0 	beq.w	80019c4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001804:	4b2f      	ldr	r3, [pc, #188]	; (80018c4 <HAL_GPIO_Init+0x238>)
 8001806:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800180a:	4a2e      	ldr	r2, [pc, #184]	; (80018c4 <HAL_GPIO_Init+0x238>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8001814:	4b2b      	ldr	r3, [pc, #172]	; (80018c4 <HAL_GPIO_Init+0x238>)
 8001816:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001822:	4a29      	ldr	r2, [pc, #164]	; (80018c8 <HAL_GPIO_Init+0x23c>)
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	089b      	lsrs	r3, r3, #2
 8001828:	3302      	adds	r3, #2
 800182a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800182e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	f003 0303 	and.w	r3, r3, #3
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	220f      	movs	r2, #15
 800183a:	fa02 f303 	lsl.w	r3, r2, r3
 800183e:	43db      	mvns	r3, r3
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	4013      	ands	r3, r2
 8001844:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a20      	ldr	r2, [pc, #128]	; (80018cc <HAL_GPIO_Init+0x240>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d052      	beq.n	80018f4 <HAL_GPIO_Init+0x268>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a1f      	ldr	r2, [pc, #124]	; (80018d0 <HAL_GPIO_Init+0x244>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d031      	beq.n	80018ba <HAL_GPIO_Init+0x22e>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a1e      	ldr	r2, [pc, #120]	; (80018d4 <HAL_GPIO_Init+0x248>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d02b      	beq.n	80018b6 <HAL_GPIO_Init+0x22a>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a1d      	ldr	r2, [pc, #116]	; (80018d8 <HAL_GPIO_Init+0x24c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d025      	beq.n	80018b2 <HAL_GPIO_Init+0x226>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a1c      	ldr	r2, [pc, #112]	; (80018dc <HAL_GPIO_Init+0x250>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d01f      	beq.n	80018ae <HAL_GPIO_Init+0x222>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a1b      	ldr	r2, [pc, #108]	; (80018e0 <HAL_GPIO_Init+0x254>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d019      	beq.n	80018aa <HAL_GPIO_Init+0x21e>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a1a      	ldr	r2, [pc, #104]	; (80018e4 <HAL_GPIO_Init+0x258>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d013      	beq.n	80018a6 <HAL_GPIO_Init+0x21a>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a19      	ldr	r2, [pc, #100]	; (80018e8 <HAL_GPIO_Init+0x25c>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d00d      	beq.n	80018a2 <HAL_GPIO_Init+0x216>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a18      	ldr	r2, [pc, #96]	; (80018ec <HAL_GPIO_Init+0x260>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d007      	beq.n	800189e <HAL_GPIO_Init+0x212>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a17      	ldr	r2, [pc, #92]	; (80018f0 <HAL_GPIO_Init+0x264>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d101      	bne.n	800189a <HAL_GPIO_Init+0x20e>
 8001896:	2309      	movs	r3, #9
 8001898:	e02d      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 800189a:	230a      	movs	r3, #10
 800189c:	e02b      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 800189e:	2308      	movs	r3, #8
 80018a0:	e029      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018a2:	2307      	movs	r3, #7
 80018a4:	e027      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018a6:	2306      	movs	r3, #6
 80018a8:	e025      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018aa:	2305      	movs	r3, #5
 80018ac:	e023      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018ae:	2304      	movs	r3, #4
 80018b0:	e021      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018b2:	2303      	movs	r3, #3
 80018b4:	e01f      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018b6:	2302      	movs	r3, #2
 80018b8:	e01d      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018ba:	2301      	movs	r3, #1
 80018bc:	e01b      	b.n	80018f6 <HAL_GPIO_Init+0x26a>
 80018be:	bf00      	nop
 80018c0:	58000080 	.word	0x58000080
 80018c4:	58024400 	.word	0x58024400
 80018c8:	58000400 	.word	0x58000400
 80018cc:	58020000 	.word	0x58020000
 80018d0:	58020400 	.word	0x58020400
 80018d4:	58020800 	.word	0x58020800
 80018d8:	58020c00 	.word	0x58020c00
 80018dc:	58021000 	.word	0x58021000
 80018e0:	58021400 	.word	0x58021400
 80018e4:	58021800 	.word	0x58021800
 80018e8:	58021c00 	.word	0x58021c00
 80018ec:	58022000 	.word	0x58022000
 80018f0:	58022400 	.word	0x58022400
 80018f4:	2300      	movs	r3, #0
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	f002 0203 	and.w	r2, r2, #3
 80018fc:	0092      	lsls	r2, r2, #2
 80018fe:	4093      	lsls	r3, r2
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4313      	orrs	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001906:	4938      	ldr	r1, [pc, #224]	; (80019e8 <HAL_GPIO_Init+0x35c>)
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	089b      	lsrs	r3, r3, #2
 800190c:	3302      	adds	r3, #2
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	43db      	mvns	r3, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4013      	ands	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800192e:	2b00      	cmp	r3, #0
 8001930:	d003      	beq.n	800193a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	4313      	orrs	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800193a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	43db      	mvns	r3, r3
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	4013      	ands	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	4313      	orrs	r3, r2
 8001966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001968:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800196c:	69bb      	ldr	r3, [r7, #24]
 800196e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	43db      	mvns	r3, r3
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4013      	ands	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001988:	2b00      	cmp	r3, #0
 800198a:	d003      	beq.n	8001994 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800198c:	69ba      	ldr	r2, [r7, #24]
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	69ba      	ldr	r2, [r7, #24]
 8001998:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	43db      	mvns	r3, r3
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	4013      	ands	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	693b      	ldr	r3, [r7, #16]
 80019ba:	4313      	orrs	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	3301      	adds	r3, #1
 80019c8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	fa22 f303 	lsr.w	r3, r2, r3
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	f47f ae63 	bne.w	80016a0 <HAL_GPIO_Init+0x14>
  }
}
 80019da:	bf00      	nop
 80019dc:	bf00      	nop
 80019de:	3724      	adds	r7, #36	; 0x24
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	58000400 	.word	0x58000400

080019ec <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80019f4:	4b29      	ldr	r3, [pc, #164]	; (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	f003 0307 	and.w	r3, r3, #7
 80019fc:	2b06      	cmp	r3, #6
 80019fe:	d00a      	beq.n	8001a16 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001a00:	4b26      	ldr	r3, [pc, #152]	; (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d001      	beq.n	8001a12 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e040      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001a12:	2300      	movs	r3, #0
 8001a14:	e03e      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001a16:	4b21      	ldr	r3, [pc, #132]	; (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001a1e:	491f      	ldr	r1, [pc, #124]	; (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001a26:	f7ff fc33 	bl	8001290 <HAL_GetTick>
 8001a2a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a2c:	e009      	b.n	8001a42 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a2e:	f7ff fc2f 	bl	8001290 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a3c:	d901      	bls.n	8001a42 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e028      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a42:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a4e:	d1ee      	bne.n	8001a2e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2b1e      	cmp	r3, #30
 8001a54:	d008      	beq.n	8001a68 <HAL_PWREx_ConfigSupply+0x7c>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2b2e      	cmp	r3, #46	; 0x2e
 8001a5a:	d005      	beq.n	8001a68 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2b1d      	cmp	r3, #29
 8001a60:	d002      	beq.n	8001a68 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2b2d      	cmp	r3, #45	; 0x2d
 8001a66:	d114      	bne.n	8001a92 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001a68:	f7ff fc12 	bl	8001290 <HAL_GetTick>
 8001a6c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a6e:	e009      	b.n	8001a84 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a70:	f7ff fc0e 	bl	8001290 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a7e:	d901      	bls.n	8001a84 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e007      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a84:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <HAL_PWREx_ConfigSupply+0xb0>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a90:	d1ee      	bne.n	8001a70 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001a92:	2300      	movs	r3, #0
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	58024800 	.word	0x58024800

08001aa0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b08c      	sub	sp, #48	; 0x30
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e3f3      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	f000 80b3 	beq.w	8001c26 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ac0:	4b9e      	ldr	r3, [pc, #632]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001aca:	4b9c      	ldr	r3, [pc, #624]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001acc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ace:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad2:	2b10      	cmp	r3, #16
 8001ad4:	d007      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x46>
 8001ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ad8:	2b18      	cmp	r3, #24
 8001ada:	d112      	bne.n	8001b02 <HAL_RCC_OscConfig+0x62>
 8001adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ade:	f003 0303 	and.w	r3, r3, #3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d10d      	bne.n	8001b02 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae6:	4b95      	ldr	r3, [pc, #596]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f000 8098 	beq.w	8001c24 <HAL_RCC_OscConfig+0x184>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	f040 8093 	bne.w	8001c24 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e3cb      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b0a:	d106      	bne.n	8001b1a <HAL_RCC_OscConfig+0x7a>
 8001b0c:	4b8b      	ldr	r3, [pc, #556]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a8a      	ldr	r2, [pc, #552]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b16:	6013      	str	r3, [r2, #0]
 8001b18:	e058      	b.n	8001bcc <HAL_RCC_OscConfig+0x12c>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d112      	bne.n	8001b48 <HAL_RCC_OscConfig+0xa8>
 8001b22:	4b86      	ldr	r3, [pc, #536]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a85      	ldr	r2, [pc, #532]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b2c:	6013      	str	r3, [r2, #0]
 8001b2e:	4b83      	ldr	r3, [pc, #524]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a82      	ldr	r2, [pc, #520]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b34:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001b38:	6013      	str	r3, [r2, #0]
 8001b3a:	4b80      	ldr	r3, [pc, #512]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a7f      	ldr	r2, [pc, #508]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e041      	b.n	8001bcc <HAL_RCC_OscConfig+0x12c>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b50:	d112      	bne.n	8001b78 <HAL_RCC_OscConfig+0xd8>
 8001b52:	4b7a      	ldr	r3, [pc, #488]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a79      	ldr	r2, [pc, #484]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	4b77      	ldr	r3, [pc, #476]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a76      	ldr	r2, [pc, #472]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b64:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001b68:	6013      	str	r3, [r2, #0]
 8001b6a:	4b74      	ldr	r3, [pc, #464]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a73      	ldr	r2, [pc, #460]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b74:	6013      	str	r3, [r2, #0]
 8001b76:	e029      	b.n	8001bcc <HAL_RCC_OscConfig+0x12c>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001b80:	d112      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x108>
 8001b82:	4b6e      	ldr	r3, [pc, #440]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a6d      	ldr	r2, [pc, #436]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	4b6b      	ldr	r3, [pc, #428]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a6a      	ldr	r2, [pc, #424]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b98:	6013      	str	r3, [r2, #0]
 8001b9a:	4b68      	ldr	r3, [pc, #416]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a67      	ldr	r2, [pc, #412]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001ba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	e011      	b.n	8001bcc <HAL_RCC_OscConfig+0x12c>
 8001ba8:	4b64      	ldr	r3, [pc, #400]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a63      	ldr	r2, [pc, #396]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001bae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bb2:	6013      	str	r3, [r2, #0]
 8001bb4:	4b61      	ldr	r3, [pc, #388]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a60      	ldr	r2, [pc, #384]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001bba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b5e      	ldr	r3, [pc, #376]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a5d      	ldr	r2, [pc, #372]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001bc6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001bca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd4:	f7ff fb5c 	bl	8001290 <HAL_GetTick>
 8001bd8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bdc:	f7ff fb58 	bl	8001290 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b64      	cmp	r3, #100	; 0x64
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e355      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bee:	4b53      	ldr	r3, [pc, #332]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0x13c>
 8001bfa:	e014      	b.n	8001c26 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfc:	f7ff fb48 	bl	8001290 <HAL_GetTick>
 8001c00:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c04:	f7ff fb44 	bl	8001290 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	; 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e341      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c16:	4b49      	ldr	r3, [pc, #292]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f0      	bne.n	8001c04 <HAL_RCC_OscConfig+0x164>
 8001c22:	e000      	b.n	8001c26 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f000 808c 	beq.w	8001d4c <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c34:	4b41      	ldr	r3, [pc, #260]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c3c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c3e:	4b3f      	ldr	r3, [pc, #252]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c42:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001c44:	6a3b      	ldr	r3, [r7, #32]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d007      	beq.n	8001c5a <HAL_RCC_OscConfig+0x1ba>
 8001c4a:	6a3b      	ldr	r3, [r7, #32]
 8001c4c:	2b18      	cmp	r3, #24
 8001c4e:	d137      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x220>
 8001c50:	69fb      	ldr	r3, [r7, #28]
 8001c52:	f003 0303 	and.w	r3, r3, #3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d132      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c5a:	4b38      	ldr	r3, [pc, #224]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d005      	beq.n	8001c72 <HAL_RCC_OscConfig+0x1d2>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e313      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c72:	4b32      	ldr	r3, [pc, #200]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f023 0219 	bic.w	r2, r3, #25
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	492f      	ldr	r1, [pc, #188]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c84:	f7ff fb04 	bl	8001290 <HAL_GetTick>
 8001c88:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c8c:	f7ff fb00 	bl	8001290 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e2fd      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c9e:	4b27      	ldr	r3, [pc, #156]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 0304 	and.w	r3, r3, #4
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f0      	beq.n	8001c8c <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001caa:	4b24      	ldr	r3, [pc, #144]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	061b      	lsls	r3, r3, #24
 8001cb8:	4920      	ldr	r1, [pc, #128]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cbe:	e045      	b.n	8001d4c <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d026      	beq.n	8001d16 <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cc8:	4b1c      	ldr	r3, [pc, #112]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f023 0219 	bic.w	r2, r3, #25
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	4919      	ldr	r1, [pc, #100]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cda:	f7ff fad9 	bl	8001290 <HAL_GetTick>
 8001cde:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ce2:	f7ff fad5 	bl	8001290 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e2d2      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d00:	4b0e      	ldr	r3, [pc, #56]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	061b      	lsls	r3, r3, #24
 8001d0e:	490b      	ldr	r1, [pc, #44]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001d10:	4313      	orrs	r3, r2
 8001d12:	604b      	str	r3, [r1, #4]
 8001d14:	e01a      	b.n	8001d4c <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a08      	ldr	r2, [pc, #32]	; (8001d3c <HAL_RCC_OscConfig+0x29c>)
 8001d1c:	f023 0301 	bic.w	r3, r3, #1
 8001d20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d22:	f7ff fab5 	bl	8001290 <HAL_GetTick>
 8001d26:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d28:	e00a      	b.n	8001d40 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d2a:	f7ff fab1 	bl	8001290 <HAL_GetTick>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d903      	bls.n	8001d40 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e2ae      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
 8001d3c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d40:	4b99      	ldr	r3, [pc, #612]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0304 	and.w	r3, r3, #4
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d1ee      	bne.n	8001d2a <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 0310 	and.w	r3, r3, #16
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d06a      	beq.n	8001e2e <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d58:	4b93      	ldr	r3, [pc, #588]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d60:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d62:	4b91      	ldr	r3, [pc, #580]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d66:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	2b08      	cmp	r3, #8
 8001d6c:	d007      	beq.n	8001d7e <HAL_RCC_OscConfig+0x2de>
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	2b18      	cmp	r3, #24
 8001d72:	d11b      	bne.n	8001dac <HAL_RCC_OscConfig+0x30c>
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	f003 0303 	and.w	r3, r3, #3
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d116      	bne.n	8001dac <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d7e:	4b8a      	ldr	r3, [pc, #552]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d005      	beq.n	8001d96 <HAL_RCC_OscConfig+0x2f6>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69db      	ldr	r3, [r3, #28]
 8001d8e:	2b80      	cmp	r3, #128	; 0x80
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e281      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d96:	4b84      	ldr	r3, [pc, #528]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001d98:	68db      	ldr	r3, [r3, #12]
 8001d9a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a1b      	ldr	r3, [r3, #32]
 8001da2:	061b      	lsls	r3, r3, #24
 8001da4:	4980      	ldr	r1, [pc, #512]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001daa:	e040      	b.n	8001e2e <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	69db      	ldr	r3, [r3, #28]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d023      	beq.n	8001dfc <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001db4:	4b7c      	ldr	r3, [pc, #496]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a7b      	ldr	r2, [pc, #492]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001dba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc0:	f7ff fa66 	bl	8001290 <HAL_GetTick>
 8001dc4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001dc6:	e008      	b.n	8001dda <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001dc8:	f7ff fa62 	bl	8001290 <HAL_GetTick>
 8001dcc:	4602      	mov	r2, r0
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d901      	bls.n	8001dda <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	e25f      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001dda:	4b73      	ldr	r3, [pc, #460]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d0f0      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001de6:	4b70      	ldr	r3, [pc, #448]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	061b      	lsls	r3, r3, #24
 8001df4:	496c      	ldr	r1, [pc, #432]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	60cb      	str	r3, [r1, #12]
 8001dfa:	e018      	b.n	8001e2e <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001dfc:	4b6a      	ldr	r3, [pc, #424]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a69      	ldr	r2, [pc, #420]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e02:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e08:	f7ff fa42 	bl	8001290 <HAL_GetTick>
 8001e0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001e10:	f7ff fa3e 	bl	8001290 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e23b      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e22:	4b61      	ldr	r3, [pc, #388]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d036      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d019      	beq.n	8001e76 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e42:	4b59      	ldr	r3, [pc, #356]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e46:	4a58      	ldr	r2, [pc, #352]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e4e:	f7ff fa1f 	bl	8001290 <HAL_GetTick>
 8001e52:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e56:	f7ff fa1b 	bl	8001290 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e218      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e68:	4b4f      	ldr	r3, [pc, #316]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e6c:	f003 0302 	and.w	r3, r3, #2
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d0f0      	beq.n	8001e56 <HAL_RCC_OscConfig+0x3b6>
 8001e74:	e018      	b.n	8001ea8 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e76:	4b4c      	ldr	r3, [pc, #304]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e7a:	4a4b      	ldr	r2, [pc, #300]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e7c:	f023 0301 	bic.w	r3, r3, #1
 8001e80:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e82:	f7ff fa05 	bl	8001290 <HAL_GetTick>
 8001e86:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e88:	e008      	b.n	8001e9c <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e8a:	f7ff fa01 	bl	8001290 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d901      	bls.n	8001e9c <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001e98:	2303      	movs	r3, #3
 8001e9a:	e1fe      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e9c:	4b42      	ldr	r3, [pc, #264]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001e9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d1f0      	bne.n	8001e8a <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0320 	and.w	r3, r3, #32
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d036      	beq.n	8001f22 <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d019      	beq.n	8001ef0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ebc:	4b3a      	ldr	r3, [pc, #232]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a39      	ldr	r2, [pc, #228]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001ec2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ec6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001ec8:	f7ff f9e2 	bl	8001290 <HAL_GetTick>
 8001ecc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001ed0:	f7ff f9de 	bl	8001290 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e1db      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ee2:	4b31      	ldr	r3, [pc, #196]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d0f0      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x430>
 8001eee:	e018      	b.n	8001f22 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ef0:	4b2d      	ldr	r3, [pc, #180]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a2c      	ldr	r2, [pc, #176]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001ef6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001efa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001efc:	f7ff f9c8 	bl	8001290 <HAL_GetTick>
 8001f00:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001f04:	f7ff f9c4 	bl	8001290 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e1c1      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f16:	4b24      	ldr	r3, [pc, #144]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f0      	bne.n	8001f04 <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f000 80af 	beq.w	800208e <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f30:	4b1e      	ldr	r3, [pc, #120]	; (8001fac <HAL_RCC_OscConfig+0x50c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a1d      	ldr	r2, [pc, #116]	; (8001fac <HAL_RCC_OscConfig+0x50c>)
 8001f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f3c:	f7ff f9a8 	bl	8001290 <HAL_GetTick>
 8001f40:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001f44:	f7ff f9a4 	bl	8001290 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b64      	cmp	r3, #100	; 0x64
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e1a1      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f56:	4b15      	ldr	r3, [pc, #84]	; (8001fac <HAL_RCC_OscConfig+0x50c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0f0      	beq.n	8001f44 <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d106      	bne.n	8001f78 <HAL_RCC_OscConfig+0x4d8>
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f6e:	4a0e      	ldr	r2, [pc, #56]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6713      	str	r3, [r2, #112]	; 0x70
 8001f76:	e05b      	b.n	8002030 <HAL_RCC_OscConfig+0x590>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d117      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x510>
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f84:	4a08      	ldr	r2, [pc, #32]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f86:	f023 0301 	bic.w	r3, r3, #1
 8001f8a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f90:	4a05      	ldr	r2, [pc, #20]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f96:	6713      	str	r3, [r2, #112]	; 0x70
 8001f98:	4b03      	ldr	r3, [pc, #12]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f9c:	4a02      	ldr	r2, [pc, #8]	; (8001fa8 <HAL_RCC_OscConfig+0x508>)
 8001f9e:	f023 0304 	bic.w	r3, r3, #4
 8001fa2:	6713      	str	r3, [r2, #112]	; 0x70
 8001fa4:	e044      	b.n	8002030 <HAL_RCC_OscConfig+0x590>
 8001fa6:	bf00      	nop
 8001fa8:	58024400 	.word	0x58024400
 8001fac:	58024800 	.word	0x58024800
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	2b05      	cmp	r3, #5
 8001fb6:	d112      	bne.n	8001fde <HAL_RCC_OscConfig+0x53e>
 8001fb8:	4b95      	ldr	r3, [pc, #596]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fbc:	4a94      	ldr	r2, [pc, #592]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fbe:	f043 0304 	orr.w	r3, r3, #4
 8001fc2:	6713      	str	r3, [r2, #112]	; 0x70
 8001fc4:	4b92      	ldr	r3, [pc, #584]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc8:	4a91      	ldr	r2, [pc, #580]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fce:	6713      	str	r3, [r2, #112]	; 0x70
 8001fd0:	4b8f      	ldr	r3, [pc, #572]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fd4:	4a8e      	ldr	r2, [pc, #568]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	6713      	str	r3, [r2, #112]	; 0x70
 8001fdc:	e028      	b.n	8002030 <HAL_RCC_OscConfig+0x590>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	2b85      	cmp	r3, #133	; 0x85
 8001fe4:	d112      	bne.n	800200c <HAL_RCC_OscConfig+0x56c>
 8001fe6:	4b8a      	ldr	r3, [pc, #552]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fea:	4a89      	ldr	r2, [pc, #548]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001fec:	f043 0304 	orr.w	r3, r3, #4
 8001ff0:	6713      	str	r3, [r2, #112]	; 0x70
 8001ff2:	4b87      	ldr	r3, [pc, #540]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ff6:	4a86      	ldr	r2, [pc, #536]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8001ff8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ffc:	6713      	str	r3, [r2, #112]	; 0x70
 8001ffe:	4b84      	ldr	r3, [pc, #528]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002000:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002002:	4a83      	ldr	r2, [pc, #524]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6713      	str	r3, [r2, #112]	; 0x70
 800200a:	e011      	b.n	8002030 <HAL_RCC_OscConfig+0x590>
 800200c:	4b80      	ldr	r3, [pc, #512]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800200e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002010:	4a7f      	ldr	r2, [pc, #508]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002012:	f023 0301 	bic.w	r3, r3, #1
 8002016:	6713      	str	r3, [r2, #112]	; 0x70
 8002018:	4b7d      	ldr	r3, [pc, #500]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800201a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800201c:	4a7c      	ldr	r2, [pc, #496]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800201e:	f023 0304 	bic.w	r3, r3, #4
 8002022:	6713      	str	r3, [r2, #112]	; 0x70
 8002024:	4b7a      	ldr	r3, [pc, #488]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002028:	4a79      	ldr	r2, [pc, #484]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800202a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800202e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d015      	beq.n	8002064 <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002038:	f7ff f92a 	bl	8001290 <HAL_GetTick>
 800203c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800203e:	e00a      	b.n	8002056 <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002040:	f7ff f926 	bl	8001290 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	f241 3288 	movw	r2, #5000	; 0x1388
 800204e:	4293      	cmp	r3, r2
 8002050:	d901      	bls.n	8002056 <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e121      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002056:	4b6e      	ldr	r3, [pc, #440]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002058:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800205a:	f003 0302 	and.w	r3, r3, #2
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0ee      	beq.n	8002040 <HAL_RCC_OscConfig+0x5a0>
 8002062:	e014      	b.n	800208e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002064:	f7ff f914 	bl	8001290 <HAL_GetTick>
 8002068:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800206a:	e00a      	b.n	8002082 <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800206c:	f7ff f910 	bl	8001290 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	f241 3288 	movw	r2, #5000	; 0x1388
 800207a:	4293      	cmp	r3, r2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e10b      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002082:	4b63      	ldr	r3, [pc, #396]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002084:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d1ee      	bne.n	800206c <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002092:	2b00      	cmp	r3, #0
 8002094:	f000 8100 	beq.w	8002298 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002098:	4b5d      	ldr	r3, [pc, #372]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020a0:	2b18      	cmp	r3, #24
 80020a2:	f000 80bb 	beq.w	800221c <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020aa:	2b02      	cmp	r3, #2
 80020ac:	f040 8095 	bne.w	80021da <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020b0:	4b57      	ldr	r3, [pc, #348]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a56      	ldr	r2, [pc, #344]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80020b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020bc:	f7ff f8e8 	bl	8001290 <HAL_GetTick>
 80020c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020c2:	e008      	b.n	80020d6 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c4:	f7ff f8e4 	bl	8001290 <HAL_GetTick>
 80020c8:	4602      	mov	r2, r0
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d901      	bls.n	80020d6 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80020d2:	2303      	movs	r3, #3
 80020d4:	e0e1      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020d6:	4b4e      	ldr	r3, [pc, #312]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d1f0      	bne.n	80020c4 <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020e2:	4b4b      	ldr	r3, [pc, #300]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80020e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020e6:	4b4b      	ldr	r3, [pc, #300]	; (8002214 <HAL_RCC_OscConfig+0x774>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80020f2:	0112      	lsls	r2, r2, #4
 80020f4:	430a      	orrs	r2, r1
 80020f6:	4946      	ldr	r1, [pc, #280]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80020f8:	4313      	orrs	r3, r2
 80020fa:	628b      	str	r3, [r1, #40]	; 0x28
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002100:	3b01      	subs	r3, #1
 8002102:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800210a:	3b01      	subs	r3, #1
 800210c:	025b      	lsls	r3, r3, #9
 800210e:	b29b      	uxth	r3, r3
 8002110:	431a      	orrs	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002116:	3b01      	subs	r3, #1
 8002118:	041b      	lsls	r3, r3, #16
 800211a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800211e:	431a      	orrs	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002124:	3b01      	subs	r3, #1
 8002126:	061b      	lsls	r3, r3, #24
 8002128:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800212c:	4938      	ldr	r1, [pc, #224]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800212e:	4313      	orrs	r3, r2
 8002130:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002132:	4b37      	ldr	r3, [pc, #220]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002136:	4a36      	ldr	r2, [pc, #216]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002138:	f023 0301 	bic.w	r3, r3, #1
 800213c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800213e:	4b34      	ldr	r3, [pc, #208]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002142:	4b35      	ldr	r3, [pc, #212]	; (8002218 <HAL_RCC_OscConfig+0x778>)
 8002144:	4013      	ands	r3, r2
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800214a:	00d2      	lsls	r2, r2, #3
 800214c:	4930      	ldr	r1, [pc, #192]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800214e:	4313      	orrs	r3, r2
 8002150:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002152:	4b2f      	ldr	r3, [pc, #188]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002156:	f023 020c 	bic.w	r2, r3, #12
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215e:	492c      	ldr	r1, [pc, #176]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002160:	4313      	orrs	r3, r2
 8002162:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002164:	4b2a      	ldr	r3, [pc, #168]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002168:	f023 0202 	bic.w	r2, r3, #2
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002170:	4927      	ldr	r1, [pc, #156]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002172:	4313      	orrs	r3, r2
 8002174:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002176:	4b26      	ldr	r3, [pc, #152]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217a:	4a25      	ldr	r2, [pc, #148]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800217c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002180:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002182:	4b23      	ldr	r3, [pc, #140]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002186:	4a22      	ldr	r2, [pc, #136]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002188:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800218c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800218e:	4b20      	ldr	r3, [pc, #128]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002192:	4a1f      	ldr	r2, [pc, #124]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002194:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002198:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800219a:	4b1d      	ldr	r3, [pc, #116]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 800219c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219e:	4a1c      	ldr	r2, [pc, #112]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a6:	4b1a      	ldr	r3, [pc, #104]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a19      	ldr	r2, [pc, #100]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80021ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b2:	f7ff f86d 	bl	8001290 <HAL_GetTick>
 80021b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ba:	f7ff f869 	bl	8001290 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e066      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021cc:	4b10      	ldr	r3, [pc, #64]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d0f0      	beq.n	80021ba <HAL_RCC_OscConfig+0x71a>
 80021d8:	e05e      	b.n	8002298 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021da:	4b0d      	ldr	r3, [pc, #52]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a0c      	ldr	r2, [pc, #48]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 80021e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e6:	f7ff f853 	bl	8001290 <HAL_GetTick>
 80021ea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021ec:	e008      	b.n	8002200 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ee:	f7ff f84f 	bl	8001290 <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	2b02      	cmp	r3, #2
 80021fa:	d901      	bls.n	8002200 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e04c      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002200:	4b03      	ldr	r3, [pc, #12]	; (8002210 <HAL_RCC_OscConfig+0x770>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d1f0      	bne.n	80021ee <HAL_RCC_OscConfig+0x74e>
 800220c:	e044      	b.n	8002298 <HAL_RCC_OscConfig+0x7f8>
 800220e:	bf00      	nop
 8002210:	58024400 	.word	0x58024400
 8002214:	fffffc0c 	.word	0xfffffc0c
 8002218:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800221c:	4b21      	ldr	r3, [pc, #132]	; (80022a4 <HAL_RCC_OscConfig+0x804>)
 800221e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002220:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002222:	4b20      	ldr	r3, [pc, #128]	; (80022a4 <HAL_RCC_OscConfig+0x804>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002226:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	2b01      	cmp	r3, #1
 800222e:	d031      	beq.n	8002294 <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	f003 0203 	and.w	r2, r3, #3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800223a:	429a      	cmp	r2, r3
 800223c:	d12a      	bne.n	8002294 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	091b      	lsrs	r3, r3, #4
 8002242:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800224a:	429a      	cmp	r2, r3
 800224c:	d122      	bne.n	8002294 <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002258:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800225a:	429a      	cmp	r2, r3
 800225c:	d11a      	bne.n	8002294 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	0a5b      	lsrs	r3, r3, #9
 8002262:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800226a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800226c:	429a      	cmp	r2, r3
 800226e:	d111      	bne.n	8002294 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	0c1b      	lsrs	r3, r3, #16
 8002274:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800227e:	429a      	cmp	r2, r3
 8002280:	d108      	bne.n	8002294 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	0e1b      	lsrs	r3, r3, #24
 8002286:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800228e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002290:	429a      	cmp	r2, r3
 8002292:	d001      	beq.n	8002298 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e000      	b.n	800229a <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3730      	adds	r7, #48	; 0x30
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	58024400 	.word	0x58024400

080022a8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d101      	bne.n	80022bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e19c      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022bc:	4b8a      	ldr	r3, [pc, #552]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 030f 	and.w	r3, r3, #15
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d910      	bls.n	80022ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ca:	4b87      	ldr	r3, [pc, #540]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f023 020f 	bic.w	r2, r3, #15
 80022d2:	4985      	ldr	r1, [pc, #532]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022da:	4b83      	ldr	r3, [pc, #524]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 030f 	and.w	r3, r3, #15
 80022e2:	683a      	ldr	r2, [r7, #0]
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d001      	beq.n	80022ec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e184      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d010      	beq.n	800231a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	691a      	ldr	r2, [r3, #16]
 80022fc:	4b7b      	ldr	r3, [pc, #492]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002304:	429a      	cmp	r2, r3
 8002306:	d908      	bls.n	800231a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002308:	4b78      	ldr	r3, [pc, #480]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	4975      	ldr	r1, [pc, #468]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002316:	4313      	orrs	r3, r2
 8002318:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0308 	and.w	r3, r3, #8
 8002322:	2b00      	cmp	r3, #0
 8002324:	d010      	beq.n	8002348 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	695a      	ldr	r2, [r3, #20]
 800232a:	4b70      	ldr	r3, [pc, #448]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800232c:	69db      	ldr	r3, [r3, #28]
 800232e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002332:	429a      	cmp	r2, r3
 8002334:	d908      	bls.n	8002348 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002336:	4b6d      	ldr	r3, [pc, #436]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002338:	69db      	ldr	r3, [r3, #28]
 800233a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	695b      	ldr	r3, [r3, #20]
 8002342:	496a      	ldr	r1, [pc, #424]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002344:	4313      	orrs	r3, r2
 8002346:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0310 	and.w	r3, r3, #16
 8002350:	2b00      	cmp	r3, #0
 8002352:	d010      	beq.n	8002376 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	699a      	ldr	r2, [r3, #24]
 8002358:	4b64      	ldr	r3, [pc, #400]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800235a:	69db      	ldr	r3, [r3, #28]
 800235c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002360:	429a      	cmp	r2, r3
 8002362:	d908      	bls.n	8002376 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002364:	4b61      	ldr	r3, [pc, #388]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002366:	69db      	ldr	r3, [r3, #28]
 8002368:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	495e      	ldr	r1, [pc, #376]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002372:	4313      	orrs	r3, r2
 8002374:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0320 	and.w	r3, r3, #32
 800237e:	2b00      	cmp	r3, #0
 8002380:	d010      	beq.n	80023a4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	69da      	ldr	r2, [r3, #28]
 8002386:	4b59      	ldr	r3, [pc, #356]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800238e:	429a      	cmp	r2, r3
 8002390:	d908      	bls.n	80023a4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002392:	4b56      	ldr	r3, [pc, #344]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	4953      	ldr	r1, [pc, #332]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d010      	beq.n	80023d2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68da      	ldr	r2, [r3, #12]
 80023b4:	4b4d      	ldr	r3, [pc, #308]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	f003 030f 	and.w	r3, r3, #15
 80023bc:	429a      	cmp	r2, r3
 80023be:	d908      	bls.n	80023d2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c0:	4b4a      	ldr	r3, [pc, #296]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	f023 020f 	bic.w	r2, r3, #15
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4947      	ldr	r1, [pc, #284]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80023ce:	4313      	orrs	r3, r2
 80023d0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d055      	beq.n	800248a <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80023de:	4b43      	ldr	r3, [pc, #268]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80023e0:	699b      	ldr	r3, [r3, #24]
 80023e2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	4940      	ldr	r1, [pc, #256]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d107      	bne.n	8002408 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023f8:	4b3c      	ldr	r3, [pc, #240]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002400:	2b00      	cmp	r3, #0
 8002402:	d121      	bne.n	8002448 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0f6      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b03      	cmp	r3, #3
 800240e:	d107      	bne.n	8002420 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002410:	4b36      	ldr	r3, [pc, #216]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d115      	bne.n	8002448 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e0ea      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d107      	bne.n	8002438 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002428:	4b30      	ldr	r3, [pc, #192]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002430:	2b00      	cmp	r3, #0
 8002432:	d109      	bne.n	8002448 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e0de      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002438:	4b2c      	ldr	r3, [pc, #176]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0304 	and.w	r3, r3, #4
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e0d6      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002448:	4b28      	ldr	r3, [pc, #160]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800244a:	691b      	ldr	r3, [r3, #16]
 800244c:	f023 0207 	bic.w	r2, r3, #7
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	4925      	ldr	r1, [pc, #148]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 8002456:	4313      	orrs	r3, r2
 8002458:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245a:	f7fe ff19 	bl	8001290 <HAL_GetTick>
 800245e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002460:	e00a      	b.n	8002478 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002462:	f7fe ff15 	bl	8001290 <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002470:	4293      	cmp	r3, r2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e0be      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002478:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	00db      	lsls	r3, r3, #3
 8002486:	429a      	cmp	r2, r3
 8002488:	d1eb      	bne.n	8002462 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	2b00      	cmp	r3, #0
 8002494:	d010      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	68da      	ldr	r2, [r3, #12]
 800249a:	4b14      	ldr	r3, [pc, #80]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	f003 030f 	and.w	r3, r3, #15
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d208      	bcs.n	80024b8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024a6:	4b11      	ldr	r3, [pc, #68]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	f023 020f 	bic.w	r2, r3, #15
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	490e      	ldr	r1, [pc, #56]	; (80024ec <HAL_RCC_ClockConfig+0x244>)
 80024b4:	4313      	orrs	r3, r2
 80024b6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024b8:	4b0b      	ldr	r3, [pc, #44]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 030f 	and.w	r3, r3, #15
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d214      	bcs.n	80024f0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024c6:	4b08      	ldr	r3, [pc, #32]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f023 020f 	bic.w	r2, r3, #15
 80024ce:	4906      	ldr	r1, [pc, #24]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d6:	4b04      	ldr	r3, [pc, #16]	; (80024e8 <HAL_RCC_ClockConfig+0x240>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d005      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e086      	b.n	80025f6 <HAL_RCC_ClockConfig+0x34e>
 80024e8:	52002000 	.word	0x52002000
 80024ec:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d010      	beq.n	800251e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	4b3f      	ldr	r3, [pc, #252]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 8002502:	699b      	ldr	r3, [r3, #24]
 8002504:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002508:	429a      	cmp	r2, r3
 800250a:	d208      	bcs.n	800251e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800250c:	4b3c      	ldr	r3, [pc, #240]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 800250e:	699b      	ldr	r3, [r3, #24]
 8002510:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	691b      	ldr	r3, [r3, #16]
 8002518:	4939      	ldr	r1, [pc, #228]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 800251a:	4313      	orrs	r3, r2
 800251c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d010      	beq.n	800254c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	695a      	ldr	r2, [r3, #20]
 800252e:	4b34      	ldr	r3, [pc, #208]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002536:	429a      	cmp	r2, r3
 8002538:	d208      	bcs.n	800254c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800253a:	4b31      	ldr	r3, [pc, #196]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	492e      	ldr	r1, [pc, #184]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 8002548:	4313      	orrs	r3, r2
 800254a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0310 	and.w	r3, r3, #16
 8002554:	2b00      	cmp	r3, #0
 8002556:	d010      	beq.n	800257a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	699a      	ldr	r2, [r3, #24]
 800255c:	4b28      	ldr	r3, [pc, #160]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002564:	429a      	cmp	r2, r3
 8002566:	d208      	bcs.n	800257a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002568:	4b25      	ldr	r3, [pc, #148]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	699b      	ldr	r3, [r3, #24]
 8002574:	4922      	ldr	r1, [pc, #136]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 8002576:	4313      	orrs	r3, r2
 8002578:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0320 	and.w	r3, r3, #32
 8002582:	2b00      	cmp	r3, #0
 8002584:	d010      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	69da      	ldr	r2, [r3, #28]
 800258a:	4b1d      	ldr	r3, [pc, #116]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002592:	429a      	cmp	r2, r3
 8002594:	d208      	bcs.n	80025a8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002596:	4b1a      	ldr	r3, [pc, #104]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	69db      	ldr	r3, [r3, #28]
 80025a2:	4917      	ldr	r1, [pc, #92]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80025a8:	f000 f834 	bl	8002614 <HAL_RCC_GetSysClockFreq>
 80025ac:	4602      	mov	r2, r0
 80025ae:	4b14      	ldr	r3, [pc, #80]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	0a1b      	lsrs	r3, r3, #8
 80025b4:	f003 030f 	and.w	r3, r3, #15
 80025b8:	4912      	ldr	r1, [pc, #72]	; (8002604 <HAL_RCC_ClockConfig+0x35c>)
 80025ba:	5ccb      	ldrb	r3, [r1, r3]
 80025bc:	f003 031f 	and.w	r3, r3, #31
 80025c0:	fa22 f303 	lsr.w	r3, r2, r3
 80025c4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80025c6:	4b0e      	ldr	r3, [pc, #56]	; (8002600 <HAL_RCC_ClockConfig+0x358>)
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	f003 030f 	and.w	r3, r3, #15
 80025ce:	4a0d      	ldr	r2, [pc, #52]	; (8002604 <HAL_RCC_ClockConfig+0x35c>)
 80025d0:	5cd3      	ldrb	r3, [r2, r3]
 80025d2:	f003 031f 	and.w	r3, r3, #31
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	fa22 f303 	lsr.w	r3, r2, r3
 80025dc:	4a0a      	ldr	r2, [pc, #40]	; (8002608 <HAL_RCC_ClockConfig+0x360>)
 80025de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025e0:	4a0a      	ldr	r2, [pc, #40]	; (800260c <HAL_RCC_ClockConfig+0x364>)
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80025e6:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <HAL_RCC_ClockConfig+0x368>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fe fe06 	bl	80011fc <HAL_InitTick>
 80025f0:	4603      	mov	r3, r0
 80025f2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	58024400 	.word	0x58024400
 8002604:	08010f68 	.word	0x08010f68
 8002608:	24000004 	.word	0x24000004
 800260c:	24000000 	.word	0x24000000
 8002610:	24000008 	.word	0x24000008

08002614 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002614:	b480      	push	{r7}
 8002616:	b089      	sub	sp, #36	; 0x24
 8002618:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800261a:	4bb3      	ldr	r3, [pc, #716]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002622:	2b18      	cmp	r3, #24
 8002624:	f200 8155 	bhi.w	80028d2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002628:	a201      	add	r2, pc, #4	; (adr r2, 8002630 <HAL_RCC_GetSysClockFreq+0x1c>)
 800262a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800262e:	bf00      	nop
 8002630:	08002695 	.word	0x08002695
 8002634:	080028d3 	.word	0x080028d3
 8002638:	080028d3 	.word	0x080028d3
 800263c:	080028d3 	.word	0x080028d3
 8002640:	080028d3 	.word	0x080028d3
 8002644:	080028d3 	.word	0x080028d3
 8002648:	080028d3 	.word	0x080028d3
 800264c:	080028d3 	.word	0x080028d3
 8002650:	080026bb 	.word	0x080026bb
 8002654:	080028d3 	.word	0x080028d3
 8002658:	080028d3 	.word	0x080028d3
 800265c:	080028d3 	.word	0x080028d3
 8002660:	080028d3 	.word	0x080028d3
 8002664:	080028d3 	.word	0x080028d3
 8002668:	080028d3 	.word	0x080028d3
 800266c:	080028d3 	.word	0x080028d3
 8002670:	080026c1 	.word	0x080026c1
 8002674:	080028d3 	.word	0x080028d3
 8002678:	080028d3 	.word	0x080028d3
 800267c:	080028d3 	.word	0x080028d3
 8002680:	080028d3 	.word	0x080028d3
 8002684:	080028d3 	.word	0x080028d3
 8002688:	080028d3 	.word	0x080028d3
 800268c:	080028d3 	.word	0x080028d3
 8002690:	080026c7 	.word	0x080026c7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002694:	4b94      	ldr	r3, [pc, #592]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	2b00      	cmp	r3, #0
 800269e:	d009      	beq.n	80026b4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80026a0:	4b91      	ldr	r3, [pc, #580]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	08db      	lsrs	r3, r3, #3
 80026a6:	f003 0303 	and.w	r3, r3, #3
 80026aa:	4a90      	ldr	r2, [pc, #576]	; (80028ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026ac:	fa22 f303 	lsr.w	r3, r2, r3
 80026b0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80026b2:	e111      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80026b4:	4b8d      	ldr	r3, [pc, #564]	; (80028ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026b6:	61bb      	str	r3, [r7, #24]
    break;
 80026b8:	e10e      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80026ba:	4b8d      	ldr	r3, [pc, #564]	; (80028f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80026bc:	61bb      	str	r3, [r7, #24]
    break;
 80026be:	e10b      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80026c0:	4b8c      	ldr	r3, [pc, #560]	; (80028f4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80026c2:	61bb      	str	r3, [r7, #24]
    break;
 80026c4:	e108      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026c6:	4b88      	ldr	r3, [pc, #544]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80026d0:	4b85      	ldr	r3, [pc, #532]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026d4:	091b      	lsrs	r3, r3, #4
 80026d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026da:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80026dc:	4b82      	ldr	r3, [pc, #520]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80026e6:	4b80      	ldr	r3, [pc, #512]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026ea:	08db      	lsrs	r3, r3, #3
 80026ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	fb02 f303 	mul.w	r3, r2, r3
 80026f6:	ee07 3a90 	vmov	s15, r3
 80026fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026fe:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 80e1 	beq.w	80028cc <HAL_RCC_GetSysClockFreq+0x2b8>
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	2b02      	cmp	r3, #2
 800270e:	f000 8083 	beq.w	8002818 <HAL_RCC_GetSysClockFreq+0x204>
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2b02      	cmp	r3, #2
 8002716:	f200 80a1 	bhi.w	800285c <HAL_RCC_GetSysClockFreq+0x248>
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <HAL_RCC_GetSysClockFreq+0x114>
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d056      	beq.n	80027d4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002726:	e099      	b.n	800285c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002728:	4b6f      	ldr	r3, [pc, #444]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0320 	and.w	r3, r3, #32
 8002730:	2b00      	cmp	r3, #0
 8002732:	d02d      	beq.n	8002790 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002734:	4b6c      	ldr	r3, [pc, #432]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	08db      	lsrs	r3, r3, #3
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	4a6b      	ldr	r2, [pc, #428]	; (80028ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002740:	fa22 f303 	lsr.w	r3, r2, r3
 8002744:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	ee07 3a90 	vmov	s15, r3
 800274c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	ee07 3a90 	vmov	s15, r3
 8002756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800275a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800275e:	4b62      	ldr	r3, [pc, #392]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002766:	ee07 3a90 	vmov	s15, r3
 800276a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800276e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002772:	eddf 5a61 	vldr	s11, [pc, #388]	; 80028f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800277a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800277e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800278e:	e087      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	ee07 3a90 	vmov	s15, r3
 8002796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800279a:	eddf 6a58 	vldr	s13, [pc, #352]	; 80028fc <HAL_RCC_GetSysClockFreq+0x2e8>
 800279e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027a2:	4b51      	ldr	r3, [pc, #324]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027aa:	ee07 3a90 	vmov	s15, r3
 80027ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80027b6:	eddf 5a50 	vldr	s11, [pc, #320]	; 80028f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80027c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80027d2:	e065      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	ee07 3a90 	vmov	s15, r3
 80027da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027de:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002900 <HAL_RCC_GetSysClockFreq+0x2ec>
 80027e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027e6:	4b40      	ldr	r3, [pc, #256]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ee:	ee07 3a90 	vmov	s15, r3
 80027f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80027fa:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80028f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002806:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800280a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800280e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002812:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002816:	e043      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	ee07 3a90 	vmov	s15, r3
 800281e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002822:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002904 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800282a:	4b2f      	ldr	r3, [pc, #188]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002832:	ee07 3a90 	vmov	s15, r3
 8002836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800283a:	ed97 6a02 	vldr	s12, [r7, #8]
 800283e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80028f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800284a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800284e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002856:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800285a:	e021      	b.n	80028a0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	ee07 3a90 	vmov	s15, r3
 8002862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002866:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002900 <HAL_RCC_GetSysClockFreq+0x2ec>
 800286a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800286e:	4b1e      	ldr	r3, [pc, #120]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002876:	ee07 3a90 	vmov	s15, r3
 800287a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800287e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002882:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80028f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800288a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800288e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800289e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80028a0:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a4:	0a5b      	lsrs	r3, r3, #9
 80028a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028aa:	3301      	adds	r3, #1
 80028ac:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	ee07 3a90 	vmov	s15, r3
 80028b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80028bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028c4:	ee17 3a90 	vmov	r3, s15
 80028c8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80028ca:	e005      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80028cc:	2300      	movs	r3, #0
 80028ce:	61bb      	str	r3, [r7, #24]
    break;
 80028d0:	e002      	b.n	80028d8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80028d2:	4b07      	ldr	r3, [pc, #28]	; (80028f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80028d4:	61bb      	str	r3, [r7, #24]
    break;
 80028d6:	bf00      	nop
  }

  return sysclockfreq;
 80028d8:	69bb      	ldr	r3, [r7, #24]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3724      	adds	r7, #36	; 0x24
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	58024400 	.word	0x58024400
 80028ec:	03d09000 	.word	0x03d09000
 80028f0:	003d0900 	.word	0x003d0900
 80028f4:	007a1200 	.word	0x007a1200
 80028f8:	46000000 	.word	0x46000000
 80028fc:	4c742400 	.word	0x4c742400
 8002900:	4a742400 	.word	0x4a742400
 8002904:	4af42400 	.word	0x4af42400

08002908 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800290e:	f7ff fe81 	bl	8002614 <HAL_RCC_GetSysClockFreq>
 8002912:	4602      	mov	r2, r0
 8002914:	4b10      	ldr	r3, [pc, #64]	; (8002958 <HAL_RCC_GetHCLKFreq+0x50>)
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	f003 030f 	and.w	r3, r3, #15
 800291e:	490f      	ldr	r1, [pc, #60]	; (800295c <HAL_RCC_GetHCLKFreq+0x54>)
 8002920:	5ccb      	ldrb	r3, [r1, r3]
 8002922:	f003 031f 	and.w	r3, r3, #31
 8002926:	fa22 f303 	lsr.w	r3, r2, r3
 800292a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800292c:	4b0a      	ldr	r3, [pc, #40]	; (8002958 <HAL_RCC_GetHCLKFreq+0x50>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	f003 030f 	and.w	r3, r3, #15
 8002934:	4a09      	ldr	r2, [pc, #36]	; (800295c <HAL_RCC_GetHCLKFreq+0x54>)
 8002936:	5cd3      	ldrb	r3, [r2, r3]
 8002938:	f003 031f 	and.w	r3, r3, #31
 800293c:	687a      	ldr	r2, [r7, #4]
 800293e:	fa22 f303 	lsr.w	r3, r2, r3
 8002942:	4a07      	ldr	r2, [pc, #28]	; (8002960 <HAL_RCC_GetHCLKFreq+0x58>)
 8002944:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002946:	4a07      	ldr	r2, [pc, #28]	; (8002964 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800294c:	4b04      	ldr	r3, [pc, #16]	; (8002960 <HAL_RCC_GetHCLKFreq+0x58>)
 800294e:	681b      	ldr	r3, [r3, #0]
}
 8002950:	4618      	mov	r0, r3
 8002952:	3708      	adds	r7, #8
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	58024400 	.word	0x58024400
 800295c:	08010f68 	.word	0x08010f68
 8002960:	24000004 	.word	0x24000004
 8002964:	24000000 	.word	0x24000000

08002968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800296c:	f7ff ffcc 	bl	8002908 <HAL_RCC_GetHCLKFreq>
 8002970:	4602      	mov	r2, r0
 8002972:	4b06      	ldr	r3, [pc, #24]	; (800298c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	091b      	lsrs	r3, r3, #4
 8002978:	f003 0307 	and.w	r3, r3, #7
 800297c:	4904      	ldr	r1, [pc, #16]	; (8002990 <HAL_RCC_GetPCLK1Freq+0x28>)
 800297e:	5ccb      	ldrb	r3, [r1, r3]
 8002980:	f003 031f 	and.w	r3, r3, #31
 8002984:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002988:	4618      	mov	r0, r3
 800298a:	bd80      	pop	{r7, pc}
 800298c:	58024400 	.word	0x58024400
 8002990:	08010f68 	.word	0x08010f68

08002994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8002998:	f7ff ffb6 	bl	8002908 <HAL_RCC_GetHCLKFreq>
 800299c:	4602      	mov	r2, r0
 800299e:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029a0:	69db      	ldr	r3, [r3, #28]
 80029a2:	0a1b      	lsrs	r3, r3, #8
 80029a4:	f003 0307 	and.w	r3, r3, #7
 80029a8:	4904      	ldr	r1, [pc, #16]	; (80029bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80029aa:	5ccb      	ldrb	r3, [r1, r3]
 80029ac:	f003 031f 	and.w	r3, r3, #31
 80029b0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	58024400 	.word	0x58024400
 80029bc:	08010f68 	.word	0x08010f68

080029c0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b086      	sub	sp, #24
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029c8:	2300      	movs	r3, #0
 80029ca:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029cc:	2300      	movs	r3, #0
 80029ce:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d03f      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80029e4:	d02a      	beq.n	8002a3c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80029e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80029ea:	d824      	bhi.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80029ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80029f0:	d018      	beq.n	8002a24 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80029f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80029f6:	d81e      	bhi.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80029fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a00:	d007      	beq.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002a02:	e018      	b.n	8002a36 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a04:	4ba6      	ldr	r3, [pc, #664]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a08:	4aa5      	ldr	r2, [pc, #660]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a0a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a0e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a10:	e015      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	3304      	adds	r3, #4
 8002a16:	2102      	movs	r1, #2
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f001 f99b 	bl	8003d54 <RCCEx_PLL2_Config>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a22:	e00c      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	3324      	adds	r3, #36	; 0x24
 8002a28:	2102      	movs	r1, #2
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f001 fa44 	bl	8003eb8 <RCCEx_PLL3_Config>
 8002a30:	4603      	mov	r3, r0
 8002a32:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a34:	e003      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	75fb      	strb	r3, [r7, #23]
      break;
 8002a3a:	e000      	b.n	8002a3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002a3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a3e:	7dfb      	ldrb	r3, [r7, #23]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d109      	bne.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002a44:	4b96      	ldr	r3, [pc, #600]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a50:	4993      	ldr	r1, [pc, #588]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	650b      	str	r3, [r1, #80]	; 0x50
 8002a56:	e001      	b.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a58:	7dfb      	ldrb	r3, [r7, #23]
 8002a5a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d03d      	beq.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a6c:	2b04      	cmp	r3, #4
 8002a6e:	d826      	bhi.n	8002abe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002a70:	a201      	add	r2, pc, #4	; (adr r2, 8002a78 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8002a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a76:	bf00      	nop
 8002a78:	08002a8d 	.word	0x08002a8d
 8002a7c:	08002a9b 	.word	0x08002a9b
 8002a80:	08002aad 	.word	0x08002aad
 8002a84:	08002ac5 	.word	0x08002ac5
 8002a88:	08002ac5 	.word	0x08002ac5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a8c:	4b84      	ldr	r3, [pc, #528]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a90:	4a83      	ldr	r2, [pc, #524]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a96:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002a98:	e015      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	3304      	adds	r3, #4
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f001 f957 	bl	8003d54 <RCCEx_PLL2_Config>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002aaa:	e00c      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3324      	adds	r3, #36	; 0x24
 8002ab0:	2100      	movs	r1, #0
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f001 fa00 	bl	8003eb8 <RCCEx_PLL3_Config>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002abc:	e003      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	75fb      	strb	r3, [r7, #23]
      break;
 8002ac2:	e000      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002ac4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ac6:	7dfb      	ldrb	r3, [r7, #23]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d109      	bne.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002acc:	4b74      	ldr	r3, [pc, #464]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ace:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ad0:	f023 0207 	bic.w	r2, r3, #7
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad8:	4971      	ldr	r1, [pc, #452]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	650b      	str	r3, [r1, #80]	; 0x50
 8002ade:	e001      	b.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ae0:	7dfb      	ldrb	r3, [r7, #23]
 8002ae2:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d04a      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002af8:	d031      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8002afa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002afe:	d82b      	bhi.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b00:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b04:	d02d      	beq.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002b06:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b0a:	d825      	bhi.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b0c:	2bc0      	cmp	r3, #192	; 0xc0
 8002b0e:	d02a      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002b10:	2bc0      	cmp	r3, #192	; 0xc0
 8002b12:	d821      	bhi.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b14:	2b80      	cmp	r3, #128	; 0x80
 8002b16:	d016      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002b18:	2b80      	cmp	r3, #128	; 0x80
 8002b1a:	d81d      	bhi.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d002      	beq.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002b20:	2b40      	cmp	r3, #64	; 0x40
 8002b22:	d007      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002b24:	e018      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b26:	4b5e      	ldr	r3, [pc, #376]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2a:	4a5d      	ldr	r2, [pc, #372]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b30:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002b32:	e019      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	3304      	adds	r3, #4
 8002b38:	2100      	movs	r1, #0
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f001 f90a 	bl	8003d54 <RCCEx_PLL2_Config>
 8002b40:	4603      	mov	r3, r0
 8002b42:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002b44:	e010      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3324      	adds	r3, #36	; 0x24
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f001 f9b3 	bl	8003eb8 <RCCEx_PLL3_Config>
 8002b52:	4603      	mov	r3, r0
 8002b54:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002b56:	e007      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	75fb      	strb	r3, [r7, #23]
      break;
 8002b5c:	e004      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002b5e:	bf00      	nop
 8002b60:	e002      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002b62:	bf00      	nop
 8002b64:	e000      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002b66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b68:	7dfb      	ldrb	r3, [r7, #23]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d109      	bne.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002b6e:	4b4c      	ldr	r3, [pc, #304]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b72:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b7a:	4949      	ldr	r1, [pc, #292]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	650b      	str	r3, [r1, #80]	; 0x50
 8002b80:	e001      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b82:	7dfb      	ldrb	r3, [r7, #23]
 8002b84:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d04f      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b96:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002b9a:	d036      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8002b9c:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002ba0:	d830      	bhi.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002ba2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ba6:	d032      	beq.n	8002c0e <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8002ba8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bac:	d82a      	bhi.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002bae:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002bb2:	d02e      	beq.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8002bb4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002bb8:	d824      	bhi.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002bba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bbe:	d018      	beq.n	8002bf2 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8002bc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bc4:	d81e      	bhi.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d003      	beq.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002bca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bce:	d007      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8002bd0:	e018      	b.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bd2:	4b33      	ldr	r3, [pc, #204]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd6:	4a32      	ldr	r2, [pc, #200]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bdc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002bde:	e019      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3304      	adds	r3, #4
 8002be4:	2100      	movs	r1, #0
 8002be6:	4618      	mov	r0, r3
 8002be8:	f001 f8b4 	bl	8003d54 <RCCEx_PLL2_Config>
 8002bec:	4603      	mov	r3, r0
 8002bee:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002bf0:	e010      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	3324      	adds	r3, #36	; 0x24
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f001 f95d 	bl	8003eb8 <RCCEx_PLL3_Config>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002c02:	e007      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	75fb      	strb	r3, [r7, #23]
      break;
 8002c08:	e004      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002c0a:	bf00      	nop
 8002c0c:	e002      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002c0e:	bf00      	nop
 8002c10:	e000      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002c12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c14:	7dfb      	ldrb	r3, [r7, #23]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d109      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002c1a:	4b21      	ldr	r3, [pc, #132]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c1e:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c26:	491e      	ldr	r1, [pc, #120]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	650b      	str	r3, [r1, #80]	; 0x50
 8002c2c:	e001      	b.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c2e:	7dfb      	ldrb	r3, [r7, #23]
 8002c30:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d034      	beq.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c42:	2b30      	cmp	r3, #48	; 0x30
 8002c44:	d01c      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8002c46:	2b30      	cmp	r3, #48	; 0x30
 8002c48:	d817      	bhi.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d00c      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002c4e:	2b20      	cmp	r3, #32
 8002c50:	d813      	bhi.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d016      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8002c56:	2b10      	cmp	r3, #16
 8002c58:	d10f      	bne.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c5a:	4b11      	ldr	r3, [pc, #68]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5e:	4a10      	ldr	r2, [pc, #64]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c64:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002c66:	e00e      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	3304      	adds	r3, #4
 8002c6c:	2102      	movs	r1, #2
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f001 f870 	bl	8003d54 <RCCEx_PLL2_Config>
 8002c74:	4603      	mov	r3, r0
 8002c76:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002c78:	e005      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	75fb      	strb	r3, [r7, #23]
      break;
 8002c7e:	e002      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002c80:	bf00      	nop
 8002c82:	e000      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002c84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c86:	7dfb      	ldrb	r3, [r7, #23]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10b      	bne.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002c8c:	4b04      	ldr	r3, [pc, #16]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c90:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c98:	4901      	ldr	r1, [pc, #4]	; (8002ca0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002c9e:	e003      	b.n	8002ca8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8002ca0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ca4:	7dfb      	ldrb	r3, [r7, #23]
 8002ca6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d047      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cbc:	d030      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002cbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cc2:	d82a      	bhi.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002cc4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002cc8:	d02c      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8002cca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002cce:	d824      	bhi.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002cd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cd4:	d018      	beq.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cda:	d81e      	bhi.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8002ce0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ce4:	d007      	beq.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8002ce6:	e018      	b.n	8002d1a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ce8:	4bb0      	ldr	r3, [pc, #704]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cec:	4aaf      	ldr	r2, [pc, #700]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002cee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cf2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002cf4:	e017      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 f829 	bl	8003d54 <RCCEx_PLL2_Config>
 8002d02:	4603      	mov	r3, r0
 8002d04:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002d06:	e00e      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3324      	adds	r3, #36	; 0x24
 8002d0c:	2100      	movs	r1, #0
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f001 f8d2 	bl	8003eb8 <RCCEx_PLL3_Config>
 8002d14:	4603      	mov	r3, r0
 8002d16:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002d18:	e005      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	75fb      	strb	r3, [r7, #23]
      break;
 8002d1e:	e002      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002d20:	bf00      	nop
 8002d22:	e000      	b.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002d24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d26:	7dfb      	ldrb	r3, [r7, #23]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d109      	bne.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002d2c:	4b9f      	ldr	r3, [pc, #636]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d30:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d38:	499c      	ldr	r1, [pc, #624]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	650b      	str	r3, [r1, #80]	; 0x50
 8002d3e:	e001      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d40:	7dfb      	ldrb	r3, [r7, #23]
 8002d42:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d049      	beq.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d58:	d02e      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002d5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d5e:	d828      	bhi.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d60:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d64:	d02a      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002d66:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d6a:	d822      	bhi.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d6c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d70:	d026      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002d72:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d76:	d81c      	bhi.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d78:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d7c:	d010      	beq.n	8002da0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8002d7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d82:	d816      	bhi.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d01d      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8002d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d8c:	d111      	bne.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	3304      	adds	r3, #4
 8002d92:	2101      	movs	r1, #1
 8002d94:	4618      	mov	r0, r3
 8002d96:	f000 ffdd 	bl	8003d54 <RCCEx_PLL2_Config>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002d9e:	e012      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3324      	adds	r3, #36	; 0x24
 8002da4:	2101      	movs	r1, #1
 8002da6:	4618      	mov	r0, r3
 8002da8:	f001 f886 	bl	8003eb8 <RCCEx_PLL3_Config>
 8002dac:	4603      	mov	r3, r0
 8002dae:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002db0:	e009      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	75fb      	strb	r3, [r7, #23]
      break;
 8002db6:	e006      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002db8:	bf00      	nop
 8002dba:	e004      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002dbc:	bf00      	nop
 8002dbe:	e002      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002dc0:	bf00      	nop
 8002dc2:	e000      	b.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002dc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dc6:	7dfb      	ldrb	r3, [r7, #23]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d109      	bne.n	8002de0 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002dcc:	4b77      	ldr	r3, [pc, #476]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002dce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dd0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002dd8:	4974      	ldr	r1, [pc, #464]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	650b      	str	r3, [r1, #80]	; 0x50
 8002dde:	e001      	b.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002de0:	7dfb      	ldrb	r3, [r7, #23]
 8002de2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d053      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002df6:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002dfa:	d034      	beq.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002dfc:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002e00:	d82e      	bhi.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e02:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e06:	d030      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8002e08:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e0c:	d828      	bhi.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e12:	d02c      	beq.n	8002e6e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8002e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e18:	d822      	bhi.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e1a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002e1e:	d028      	beq.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8002e20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002e24:	d81c      	bhi.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e2a:	d010      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8002e2c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e30:	d816      	bhi.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d01f      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8002e36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e3a:	d111      	bne.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	3304      	adds	r3, #4
 8002e40:	2101      	movs	r1, #1
 8002e42:	4618      	mov	r0, r3
 8002e44:	f000 ff86 	bl	8003d54 <RCCEx_PLL2_Config>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002e4c:	e014      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3324      	adds	r3, #36	; 0x24
 8002e52:	2101      	movs	r1, #1
 8002e54:	4618      	mov	r0, r3
 8002e56:	f001 f82f 	bl	8003eb8 <RCCEx_PLL3_Config>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002e5e:	e00b      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	75fb      	strb	r3, [r7, #23]
      break;
 8002e64:	e008      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e66:	bf00      	nop
 8002e68:	e006      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e6a:	bf00      	nop
 8002e6c:	e004      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e6e:	bf00      	nop
 8002e70:	e002      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e72:	bf00      	nop
 8002e74:	e000      	b.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e76:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e78:	7dfb      	ldrb	r3, [r7, #23]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d10a      	bne.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002e7e:	4b4b      	ldr	r3, [pc, #300]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e82:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002e8c:	4947      	ldr	r1, [pc, #284]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	658b      	str	r3, [r1, #88]	; 0x58
 8002e92:	e001      	b.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e94:	7dfb      	ldrb	r3, [r7, #23]
 8002e96:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d02f      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ea8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002eac:	d00e      	beq.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002eae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002eb2:	d814      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d015      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002eb8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ebc:	d10f      	bne.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ebe:	4b3b      	ldr	r3, [pc, #236]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec2:	4a3a      	ldr	r2, [pc, #232]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002ec4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ec8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002eca:	e00c      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3304      	adds	r3, #4
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f000 ff3e 	bl	8003d54 <RCCEx_PLL2_Config>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002edc:	e003      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	75fb      	strb	r3, [r7, #23]
      break;
 8002ee2:	e000      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8002ee4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ee6:	7dfb      	ldrb	r3, [r7, #23]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d109      	bne.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002eec:	4b2f      	ldr	r3, [pc, #188]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ef0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ef8:	492c      	ldr	r1, [pc, #176]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	650b      	str	r3, [r1, #80]	; 0x50
 8002efe:	e001      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f00:	7dfb      	ldrb	r3, [r7, #23]
 8002f02:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d032      	beq.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f14:	2b03      	cmp	r3, #3
 8002f16:	d81b      	bhi.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x590>
 8002f18:	a201      	add	r2, pc, #4	; (adr r2, 8002f20 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f1e:	bf00      	nop
 8002f20:	08002f57 	.word	0x08002f57
 8002f24:	08002f31 	.word	0x08002f31
 8002f28:	08002f3f 	.word	0x08002f3f
 8002f2c:	08002f57 	.word	0x08002f57
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f30:	4b1e      	ldr	r3, [pc, #120]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f34:	4a1d      	ldr	r2, [pc, #116]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f3a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002f3c:	e00c      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	3304      	adds	r3, #4
 8002f42:	2102      	movs	r1, #2
 8002f44:	4618      	mov	r0, r3
 8002f46:	f000 ff05 	bl	8003d54 <RCCEx_PLL2_Config>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002f4e:	e003      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	75fb      	strb	r3, [r7, #23]
      break;
 8002f54:	e000      	b.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 8002f56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f58:	7dfb      	ldrb	r3, [r7, #23]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d109      	bne.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002f5e:	4b13      	ldr	r3, [pc, #76]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f62:	f023 0203 	bic.w	r2, r3, #3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6a:	4910      	ldr	r1, [pc, #64]	; (8002fac <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002f70:	e001      	b.n	8002f76 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
 8002f74:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 808a 	beq.w	8003098 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f84:	4b0a      	ldr	r3, [pc, #40]	; (8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	4a09      	ldr	r2, [pc, #36]	; (8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002f8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f90:	f7fe f97e 	bl	8001290 <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f96:	e00d      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f98:	f7fe f97a 	bl	8001290 <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	2b64      	cmp	r3, #100	; 0x64
 8002fa4:	d906      	bls.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	75fb      	strb	r3, [r7, #23]
        break;
 8002faa:	e009      	b.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8002fac:	58024400 	.word	0x58024400
 8002fb0:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fb4:	4bba      	ldr	r3, [pc, #744]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d0eb      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8002fc0:	7dfb      	ldrb	r3, [r7, #23]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d166      	bne.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002fc6:	4bb7      	ldr	r3, [pc, #732]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fc8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002fd0:	4053      	eors	r3, r2
 8002fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d013      	beq.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fda:	4bb2      	ldr	r3, [pc, #712]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fe2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fe4:	4baf      	ldr	r3, [pc, #700]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe8:	4aae      	ldr	r2, [pc, #696]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fee:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ff0:	4bac      	ldr	r3, [pc, #688]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff4:	4aab      	ldr	r2, [pc, #684]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ff6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ffa:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8002ffc:	4aa9      	ldr	r2, [pc, #676]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003008:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800300c:	d115      	bne.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300e:	f7fe f93f 	bl	8001290 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003014:	e00b      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003016:	f7fe f93b 	bl	8001290 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	f241 3288 	movw	r2, #5000	; 0x1388
 8003024:	4293      	cmp	r3, r2
 8003026:	d902      	bls.n	800302e <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	75fb      	strb	r3, [r7, #23]
            break;
 800302c:	e005      	b.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800302e:	4b9d      	ldr	r3, [pc, #628]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d0ed      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 800303a:	7dfb      	ldrb	r3, [r7, #23]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d126      	bne.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800304a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800304e:	d10d      	bne.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8003050:	4b94      	ldr	r3, [pc, #592]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003052:	691b      	ldr	r3, [r3, #16]
 8003054:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800305e:	0919      	lsrs	r1, r3, #4
 8003060:	4b91      	ldr	r3, [pc, #580]	; (80032a8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003062:	400b      	ands	r3, r1
 8003064:	498f      	ldr	r1, [pc, #572]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003066:	4313      	orrs	r3, r2
 8003068:	610b      	str	r3, [r1, #16]
 800306a:	e005      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 800306c:	4b8d      	ldr	r3, [pc, #564]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	4a8c      	ldr	r2, [pc, #560]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003072:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003076:	6113      	str	r3, [r2, #16]
 8003078:	4b8a      	ldr	r3, [pc, #552]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800307a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003082:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003086:	4987      	ldr	r1, [pc, #540]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003088:	4313      	orrs	r3, r2
 800308a:	670b      	str	r3, [r1, #112]	; 0x70
 800308c:	e004      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800308e:	7dfb      	ldrb	r3, [r7, #23]
 8003090:	75bb      	strb	r3, [r7, #22]
 8003092:	e001      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003094:	7dfb      	ldrb	r3, [r7, #23]
 8003096:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d07f      	beq.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030aa:	2b28      	cmp	r3, #40	; 0x28
 80030ac:	d866      	bhi.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80030ae:	a201      	add	r2, pc, #4	; (adr r2, 80030b4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 80030b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b4:	08003183 	.word	0x08003183
 80030b8:	0800317d 	.word	0x0800317d
 80030bc:	0800317d 	.word	0x0800317d
 80030c0:	0800317d 	.word	0x0800317d
 80030c4:	0800317d 	.word	0x0800317d
 80030c8:	0800317d 	.word	0x0800317d
 80030cc:	0800317d 	.word	0x0800317d
 80030d0:	0800317d 	.word	0x0800317d
 80030d4:	08003159 	.word	0x08003159
 80030d8:	0800317d 	.word	0x0800317d
 80030dc:	0800317d 	.word	0x0800317d
 80030e0:	0800317d 	.word	0x0800317d
 80030e4:	0800317d 	.word	0x0800317d
 80030e8:	0800317d 	.word	0x0800317d
 80030ec:	0800317d 	.word	0x0800317d
 80030f0:	0800317d 	.word	0x0800317d
 80030f4:	0800316b 	.word	0x0800316b
 80030f8:	0800317d 	.word	0x0800317d
 80030fc:	0800317d 	.word	0x0800317d
 8003100:	0800317d 	.word	0x0800317d
 8003104:	0800317d 	.word	0x0800317d
 8003108:	0800317d 	.word	0x0800317d
 800310c:	0800317d 	.word	0x0800317d
 8003110:	0800317d 	.word	0x0800317d
 8003114:	08003183 	.word	0x08003183
 8003118:	0800317d 	.word	0x0800317d
 800311c:	0800317d 	.word	0x0800317d
 8003120:	0800317d 	.word	0x0800317d
 8003124:	0800317d 	.word	0x0800317d
 8003128:	0800317d 	.word	0x0800317d
 800312c:	0800317d 	.word	0x0800317d
 8003130:	0800317d 	.word	0x0800317d
 8003134:	08003183 	.word	0x08003183
 8003138:	0800317d 	.word	0x0800317d
 800313c:	0800317d 	.word	0x0800317d
 8003140:	0800317d 	.word	0x0800317d
 8003144:	0800317d 	.word	0x0800317d
 8003148:	0800317d 	.word	0x0800317d
 800314c:	0800317d 	.word	0x0800317d
 8003150:	0800317d 	.word	0x0800317d
 8003154:	08003183 	.word	0x08003183
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3304      	adds	r3, #4
 800315c:	2101      	movs	r1, #1
 800315e:	4618      	mov	r0, r3
 8003160:	f000 fdf8 	bl	8003d54 <RCCEx_PLL2_Config>
 8003164:	4603      	mov	r3, r0
 8003166:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003168:	e00c      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	3324      	adds	r3, #36	; 0x24
 800316e:	2101      	movs	r1, #1
 8003170:	4618      	mov	r0, r3
 8003172:	f000 fea1 	bl	8003eb8 <RCCEx_PLL3_Config>
 8003176:	4603      	mov	r3, r0
 8003178:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800317a:	e003      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	75fb      	strb	r3, [r7, #23]
      break;
 8003180:	e000      	b.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8003182:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003184:	7dfb      	ldrb	r3, [r7, #23]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10a      	bne.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800318a:	4b46      	ldr	r3, [pc, #280]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800318c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800318e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003198:	4942      	ldr	r1, [pc, #264]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800319a:	4313      	orrs	r3, r2
 800319c:	654b      	str	r3, [r1, #84]	; 0x54
 800319e:	e001      	b.n	80031a4 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031a0:	7dfb      	ldrb	r3, [r7, #23]
 80031a2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d038      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031b4:	2b05      	cmp	r3, #5
 80031b6:	d821      	bhi.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80031b8:	a201      	add	r2, pc, #4	; (adr r2, 80031c0 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80031ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031be:	bf00      	nop
 80031c0:	08003203 	.word	0x08003203
 80031c4:	080031d9 	.word	0x080031d9
 80031c8:	080031eb 	.word	0x080031eb
 80031cc:	08003203 	.word	0x08003203
 80031d0:	08003203 	.word	0x08003203
 80031d4:	08003203 	.word	0x08003203
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	3304      	adds	r3, #4
 80031dc:	2101      	movs	r1, #1
 80031de:	4618      	mov	r0, r3
 80031e0:	f000 fdb8 	bl	8003d54 <RCCEx_PLL2_Config>
 80031e4:	4603      	mov	r3, r0
 80031e6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80031e8:	e00c      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3324      	adds	r3, #36	; 0x24
 80031ee:	2101      	movs	r1, #1
 80031f0:	4618      	mov	r0, r3
 80031f2:	f000 fe61 	bl	8003eb8 <RCCEx_PLL3_Config>
 80031f6:	4603      	mov	r3, r0
 80031f8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80031fa:	e003      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	75fb      	strb	r3, [r7, #23]
      break;
 8003200:	e000      	b.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8003202:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003204:	7dfb      	ldrb	r3, [r7, #23]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800320a:	4b26      	ldr	r3, [pc, #152]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800320c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320e:	f023 0207 	bic.w	r2, r3, #7
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003216:	4923      	ldr	r1, [pc, #140]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003218:	4313      	orrs	r3, r2
 800321a:	654b      	str	r3, [r1, #84]	; 0x54
 800321c:	e001      	b.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800321e:	7dfb      	ldrb	r3, [r7, #23]
 8003220:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0304 	and.w	r3, r3, #4
 800322a:	2b00      	cmp	r3, #0
 800322c:	d040      	beq.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003234:	2b05      	cmp	r3, #5
 8003236:	d821      	bhi.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003238:	a201      	add	r2, pc, #4	; (adr r2, 8003240 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800323a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323e:	bf00      	nop
 8003240:	08003283 	.word	0x08003283
 8003244:	08003259 	.word	0x08003259
 8003248:	0800326b 	.word	0x0800326b
 800324c:	08003283 	.word	0x08003283
 8003250:	08003283 	.word	0x08003283
 8003254:	08003283 	.word	0x08003283
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3304      	adds	r3, #4
 800325c:	2101      	movs	r1, #1
 800325e:	4618      	mov	r0, r3
 8003260:	f000 fd78 	bl	8003d54 <RCCEx_PLL2_Config>
 8003264:	4603      	mov	r3, r0
 8003266:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003268:	e00c      	b.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3324      	adds	r3, #36	; 0x24
 800326e:	2101      	movs	r1, #1
 8003270:	4618      	mov	r0, r3
 8003272:	f000 fe21 	bl	8003eb8 <RCCEx_PLL3_Config>
 8003276:	4603      	mov	r3, r0
 8003278:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800327a:	e003      	b.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	75fb      	strb	r3, [r7, #23]
      break;
 8003280:	e000      	b.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8003282:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003284:	7dfb      	ldrb	r3, [r7, #23]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d110      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800328a:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800328c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328e:	f023 0207 	bic.w	r2, r3, #7
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003298:	4902      	ldr	r1, [pc, #8]	; (80032a4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800329a:	4313      	orrs	r3, r2
 800329c:	658b      	str	r3, [r1, #88]	; 0x58
 800329e:	e007      	b.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80032a0:	58024800 	.word	0x58024800
 80032a4:	58024400 	.word	0x58024400
 80032a8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032ac:	7dfb      	ldrb	r3, [r7, #23]
 80032ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0320 	and.w	r3, r3, #32
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d04b      	beq.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032c6:	d02e      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x966>
 80032c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032cc:	d828      	bhi.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80032ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d2:	d02a      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80032d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d8:	d822      	bhi.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80032da:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80032de:	d026      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80032e0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80032e4:	d81c      	bhi.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80032e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032ea:	d010      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80032ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032f0:	d816      	bhi.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d01d      	beq.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x972>
 80032f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032fa:	d111      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3304      	adds	r3, #4
 8003300:	2100      	movs	r1, #0
 8003302:	4618      	mov	r0, r3
 8003304:	f000 fd26 	bl	8003d54 <RCCEx_PLL2_Config>
 8003308:	4603      	mov	r3, r0
 800330a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800330c:	e012      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	3324      	adds	r3, #36	; 0x24
 8003312:	2102      	movs	r1, #2
 8003314:	4618      	mov	r0, r3
 8003316:	f000 fdcf 	bl	8003eb8 <RCCEx_PLL3_Config>
 800331a:	4603      	mov	r3, r0
 800331c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800331e:	e009      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	75fb      	strb	r3, [r7, #23]
      break;
 8003324:	e006      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003326:	bf00      	nop
 8003328:	e004      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800332a:	bf00      	nop
 800332c:	e002      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800332e:	bf00      	nop
 8003330:	e000      	b.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003332:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003334:	7dfb      	ldrb	r3, [r7, #23]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800333a:	4bb3      	ldr	r3, [pc, #716]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800333c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003348:	49af      	ldr	r1, [pc, #700]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800334a:	4313      	orrs	r3, r2
 800334c:	654b      	str	r3, [r1, #84]	; 0x54
 800334e:	e001      	b.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003350:	7dfb      	ldrb	r3, [r7, #23]
 8003352:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d04b      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003366:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800336a:	d02e      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800336c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003370:	d828      	bhi.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003376:	d02a      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8003378:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800337c:	d822      	bhi.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800337e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003382:	d026      	beq.n	80033d2 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003384:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003388:	d81c      	bhi.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800338a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800338e:	d010      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8003390:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003394:	d816      	bhi.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003396:	2b00      	cmp	r3, #0
 8003398:	d01d      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800339a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800339e:	d111      	bne.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	3304      	adds	r3, #4
 80033a4:	2100      	movs	r1, #0
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 fcd4 	bl	8003d54 <RCCEx_PLL2_Config>
 80033ac:	4603      	mov	r3, r0
 80033ae:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80033b0:	e012      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3324      	adds	r3, #36	; 0x24
 80033b6:	2102      	movs	r1, #2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f000 fd7d 	bl	8003eb8 <RCCEx_PLL3_Config>
 80033be:	4603      	mov	r3, r0
 80033c0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80033c2:	e009      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	75fb      	strb	r3, [r7, #23]
      break;
 80033c8:	e006      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033ca:	bf00      	nop
 80033cc:	e004      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033ce:	bf00      	nop
 80033d0:	e002      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033d2:	bf00      	nop
 80033d4:	e000      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033d8:	7dfb      	ldrb	r3, [r7, #23]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10a      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033de:	4b8a      	ldr	r3, [pc, #552]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80033e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80033ec:	4986      	ldr	r1, [pc, #536]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	658b      	str	r3, [r1, #88]	; 0x58
 80033f2:	e001      	b.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033f4:	7dfb      	ldrb	r3, [r7, #23]
 80033f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003400:	2b00      	cmp	r3, #0
 8003402:	d04b      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800340a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800340e:	d02e      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8003410:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003414:	d828      	bhi.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003416:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800341a:	d02a      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800341c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003420:	d822      	bhi.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003422:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003426:	d026      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8003428:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800342c:	d81c      	bhi.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800342e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003432:	d010      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8003434:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003438:	d816      	bhi.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800343a:	2b00      	cmp	r3, #0
 800343c:	d01d      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0xaba>
 800343e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003442:	d111      	bne.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	3304      	adds	r3, #4
 8003448:	2100      	movs	r1, #0
 800344a:	4618      	mov	r0, r3
 800344c:	f000 fc82 	bl	8003d54 <RCCEx_PLL2_Config>
 8003450:	4603      	mov	r3, r0
 8003452:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003454:	e012      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	3324      	adds	r3, #36	; 0x24
 800345a:	2102      	movs	r1, #2
 800345c:	4618      	mov	r0, r3
 800345e:	f000 fd2b 	bl	8003eb8 <RCCEx_PLL3_Config>
 8003462:	4603      	mov	r3, r0
 8003464:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003466:	e009      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	75fb      	strb	r3, [r7, #23]
      break;
 800346c:	e006      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800346e:	bf00      	nop
 8003470:	e004      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003472:	bf00      	nop
 8003474:	e002      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003476:	bf00      	nop
 8003478:	e000      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800347a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800347c:	7dfb      	ldrb	r3, [r7, #23]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d10a      	bne.n	8003498 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003482:	4b61      	ldr	r3, [pc, #388]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003486:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003490:	495d      	ldr	r1, [pc, #372]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003492:	4313      	orrs	r3, r2
 8003494:	658b      	str	r3, [r1, #88]	; 0x58
 8003496:	e001      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003498:	7dfb      	ldrb	r3, [r7, #23]
 800349a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0308 	and.w	r3, r3, #8
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d01a      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034b2:	d10a      	bne.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3324      	adds	r3, #36	; 0x24
 80034b8:	2102      	movs	r1, #2
 80034ba:	4618      	mov	r0, r3
 80034bc:	f000 fcfc 	bl	8003eb8 <RCCEx_PLL3_Config>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80034ca:	4b4f      	ldr	r3, [pc, #316]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80034cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d8:	494b      	ldr	r1, [pc, #300]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0310 	and.w	r3, r3, #16
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d01a      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80034f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034f4:	d10a      	bne.n	800350c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3324      	adds	r3, #36	; 0x24
 80034fa:	2102      	movs	r1, #2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f000 fcdb 	bl	8003eb8 <RCCEx_PLL3_Config>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800350c:	4b3e      	ldr	r3, [pc, #248]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800350e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003510:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800351a:	493b      	ldr	r1, [pc, #236]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800351c:	4313      	orrs	r3, r2
 800351e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d034      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003532:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003536:	d01d      	beq.n	8003574 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8003538:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800353c:	d817      	bhi.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xbae>
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8003542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003546:	d009      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003548:	e011      	b.n	800356e <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3304      	adds	r3, #4
 800354e:	2100      	movs	r1, #0
 8003550:	4618      	mov	r0, r3
 8003552:	f000 fbff 	bl	8003d54 <RCCEx_PLL2_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800355a:	e00c      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	3324      	adds	r3, #36	; 0x24
 8003560:	2102      	movs	r1, #2
 8003562:	4618      	mov	r0, r3
 8003564:	f000 fca8 	bl	8003eb8 <RCCEx_PLL3_Config>
 8003568:	4603      	mov	r3, r0
 800356a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800356c:	e003      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	75fb      	strb	r3, [r7, #23]
      break;
 8003572:	e000      	b.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8003574:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003576:	7dfb      	ldrb	r3, [r7, #23]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d10a      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800357c:	4b22      	ldr	r3, [pc, #136]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800357e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003580:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800358a:	491f      	ldr	r1, [pc, #124]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800358c:	4313      	orrs	r3, r2
 800358e:	658b      	str	r3, [r1, #88]	; 0x58
 8003590:	e001      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003592:	7dfb      	ldrb	r3, [r7, #23]
 8003594:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d036      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035a8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80035ac:	d01c      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80035ae:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80035b2:	d816      	bhi.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80035b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035b8:	d003      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80035ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035be:	d007      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80035c0:	e00f      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c2:	4b11      	ldr	r3, [pc, #68]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	4a10      	ldr	r2, [pc, #64]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80035c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035cc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80035ce:	e00c      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3324      	adds	r3, #36	; 0x24
 80035d4:	2101      	movs	r1, #1
 80035d6:	4618      	mov	r0, r3
 80035d8:	f000 fc6e 	bl	8003eb8 <RCCEx_PLL3_Config>
 80035dc:	4603      	mov	r3, r0
 80035de:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80035e0:	e003      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	75fb      	strb	r3, [r7, #23]
      break;
 80035e6:	e000      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80035e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035ea:	7dfb      	ldrb	r3, [r7, #23]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d10d      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035f0:	4b05      	ldr	r3, [pc, #20]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80035f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035fe:	4902      	ldr	r1, [pc, #8]	; (8003608 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003600:	4313      	orrs	r3, r2
 8003602:	654b      	str	r3, [r1, #84]	; 0x54
 8003604:	e004      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8003606:	bf00      	nop
 8003608:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360c:	7dfb      	ldrb	r3, [r7, #23]
 800360e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d029      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003620:	2b00      	cmp	r3, #0
 8003622:	d003      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003628:	d007      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 800362a:	e00f      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800362c:	4b69      	ldr	r3, [pc, #420]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800362e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003630:	4a68      	ldr	r2, [pc, #416]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003632:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003636:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003638:	e00b      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	3304      	adds	r3, #4
 800363e:	2102      	movs	r1, #2
 8003640:	4618      	mov	r0, r3
 8003642:	f000 fb87 	bl	8003d54 <RCCEx_PLL2_Config>
 8003646:	4603      	mov	r3, r0
 8003648:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800364a:	e002      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	75fb      	strb	r3, [r7, #23]
      break;
 8003650:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003652:	7dfb      	ldrb	r3, [r7, #23]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d109      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003658:	4b5e      	ldr	r3, [pc, #376]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800365a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003664:	495b      	ldr	r1, [pc, #364]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003666:	4313      	orrs	r3, r2
 8003668:	64cb      	str	r3, [r1, #76]	; 0x4c
 800366a:	e001      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800366c:	7dfb      	ldrb	r3, [r7, #23]
 800366e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00a      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3324      	adds	r3, #36	; 0x24
 8003680:	2102      	movs	r1, #2
 8003682:	4618      	mov	r0, r3
 8003684:	f000 fc18 	bl	8003eb8 <RCCEx_PLL3_Config>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d032      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036a8:	d017      	beq.n	80036da <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 80036aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036ae:	d811      	bhi.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80036b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036b4:	d013      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 80036b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ba:	d80b      	bhi.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d010      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0xd22>
 80036c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036c4:	d106      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036c6:	4b43      	ldr	r3, [pc, #268]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ca:	4a42      	ldr	r2, [pc, #264]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80036d2:	e007      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	75fb      	strb	r3, [r7, #23]
      break;
 80036d8:	e004      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80036da:	bf00      	nop
 80036dc:	e002      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80036de:	bf00      	nop
 80036e0:	e000      	b.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80036e2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10a      	bne.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036ea:	4b3a      	ldr	r3, [pc, #232]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f8:	4936      	ldr	r1, [pc, #216]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	654b      	str	r3, [r1, #84]	; 0x54
 80036fe:	e001      	b.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003700:	7dfb      	ldrb	r3, [r7, #23]
 8003702:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d008      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003710:	4b30      	ldr	r3, [pc, #192]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003712:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003714:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800371c:	492d      	ldr	r1, [pc, #180]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800371e:	4313      	orrs	r3, r2
 8003720:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d008      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800372e:	4b29      	ldr	r3, [pc, #164]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003730:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003732:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800373a:	4926      	ldr	r1, [pc, #152]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800373c:	4313      	orrs	r3, r2
 800373e:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003748:	2b00      	cmp	r3, #0
 800374a:	d008      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800374c:	4b21      	ldr	r3, [pc, #132]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800374e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003750:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003758:	491e      	ldr	r1, [pc, #120]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800375a:	4313      	orrs	r3, r2
 800375c:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d00d      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800376a:	4b1a      	ldr	r3, [pc, #104]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	4a19      	ldr	r2, [pc, #100]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003770:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003774:	6113      	str	r3, [r2, #16]
 8003776:	4b17      	ldr	r3, [pc, #92]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003778:	691a      	ldr	r2, [r3, #16]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003780:	4914      	ldr	r1, [pc, #80]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003782:	4313      	orrs	r3, r2
 8003784:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	2b00      	cmp	r3, #0
 800378c:	da08      	bge.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800378e:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003792:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800379a:	490e      	ldr	r1, [pc, #56]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800379c:	4313      	orrs	r3, r2
 800379e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d009      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037ac:	4b09      	ldr	r3, [pc, #36]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80037ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ba:	4906      	ldr	r1, [pc, #24]	; (80037d4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80037c0:	7dbb      	ldrb	r3, [r7, #22]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 80037c6:	2300      	movs	r3, #0
 80037c8:	e000      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	58024400 	.word	0x58024400

080037d8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 80037dc:	f7ff f894 	bl	8002908 <HAL_RCC_GetHCLKFreq>
 80037e0:	4602      	mov	r2, r0
 80037e2:	4b06      	ldr	r3, [pc, #24]	; (80037fc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	091b      	lsrs	r3, r3, #4
 80037e8:	f003 0307 	and.w	r3, r3, #7
 80037ec:	4904      	ldr	r1, [pc, #16]	; (8003800 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80037ee:	5ccb      	ldrb	r3, [r1, r3]
 80037f0:	f003 031f 	and.w	r3, r3, #31
 80037f4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	58024400 	.word	0x58024400
 8003800:	08010f68 	.word	0x08010f68

08003804 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003804:	b480      	push	{r7}
 8003806:	b089      	sub	sp, #36	; 0x24
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800380c:	4ba1      	ldr	r3, [pc, #644]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800380e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003810:	f003 0303 	and.w	r3, r3, #3
 8003814:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003816:	4b9f      	ldr	r3, [pc, #636]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800381a:	0b1b      	lsrs	r3, r3, #12
 800381c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003820:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003822:	4b9c      	ldr	r3, [pc, #624]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003826:	091b      	lsrs	r3, r3, #4
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800382e:	4b99      	ldr	r3, [pc, #612]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003830:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003832:	08db      	lsrs	r3, r3, #3
 8003834:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	fb02 f303 	mul.w	r3, r2, r3
 800383e:	ee07 3a90 	vmov	s15, r3
 8003842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003846:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2b00      	cmp	r3, #0
 800384e:	f000 8111 	beq.w	8003a74 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003852:	69bb      	ldr	r3, [r7, #24]
 8003854:	2b02      	cmp	r3, #2
 8003856:	f000 8083 	beq.w	8003960 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	2b02      	cmp	r3, #2
 800385e:	f200 80a1 	bhi.w	80039a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d056      	beq.n	800391c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800386e:	e099      	b.n	80039a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003870:	4b88      	ldr	r3, [pc, #544]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d02d      	beq.n	80038d8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800387c:	4b85      	ldr	r3, [pc, #532]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	08db      	lsrs	r3, r3, #3
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	4a84      	ldr	r2, [pc, #528]	; (8003a98 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003888:	fa22 f303 	lsr.w	r3, r2, r3
 800388c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	ee07 3a90 	vmov	s15, r3
 8003894:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	ee07 3a90 	vmov	s15, r3
 800389e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038a6:	4b7b      	ldr	r3, [pc, #492]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038ae:	ee07 3a90 	vmov	s15, r3
 80038b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80038ba:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003a9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80038be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038d2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80038d6:	e087      	b.n	80039e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	ee07 3a90 	vmov	s15, r3
 80038de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003aa0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80038e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ea:	4b6a      	ldr	r3, [pc, #424]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f2:	ee07 3a90 	vmov	s15, r3
 80038f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80038fe:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003a9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800390a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800390e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003916:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800391a:	e065      	b.n	80039e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	ee07 3a90 	vmov	s15, r3
 8003922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003926:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800392a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800392e:	4b59      	ldr	r3, [pc, #356]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003936:	ee07 3a90 	vmov	s15, r3
 800393a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800393e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003942:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003a9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800394a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800394e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800395a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800395e:	e043      	b.n	80039e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	ee07 3a90 	vmov	s15, r3
 8003966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800396e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003972:	4b48      	ldr	r3, [pc, #288]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800397a:	ee07 3a90 	vmov	s15, r3
 800397e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003982:	ed97 6a03 	vldr	s12, [r7, #12]
 8003986:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003a9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800398a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800398e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003992:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800399a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800399e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80039a2:	e021      	b.n	80039e8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	ee07 3a90 	vmov	s15, r3
 80039aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80039b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039b6:	4b37      	ldr	r3, [pc, #220]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039be:	ee07 3a90 	vmov	s15, r3
 80039c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80039ca:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003a9c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80039ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80039e6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80039e8:	4b2a      	ldr	r3, [pc, #168]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ec:	0a5b      	lsrs	r3, r3, #9
 80039ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039f2:	ee07 3a90 	vmov	s15, r3
 80039f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80039fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a02:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a0e:	ee17 2a90 	vmov	r2, s15
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8003a16:	4b1f      	ldr	r3, [pc, #124]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a1a:	0c1b      	lsrs	r3, r3, #16
 8003a1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a20:	ee07 3a90 	vmov	s15, r3
 8003a24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a28:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a2c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a30:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a38:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a3c:	ee17 2a90 	vmov	r2, s15
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003a44:	4b13      	ldr	r3, [pc, #76]	; (8003a94 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a48:	0e1b      	lsrs	r3, r3, #24
 8003a4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a4e:	ee07 3a90 	vmov	s15, r3
 8003a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a6a:	ee17 2a90 	vmov	r2, s15
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003a72:	e008      	b.n	8003a86 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2200      	movs	r2, #0
 8003a78:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	609a      	str	r2, [r3, #8]
}
 8003a86:	bf00      	nop
 8003a88:	3724      	adds	r7, #36	; 0x24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	58024400 	.word	0x58024400
 8003a98:	03d09000 	.word	0x03d09000
 8003a9c:	46000000 	.word	0x46000000
 8003aa0:	4c742400 	.word	0x4c742400
 8003aa4:	4a742400 	.word	0x4a742400
 8003aa8:	4af42400 	.word	0x4af42400

08003aac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b089      	sub	sp, #36	; 0x24
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ab4:	4ba1      	ldr	r3, [pc, #644]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ab8:	f003 0303 	and.w	r3, r3, #3
 8003abc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003abe:	4b9f      	ldr	r3, [pc, #636]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac2:	0d1b      	lsrs	r3, r3, #20
 8003ac4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ac8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003aca:	4b9c      	ldr	r3, [pc, #624]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003acc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	f003 0301 	and.w	r3, r3, #1
 8003ad4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003ad6:	4b99      	ldr	r3, [pc, #612]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ada:	08db      	lsrs	r3, r3, #3
 8003adc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	fb02 f303 	mul.w	r3, r2, r3
 8003ae6:	ee07 3a90 	vmov	s15, r3
 8003aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	f000 8111 	beq.w	8003d1c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	f000 8083 	beq.w	8003c08 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	f200 80a1 	bhi.w	8003c4c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d056      	beq.n	8003bc4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003b16:	e099      	b.n	8003c4c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b18:	4b88      	ldr	r3, [pc, #544]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0320 	and.w	r3, r3, #32
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d02d      	beq.n	8003b80 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003b24:	4b85      	ldr	r3, [pc, #532]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	08db      	lsrs	r3, r3, #3
 8003b2a:	f003 0303 	and.w	r3, r3, #3
 8003b2e:	4a84      	ldr	r2, [pc, #528]	; (8003d40 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003b30:	fa22 f303 	lsr.w	r3, r2, r3
 8003b34:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	ee07 3a90 	vmov	s15, r3
 8003b3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	ee07 3a90 	vmov	s15, r3
 8003b46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b4e:	4b7b      	ldr	r3, [pc, #492]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b56:	ee07 3a90 	vmov	s15, r3
 8003b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b5e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b62:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003d44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b6e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b7a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003b7e:	e087      	b.n	8003c90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	ee07 3a90 	vmov	s15, r3
 8003b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b8a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003d48 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b92:	4b6a      	ldr	r3, [pc, #424]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b9a:	ee07 3a90 	vmov	s15, r3
 8003b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ba2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003ba6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003d44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bb2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bbe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003bc2:	e065      	b.n	8003c90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003bc4:	697b      	ldr	r3, [r7, #20]
 8003bc6:	ee07 3a90 	vmov	s15, r3
 8003bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bce:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bd6:	4b59      	ldr	r3, [pc, #356]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bde:	ee07 3a90 	vmov	s15, r3
 8003be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003be6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bea:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003d44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bf6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c06:	e043      	b.n	8003c90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003c08:	697b      	ldr	r3, [r7, #20]
 8003c0a:	ee07 3a90 	vmov	s15, r3
 8003c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c12:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003d50 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003c16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c1a:	4b48      	ldr	r3, [pc, #288]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c22:	ee07 3a90 	vmov	s15, r3
 8003c26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c2a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c2e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003d44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c3a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c46:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c4a:	e021      	b.n	8003c90 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	ee07 3a90 	vmov	s15, r3
 8003c52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c56:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003c5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c5e:	4b37      	ldr	r3, [pc, #220]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c66:	ee07 3a90 	vmov	s15, r3
 8003c6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c72:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003d44 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c8a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c8e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003c90:	4b2a      	ldr	r3, [pc, #168]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c94:	0a5b      	lsrs	r3, r3, #9
 8003c96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c9a:	ee07 3a90 	vmov	s15, r3
 8003c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ca2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003ca6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003caa:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cb6:	ee17 2a90 	vmov	r2, s15
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003cbe:	4b1f      	ldr	r3, [pc, #124]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	0c1b      	lsrs	r3, r3, #16
 8003cc4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cc8:	ee07 3a90 	vmov	s15, r3
 8003ccc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cd0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003cd4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003cd8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cdc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ce0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003ce4:	ee17 2a90 	vmov	r2, s15
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003cec:	4b13      	ldr	r3, [pc, #76]	; (8003d3c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf0:	0e1b      	lsrs	r3, r3, #24
 8003cf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cf6:	ee07 3a90 	vmov	s15, r3
 8003cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cfe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d06:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d12:	ee17 2a90 	vmov	r2, s15
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003d1a:	e008      	b.n	8003d2e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	609a      	str	r2, [r3, #8]
}
 8003d2e:	bf00      	nop
 8003d30:	3724      	adds	r7, #36	; 0x24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	58024400 	.word	0x58024400
 8003d40:	03d09000 	.word	0x03d09000
 8003d44:	46000000 	.word	0x46000000
 8003d48:	4c742400 	.word	0x4c742400
 8003d4c:	4a742400 	.word	0x4a742400
 8003d50:	4af42400 	.word	0x4af42400

08003d54 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003d62:	4b53      	ldr	r3, [pc, #332]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	2b03      	cmp	r3, #3
 8003d6c:	d101      	bne.n	8003d72 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e099      	b.n	8003ea6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003d72:	4b4f      	ldr	r3, [pc, #316]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a4e      	ldr	r2, [pc, #312]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003d78:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d7e:	f7fd fa87 	bl	8001290 <HAL_GetTick>
 8003d82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003d84:	e008      	b.n	8003d98 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003d86:	f7fd fa83 	bl	8001290 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e086      	b.n	8003ea6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003d98:	4b45      	ldr	r3, [pc, #276]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f0      	bne.n	8003d86 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003da4:	4b42      	ldr	r3, [pc, #264]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003da6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	031b      	lsls	r3, r3, #12
 8003db2:	493f      	ldr	r1, [pc, #252]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	628b      	str	r3, [r1, #40]	; 0x28
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	025b      	lsls	r3, r3, #9
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	041b      	lsls	r3, r3, #16
 8003dd6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	3b01      	subs	r3, #1
 8003de2:	061b      	lsls	r3, r3, #24
 8003de4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003de8:	4931      	ldr	r1, [pc, #196]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003dee:	4b30      	ldr	r3, [pc, #192]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	492d      	ldr	r1, [pc, #180]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003e00:	4b2b      	ldr	r3, [pc, #172]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e04:	f023 0220 	bic.w	r2, r3, #32
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	4928      	ldr	r1, [pc, #160]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003e12:	4b27      	ldr	r3, [pc, #156]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e16:	4a26      	ldr	r2, [pc, #152]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e18:	f023 0310 	bic.w	r3, r3, #16
 8003e1c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003e1e:	4b24      	ldr	r3, [pc, #144]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e20:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e22:	4b24      	ldr	r3, [pc, #144]	; (8003eb4 <RCCEx_PLL2_Config+0x160>)
 8003e24:	4013      	ands	r3, r2
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	69d2      	ldr	r2, [r2, #28]
 8003e2a:	00d2      	lsls	r2, r2, #3
 8003e2c:	4920      	ldr	r1, [pc, #128]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003e32:	4b1f      	ldr	r3, [pc, #124]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e36:	4a1e      	ldr	r2, [pc, #120]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e38:	f043 0310 	orr.w	r3, r3, #16
 8003e3c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d106      	bne.n	8003e52 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003e44:	4b1a      	ldr	r3, [pc, #104]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e48:	4a19      	ldr	r2, [pc, #100]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e4a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003e4e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003e50:	e00f      	b.n	8003e72 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d106      	bne.n	8003e66 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003e58:	4b15      	ldr	r3, [pc, #84]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	4a14      	ldr	r2, [pc, #80]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e5e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e62:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003e64:	e005      	b.n	8003e72 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003e66:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6a:	4a11      	ldr	r2, [pc, #68]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e70:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003e72:	4b0f      	ldr	r3, [pc, #60]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a0e      	ldr	r2, [pc, #56]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e78:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e7e:	f7fd fa07 	bl	8001290 <HAL_GetTick>
 8003e82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e84:	e008      	b.n	8003e98 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003e86:	f7fd fa03 	bl	8001290 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d901      	bls.n	8003e98 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e006      	b.n	8003ea6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e98:	4b05      	ldr	r3, [pc, #20]	; (8003eb0 <RCCEx_PLL2_Config+0x15c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d0f0      	beq.n	8003e86 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	58024400 	.word	0x58024400
 8003eb4:	ffff0007 	.word	0xffff0007

08003eb8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ec6:	4b53      	ldr	r3, [pc, #332]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d101      	bne.n	8003ed6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e099      	b.n	800400a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003ed6:	4b4f      	ldr	r3, [pc, #316]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a4e      	ldr	r2, [pc, #312]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003edc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ee0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ee2:	f7fd f9d5 	bl	8001290 <HAL_GetTick>
 8003ee6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003ee8:	e008      	b.n	8003efc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003eea:	f7fd f9d1 	bl	8001290 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d901      	bls.n	8003efc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e086      	b.n	800400a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003efc:	4b45      	ldr	r3, [pc, #276]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1f0      	bne.n	8003eea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003f08:	4b42      	ldr	r3, [pc, #264]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f0c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	051b      	lsls	r3, r3, #20
 8003f16:	493f      	ldr	r1, [pc, #252]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	628b      	str	r3, [r1, #40]	; 0x28
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	3b01      	subs	r3, #1
 8003f22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	025b      	lsls	r3, r3, #9
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	3b01      	subs	r3, #1
 8003f38:	041b      	lsls	r3, r3, #16
 8003f3a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	3b01      	subs	r3, #1
 8003f46:	061b      	lsls	r3, r3, #24
 8003f48:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003f4c:	4931      	ldr	r1, [pc, #196]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003f52:	4b30      	ldr	r3, [pc, #192]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f56:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	492d      	ldr	r1, [pc, #180]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003f64:	4b2b      	ldr	r3, [pc, #172]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f68:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	699b      	ldr	r3, [r3, #24]
 8003f70:	4928      	ldr	r1, [pc, #160]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003f76:	4b27      	ldr	r3, [pc, #156]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7a:	4a26      	ldr	r2, [pc, #152]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f80:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003f82:	4b24      	ldr	r3, [pc, #144]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f86:	4b24      	ldr	r3, [pc, #144]	; (8004018 <RCCEx_PLL3_Config+0x160>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	69d2      	ldr	r2, [r2, #28]
 8003f8e:	00d2      	lsls	r2, r2, #3
 8003f90:	4920      	ldr	r1, [pc, #128]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003f96:	4b1f      	ldr	r3, [pc, #124]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9a:	4a1e      	ldr	r2, [pc, #120]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003f9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fa0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d106      	bne.n	8003fb6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003fa8:	4b1a      	ldr	r3, [pc, #104]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fac:	4a19      	ldr	r2, [pc, #100]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003fae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003fb2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003fb4:	e00f      	b.n	8003fd6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d106      	bne.n	8003fca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003fbc:	4b15      	ldr	r3, [pc, #84]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc0:	4a14      	ldr	r2, [pc, #80]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003fc2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003fc6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003fc8:	e005      	b.n	8003fd6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003fca:	4b12      	ldr	r3, [pc, #72]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fce:	4a11      	ldr	r2, [pc, #68]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003fd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fd4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003fd6:	4b0f      	ldr	r3, [pc, #60]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a0e      	ldr	r2, [pc, #56]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fe0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fe2:	f7fd f955 	bl	8001290 <HAL_GetTick>
 8003fe6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003fe8:	e008      	b.n	8003ffc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003fea:	f7fd f951 	bl	8001290 <HAL_GetTick>
 8003fee:	4602      	mov	r2, r0
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	1ad3      	subs	r3, r2, r3
 8003ff4:	2b02      	cmp	r3, #2
 8003ff6:	d901      	bls.n	8003ffc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003ff8:	2303      	movs	r3, #3
 8003ffa:	e006      	b.n	800400a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ffc:	4b05      	ldr	r3, [pc, #20]	; (8004014 <RCCEx_PLL3_Config+0x15c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d0f0      	beq.n	8003fea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004008:	7bfb      	ldrb	r3, [r7, #15]
}
 800400a:	4618      	mov	r0, r3
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	58024400 	.word	0x58024400
 8004018:	ffff0007 	.word	0xffff0007

0800401c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d101      	bne.n	800402e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e042      	b.n	80040b4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004034:	2b00      	cmp	r3, #0
 8004036:	d106      	bne.n	8004046 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f7fc ff37 	bl	8000eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2224      	movs	r2, #36	; 0x24
 800404a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 0201 	bic.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f8c2 	bl	80041e8 <UART_SetConfig>
 8004064:	4603      	mov	r3, r0
 8004066:	2b01      	cmp	r3, #1
 8004068:	d101      	bne.n	800406e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e022      	b.n	80040b4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 ff14 	bl	8004ea4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800408a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	689a      	ldr	r2, [r3, #8]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800409a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0201 	orr.w	r2, r2, #1
 80040aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f000 ff9b 	bl	8004fe8 <UART_CheckIdleState>
 80040b2:	4603      	mov	r3, r0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b08a      	sub	sp, #40	; 0x28
 80040c0:	af02      	add	r7, sp, #8
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	603b      	str	r3, [r7, #0]
 80040c8:	4613      	mov	r3, r2
 80040ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040d2:	2b20      	cmp	r3, #32
 80040d4:	f040 8083 	bne.w	80041de <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d002      	beq.n	80040e4 <HAL_UART_Transmit+0x28>
 80040de:	88fb      	ldrh	r3, [r7, #6]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e07b      	b.n	80041e0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d101      	bne.n	80040f6 <HAL_UART_Transmit+0x3a>
 80040f2:	2302      	movs	r3, #2
 80040f4:	e074      	b.n	80041e0 <HAL_UART_Transmit+0x124>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2221      	movs	r2, #33	; 0x21
 800410a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800410e:	f7fd f8bf 	bl	8001290 <HAL_GetTick>
 8004112:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	88fa      	ldrh	r2, [r7, #6]
 8004118:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	88fa      	ldrh	r2, [r7, #6]
 8004120:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800412c:	d108      	bne.n	8004140 <HAL_UART_Transmit+0x84>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	691b      	ldr	r3, [r3, #16]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d104      	bne.n	8004140 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004136:	2300      	movs	r3, #0
 8004138:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800413a:	68bb      	ldr	r3, [r7, #8]
 800413c:	61bb      	str	r3, [r7, #24]
 800413e:	e003      	b.n	8004148 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004144:	2300      	movs	r3, #0
 8004146:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004150:	e02c      	b.n	80041ac <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	9300      	str	r3, [sp, #0]
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2200      	movs	r2, #0
 800415a:	2180      	movs	r1, #128	; 0x80
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 ff8e 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d001      	beq.n	800416c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e039      	b.n	80041e0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d10b      	bne.n	800418a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	461a      	mov	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004180:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	3302      	adds	r3, #2
 8004186:	61bb      	str	r3, [r7, #24]
 8004188:	e007      	b.n	800419a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	781a      	ldrb	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	3301      	adds	r3, #1
 8004198:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	3b01      	subs	r3, #1
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d1cc      	bne.n	8004152 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	2200      	movs	r2, #0
 80041c0:	2140      	movs	r1, #64	; 0x40
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 ff5b 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80041ce:	2303      	movs	r3, #3
 80041d0:	e006      	b.n	80041e0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80041da:	2300      	movs	r3, #0
 80041dc:	e000      	b.n	80041e0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80041de:	2302      	movs	r3, #2
  }
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3720      	adds	r7, #32
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041e8:	b5b0      	push	{r4, r5, r7, lr}
 80041ea:	b08e      	sub	sp, #56	; 0x38
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	431a      	orrs	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	4313      	orrs	r3, r2
 800420c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	4bbf      	ldr	r3, [pc, #764]	; (8004514 <UART_SetConfig+0x32c>)
 8004216:	4013      	ands	r3, r2
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6812      	ldr	r2, [r2, #0]
 800421c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800421e:	430b      	orrs	r3, r1
 8004220:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68da      	ldr	r2, [r3, #12]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4ab5      	ldr	r2, [pc, #724]	; (8004518 <UART_SetConfig+0x330>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d004      	beq.n	8004252 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800424e:	4313      	orrs	r3, r2
 8004250:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	4bb0      	ldr	r3, [pc, #704]	; (800451c <UART_SetConfig+0x334>)
 800425a:	4013      	ands	r3, r2
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6812      	ldr	r2, [r2, #0]
 8004260:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004262:	430b      	orrs	r3, r1
 8004264:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800426c:	f023 010f 	bic.w	r1, r3, #15
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4aa7      	ldr	r2, [pc, #668]	; (8004520 <UART_SetConfig+0x338>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d176      	bne.n	8004374 <UART_SetConfig+0x18c>
 8004286:	4ba7      	ldr	r3, [pc, #668]	; (8004524 <UART_SetConfig+0x33c>)
 8004288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800428e:	2b28      	cmp	r3, #40	; 0x28
 8004290:	d86c      	bhi.n	800436c <UART_SetConfig+0x184>
 8004292:	a201      	add	r2, pc, #4	; (adr r2, 8004298 <UART_SetConfig+0xb0>)
 8004294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004298:	0800433d 	.word	0x0800433d
 800429c:	0800436d 	.word	0x0800436d
 80042a0:	0800436d 	.word	0x0800436d
 80042a4:	0800436d 	.word	0x0800436d
 80042a8:	0800436d 	.word	0x0800436d
 80042ac:	0800436d 	.word	0x0800436d
 80042b0:	0800436d 	.word	0x0800436d
 80042b4:	0800436d 	.word	0x0800436d
 80042b8:	08004345 	.word	0x08004345
 80042bc:	0800436d 	.word	0x0800436d
 80042c0:	0800436d 	.word	0x0800436d
 80042c4:	0800436d 	.word	0x0800436d
 80042c8:	0800436d 	.word	0x0800436d
 80042cc:	0800436d 	.word	0x0800436d
 80042d0:	0800436d 	.word	0x0800436d
 80042d4:	0800436d 	.word	0x0800436d
 80042d8:	0800434d 	.word	0x0800434d
 80042dc:	0800436d 	.word	0x0800436d
 80042e0:	0800436d 	.word	0x0800436d
 80042e4:	0800436d 	.word	0x0800436d
 80042e8:	0800436d 	.word	0x0800436d
 80042ec:	0800436d 	.word	0x0800436d
 80042f0:	0800436d 	.word	0x0800436d
 80042f4:	0800436d 	.word	0x0800436d
 80042f8:	08004355 	.word	0x08004355
 80042fc:	0800436d 	.word	0x0800436d
 8004300:	0800436d 	.word	0x0800436d
 8004304:	0800436d 	.word	0x0800436d
 8004308:	0800436d 	.word	0x0800436d
 800430c:	0800436d 	.word	0x0800436d
 8004310:	0800436d 	.word	0x0800436d
 8004314:	0800436d 	.word	0x0800436d
 8004318:	0800435d 	.word	0x0800435d
 800431c:	0800436d 	.word	0x0800436d
 8004320:	0800436d 	.word	0x0800436d
 8004324:	0800436d 	.word	0x0800436d
 8004328:	0800436d 	.word	0x0800436d
 800432c:	0800436d 	.word	0x0800436d
 8004330:	0800436d 	.word	0x0800436d
 8004334:	0800436d 	.word	0x0800436d
 8004338:	08004365 	.word	0x08004365
 800433c:	2301      	movs	r3, #1
 800433e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004342:	e326      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004344:	2304      	movs	r3, #4
 8004346:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800434a:	e322      	b.n	8004992 <UART_SetConfig+0x7aa>
 800434c:	2308      	movs	r3, #8
 800434e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004352:	e31e      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004354:	2310      	movs	r3, #16
 8004356:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800435a:	e31a      	b.n	8004992 <UART_SetConfig+0x7aa>
 800435c:	2320      	movs	r3, #32
 800435e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004362:	e316      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004364:	2340      	movs	r3, #64	; 0x40
 8004366:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800436a:	e312      	b.n	8004992 <UART_SetConfig+0x7aa>
 800436c:	2380      	movs	r3, #128	; 0x80
 800436e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004372:	e30e      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a6b      	ldr	r2, [pc, #428]	; (8004528 <UART_SetConfig+0x340>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d130      	bne.n	80043e0 <UART_SetConfig+0x1f8>
 800437e:	4b69      	ldr	r3, [pc, #420]	; (8004524 <UART_SetConfig+0x33c>)
 8004380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004382:	f003 0307 	and.w	r3, r3, #7
 8004386:	2b05      	cmp	r3, #5
 8004388:	d826      	bhi.n	80043d8 <UART_SetConfig+0x1f0>
 800438a:	a201      	add	r2, pc, #4	; (adr r2, 8004390 <UART_SetConfig+0x1a8>)
 800438c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004390:	080043a9 	.word	0x080043a9
 8004394:	080043b1 	.word	0x080043b1
 8004398:	080043b9 	.word	0x080043b9
 800439c:	080043c1 	.word	0x080043c1
 80043a0:	080043c9 	.word	0x080043c9
 80043a4:	080043d1 	.word	0x080043d1
 80043a8:	2300      	movs	r3, #0
 80043aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043ae:	e2f0      	b.n	8004992 <UART_SetConfig+0x7aa>
 80043b0:	2304      	movs	r3, #4
 80043b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043b6:	e2ec      	b.n	8004992 <UART_SetConfig+0x7aa>
 80043b8:	2308      	movs	r3, #8
 80043ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043be:	e2e8      	b.n	8004992 <UART_SetConfig+0x7aa>
 80043c0:	2310      	movs	r3, #16
 80043c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043c6:	e2e4      	b.n	8004992 <UART_SetConfig+0x7aa>
 80043c8:	2320      	movs	r3, #32
 80043ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043ce:	e2e0      	b.n	8004992 <UART_SetConfig+0x7aa>
 80043d0:	2340      	movs	r3, #64	; 0x40
 80043d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043d6:	e2dc      	b.n	8004992 <UART_SetConfig+0x7aa>
 80043d8:	2380      	movs	r3, #128	; 0x80
 80043da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043de:	e2d8      	b.n	8004992 <UART_SetConfig+0x7aa>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a51      	ldr	r2, [pc, #324]	; (800452c <UART_SetConfig+0x344>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d130      	bne.n	800444c <UART_SetConfig+0x264>
 80043ea:	4b4e      	ldr	r3, [pc, #312]	; (8004524 <UART_SetConfig+0x33c>)
 80043ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ee:	f003 0307 	and.w	r3, r3, #7
 80043f2:	2b05      	cmp	r3, #5
 80043f4:	d826      	bhi.n	8004444 <UART_SetConfig+0x25c>
 80043f6:	a201      	add	r2, pc, #4	; (adr r2, 80043fc <UART_SetConfig+0x214>)
 80043f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043fc:	08004415 	.word	0x08004415
 8004400:	0800441d 	.word	0x0800441d
 8004404:	08004425 	.word	0x08004425
 8004408:	0800442d 	.word	0x0800442d
 800440c:	08004435 	.word	0x08004435
 8004410:	0800443d 	.word	0x0800443d
 8004414:	2300      	movs	r3, #0
 8004416:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800441a:	e2ba      	b.n	8004992 <UART_SetConfig+0x7aa>
 800441c:	2304      	movs	r3, #4
 800441e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004422:	e2b6      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004424:	2308      	movs	r3, #8
 8004426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800442a:	e2b2      	b.n	8004992 <UART_SetConfig+0x7aa>
 800442c:	2310      	movs	r3, #16
 800442e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004432:	e2ae      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004434:	2320      	movs	r3, #32
 8004436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800443a:	e2aa      	b.n	8004992 <UART_SetConfig+0x7aa>
 800443c:	2340      	movs	r3, #64	; 0x40
 800443e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004442:	e2a6      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004444:	2380      	movs	r3, #128	; 0x80
 8004446:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800444a:	e2a2      	b.n	8004992 <UART_SetConfig+0x7aa>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a37      	ldr	r2, [pc, #220]	; (8004530 <UART_SetConfig+0x348>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d130      	bne.n	80044b8 <UART_SetConfig+0x2d0>
 8004456:	4b33      	ldr	r3, [pc, #204]	; (8004524 <UART_SetConfig+0x33c>)
 8004458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	2b05      	cmp	r3, #5
 8004460:	d826      	bhi.n	80044b0 <UART_SetConfig+0x2c8>
 8004462:	a201      	add	r2, pc, #4	; (adr r2, 8004468 <UART_SetConfig+0x280>)
 8004464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004468:	08004481 	.word	0x08004481
 800446c:	08004489 	.word	0x08004489
 8004470:	08004491 	.word	0x08004491
 8004474:	08004499 	.word	0x08004499
 8004478:	080044a1 	.word	0x080044a1
 800447c:	080044a9 	.word	0x080044a9
 8004480:	2300      	movs	r3, #0
 8004482:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004486:	e284      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004488:	2304      	movs	r3, #4
 800448a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800448e:	e280      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004490:	2308      	movs	r3, #8
 8004492:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004496:	e27c      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004498:	2310      	movs	r3, #16
 800449a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800449e:	e278      	b.n	8004992 <UART_SetConfig+0x7aa>
 80044a0:	2320      	movs	r3, #32
 80044a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044a6:	e274      	b.n	8004992 <UART_SetConfig+0x7aa>
 80044a8:	2340      	movs	r3, #64	; 0x40
 80044aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044ae:	e270      	b.n	8004992 <UART_SetConfig+0x7aa>
 80044b0:	2380      	movs	r3, #128	; 0x80
 80044b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044b6:	e26c      	b.n	8004992 <UART_SetConfig+0x7aa>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a1d      	ldr	r2, [pc, #116]	; (8004534 <UART_SetConfig+0x34c>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d142      	bne.n	8004548 <UART_SetConfig+0x360>
 80044c2:	4b18      	ldr	r3, [pc, #96]	; (8004524 <UART_SetConfig+0x33c>)
 80044c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c6:	f003 0307 	and.w	r3, r3, #7
 80044ca:	2b05      	cmp	r3, #5
 80044cc:	d838      	bhi.n	8004540 <UART_SetConfig+0x358>
 80044ce:	a201      	add	r2, pc, #4	; (adr r2, 80044d4 <UART_SetConfig+0x2ec>)
 80044d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d4:	080044ed 	.word	0x080044ed
 80044d8:	080044f5 	.word	0x080044f5
 80044dc:	080044fd 	.word	0x080044fd
 80044e0:	08004505 	.word	0x08004505
 80044e4:	0800450d 	.word	0x0800450d
 80044e8:	08004539 	.word	0x08004539
 80044ec:	2300      	movs	r3, #0
 80044ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044f2:	e24e      	b.n	8004992 <UART_SetConfig+0x7aa>
 80044f4:	2304      	movs	r3, #4
 80044f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044fa:	e24a      	b.n	8004992 <UART_SetConfig+0x7aa>
 80044fc:	2308      	movs	r3, #8
 80044fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004502:	e246      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004504:	2310      	movs	r3, #16
 8004506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800450a:	e242      	b.n	8004992 <UART_SetConfig+0x7aa>
 800450c:	2320      	movs	r3, #32
 800450e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004512:	e23e      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004514:	cfff69f3 	.word	0xcfff69f3
 8004518:	58000c00 	.word	0x58000c00
 800451c:	11fff4ff 	.word	0x11fff4ff
 8004520:	40011000 	.word	0x40011000
 8004524:	58024400 	.word	0x58024400
 8004528:	40004400 	.word	0x40004400
 800452c:	40004800 	.word	0x40004800
 8004530:	40004c00 	.word	0x40004c00
 8004534:	40005000 	.word	0x40005000
 8004538:	2340      	movs	r3, #64	; 0x40
 800453a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800453e:	e228      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004540:	2380      	movs	r3, #128	; 0x80
 8004542:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004546:	e224      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4ab1      	ldr	r2, [pc, #708]	; (8004814 <UART_SetConfig+0x62c>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d176      	bne.n	8004640 <UART_SetConfig+0x458>
 8004552:	4bb1      	ldr	r3, [pc, #708]	; (8004818 <UART_SetConfig+0x630>)
 8004554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004556:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800455a:	2b28      	cmp	r3, #40	; 0x28
 800455c:	d86c      	bhi.n	8004638 <UART_SetConfig+0x450>
 800455e:	a201      	add	r2, pc, #4	; (adr r2, 8004564 <UART_SetConfig+0x37c>)
 8004560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004564:	08004609 	.word	0x08004609
 8004568:	08004639 	.word	0x08004639
 800456c:	08004639 	.word	0x08004639
 8004570:	08004639 	.word	0x08004639
 8004574:	08004639 	.word	0x08004639
 8004578:	08004639 	.word	0x08004639
 800457c:	08004639 	.word	0x08004639
 8004580:	08004639 	.word	0x08004639
 8004584:	08004611 	.word	0x08004611
 8004588:	08004639 	.word	0x08004639
 800458c:	08004639 	.word	0x08004639
 8004590:	08004639 	.word	0x08004639
 8004594:	08004639 	.word	0x08004639
 8004598:	08004639 	.word	0x08004639
 800459c:	08004639 	.word	0x08004639
 80045a0:	08004639 	.word	0x08004639
 80045a4:	08004619 	.word	0x08004619
 80045a8:	08004639 	.word	0x08004639
 80045ac:	08004639 	.word	0x08004639
 80045b0:	08004639 	.word	0x08004639
 80045b4:	08004639 	.word	0x08004639
 80045b8:	08004639 	.word	0x08004639
 80045bc:	08004639 	.word	0x08004639
 80045c0:	08004639 	.word	0x08004639
 80045c4:	08004621 	.word	0x08004621
 80045c8:	08004639 	.word	0x08004639
 80045cc:	08004639 	.word	0x08004639
 80045d0:	08004639 	.word	0x08004639
 80045d4:	08004639 	.word	0x08004639
 80045d8:	08004639 	.word	0x08004639
 80045dc:	08004639 	.word	0x08004639
 80045e0:	08004639 	.word	0x08004639
 80045e4:	08004629 	.word	0x08004629
 80045e8:	08004639 	.word	0x08004639
 80045ec:	08004639 	.word	0x08004639
 80045f0:	08004639 	.word	0x08004639
 80045f4:	08004639 	.word	0x08004639
 80045f8:	08004639 	.word	0x08004639
 80045fc:	08004639 	.word	0x08004639
 8004600:	08004639 	.word	0x08004639
 8004604:	08004631 	.word	0x08004631
 8004608:	2301      	movs	r3, #1
 800460a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800460e:	e1c0      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004610:	2304      	movs	r3, #4
 8004612:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004616:	e1bc      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004618:	2308      	movs	r3, #8
 800461a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800461e:	e1b8      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004620:	2310      	movs	r3, #16
 8004622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004626:	e1b4      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004628:	2320      	movs	r3, #32
 800462a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800462e:	e1b0      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004630:	2340      	movs	r3, #64	; 0x40
 8004632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004636:	e1ac      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800463e:	e1a8      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a75      	ldr	r2, [pc, #468]	; (800481c <UART_SetConfig+0x634>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d130      	bne.n	80046ac <UART_SetConfig+0x4c4>
 800464a:	4b73      	ldr	r3, [pc, #460]	; (8004818 <UART_SetConfig+0x630>)
 800464c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	2b05      	cmp	r3, #5
 8004654:	d826      	bhi.n	80046a4 <UART_SetConfig+0x4bc>
 8004656:	a201      	add	r2, pc, #4	; (adr r2, 800465c <UART_SetConfig+0x474>)
 8004658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465c:	08004675 	.word	0x08004675
 8004660:	0800467d 	.word	0x0800467d
 8004664:	08004685 	.word	0x08004685
 8004668:	0800468d 	.word	0x0800468d
 800466c:	08004695 	.word	0x08004695
 8004670:	0800469d 	.word	0x0800469d
 8004674:	2300      	movs	r3, #0
 8004676:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800467a:	e18a      	b.n	8004992 <UART_SetConfig+0x7aa>
 800467c:	2304      	movs	r3, #4
 800467e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004682:	e186      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004684:	2308      	movs	r3, #8
 8004686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800468a:	e182      	b.n	8004992 <UART_SetConfig+0x7aa>
 800468c:	2310      	movs	r3, #16
 800468e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004692:	e17e      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004694:	2320      	movs	r3, #32
 8004696:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800469a:	e17a      	b.n	8004992 <UART_SetConfig+0x7aa>
 800469c:	2340      	movs	r3, #64	; 0x40
 800469e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046a2:	e176      	b.n	8004992 <UART_SetConfig+0x7aa>
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046aa:	e172      	b.n	8004992 <UART_SetConfig+0x7aa>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a5b      	ldr	r2, [pc, #364]	; (8004820 <UART_SetConfig+0x638>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d130      	bne.n	8004718 <UART_SetConfig+0x530>
 80046b6:	4b58      	ldr	r3, [pc, #352]	; (8004818 <UART_SetConfig+0x630>)
 80046b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ba:	f003 0307 	and.w	r3, r3, #7
 80046be:	2b05      	cmp	r3, #5
 80046c0:	d826      	bhi.n	8004710 <UART_SetConfig+0x528>
 80046c2:	a201      	add	r2, pc, #4	; (adr r2, 80046c8 <UART_SetConfig+0x4e0>)
 80046c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c8:	080046e1 	.word	0x080046e1
 80046cc:	080046e9 	.word	0x080046e9
 80046d0:	080046f1 	.word	0x080046f1
 80046d4:	080046f9 	.word	0x080046f9
 80046d8:	08004701 	.word	0x08004701
 80046dc:	08004709 	.word	0x08004709
 80046e0:	2300      	movs	r3, #0
 80046e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046e6:	e154      	b.n	8004992 <UART_SetConfig+0x7aa>
 80046e8:	2304      	movs	r3, #4
 80046ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046ee:	e150      	b.n	8004992 <UART_SetConfig+0x7aa>
 80046f0:	2308      	movs	r3, #8
 80046f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046f6:	e14c      	b.n	8004992 <UART_SetConfig+0x7aa>
 80046f8:	2310      	movs	r3, #16
 80046fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046fe:	e148      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004700:	2320      	movs	r3, #32
 8004702:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004706:	e144      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004708:	2340      	movs	r3, #64	; 0x40
 800470a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800470e:	e140      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004710:	2380      	movs	r3, #128	; 0x80
 8004712:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004716:	e13c      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a41      	ldr	r2, [pc, #260]	; (8004824 <UART_SetConfig+0x63c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	f040 8082 	bne.w	8004828 <UART_SetConfig+0x640>
 8004724:	4b3c      	ldr	r3, [pc, #240]	; (8004818 <UART_SetConfig+0x630>)
 8004726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004728:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800472c:	2b28      	cmp	r3, #40	; 0x28
 800472e:	d86d      	bhi.n	800480c <UART_SetConfig+0x624>
 8004730:	a201      	add	r2, pc, #4	; (adr r2, 8004738 <UART_SetConfig+0x550>)
 8004732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004736:	bf00      	nop
 8004738:	080047dd 	.word	0x080047dd
 800473c:	0800480d 	.word	0x0800480d
 8004740:	0800480d 	.word	0x0800480d
 8004744:	0800480d 	.word	0x0800480d
 8004748:	0800480d 	.word	0x0800480d
 800474c:	0800480d 	.word	0x0800480d
 8004750:	0800480d 	.word	0x0800480d
 8004754:	0800480d 	.word	0x0800480d
 8004758:	080047e5 	.word	0x080047e5
 800475c:	0800480d 	.word	0x0800480d
 8004760:	0800480d 	.word	0x0800480d
 8004764:	0800480d 	.word	0x0800480d
 8004768:	0800480d 	.word	0x0800480d
 800476c:	0800480d 	.word	0x0800480d
 8004770:	0800480d 	.word	0x0800480d
 8004774:	0800480d 	.word	0x0800480d
 8004778:	080047ed 	.word	0x080047ed
 800477c:	0800480d 	.word	0x0800480d
 8004780:	0800480d 	.word	0x0800480d
 8004784:	0800480d 	.word	0x0800480d
 8004788:	0800480d 	.word	0x0800480d
 800478c:	0800480d 	.word	0x0800480d
 8004790:	0800480d 	.word	0x0800480d
 8004794:	0800480d 	.word	0x0800480d
 8004798:	080047f5 	.word	0x080047f5
 800479c:	0800480d 	.word	0x0800480d
 80047a0:	0800480d 	.word	0x0800480d
 80047a4:	0800480d 	.word	0x0800480d
 80047a8:	0800480d 	.word	0x0800480d
 80047ac:	0800480d 	.word	0x0800480d
 80047b0:	0800480d 	.word	0x0800480d
 80047b4:	0800480d 	.word	0x0800480d
 80047b8:	080047fd 	.word	0x080047fd
 80047bc:	0800480d 	.word	0x0800480d
 80047c0:	0800480d 	.word	0x0800480d
 80047c4:	0800480d 	.word	0x0800480d
 80047c8:	0800480d 	.word	0x0800480d
 80047cc:	0800480d 	.word	0x0800480d
 80047d0:	0800480d 	.word	0x0800480d
 80047d4:	0800480d 	.word	0x0800480d
 80047d8:	08004805 	.word	0x08004805
 80047dc:	2301      	movs	r3, #1
 80047de:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80047e2:	e0d6      	b.n	8004992 <UART_SetConfig+0x7aa>
 80047e4:	2304      	movs	r3, #4
 80047e6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80047ea:	e0d2      	b.n	8004992 <UART_SetConfig+0x7aa>
 80047ec:	2308      	movs	r3, #8
 80047ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80047f2:	e0ce      	b.n	8004992 <UART_SetConfig+0x7aa>
 80047f4:	2310      	movs	r3, #16
 80047f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80047fa:	e0ca      	b.n	8004992 <UART_SetConfig+0x7aa>
 80047fc:	2320      	movs	r3, #32
 80047fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004802:	e0c6      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004804:	2340      	movs	r3, #64	; 0x40
 8004806:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800480a:	e0c2      	b.n	8004992 <UART_SetConfig+0x7aa>
 800480c:	2380      	movs	r3, #128	; 0x80
 800480e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004812:	e0be      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004814:	40011400 	.word	0x40011400
 8004818:	58024400 	.word	0x58024400
 800481c:	40007800 	.word	0x40007800
 8004820:	40007c00 	.word	0x40007c00
 8004824:	40011800 	.word	0x40011800
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4aad      	ldr	r2, [pc, #692]	; (8004ae4 <UART_SetConfig+0x8fc>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d176      	bne.n	8004920 <UART_SetConfig+0x738>
 8004832:	4bad      	ldr	r3, [pc, #692]	; (8004ae8 <UART_SetConfig+0x900>)
 8004834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004836:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800483a:	2b28      	cmp	r3, #40	; 0x28
 800483c:	d86c      	bhi.n	8004918 <UART_SetConfig+0x730>
 800483e:	a201      	add	r2, pc, #4	; (adr r2, 8004844 <UART_SetConfig+0x65c>)
 8004840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004844:	080048e9 	.word	0x080048e9
 8004848:	08004919 	.word	0x08004919
 800484c:	08004919 	.word	0x08004919
 8004850:	08004919 	.word	0x08004919
 8004854:	08004919 	.word	0x08004919
 8004858:	08004919 	.word	0x08004919
 800485c:	08004919 	.word	0x08004919
 8004860:	08004919 	.word	0x08004919
 8004864:	080048f1 	.word	0x080048f1
 8004868:	08004919 	.word	0x08004919
 800486c:	08004919 	.word	0x08004919
 8004870:	08004919 	.word	0x08004919
 8004874:	08004919 	.word	0x08004919
 8004878:	08004919 	.word	0x08004919
 800487c:	08004919 	.word	0x08004919
 8004880:	08004919 	.word	0x08004919
 8004884:	080048f9 	.word	0x080048f9
 8004888:	08004919 	.word	0x08004919
 800488c:	08004919 	.word	0x08004919
 8004890:	08004919 	.word	0x08004919
 8004894:	08004919 	.word	0x08004919
 8004898:	08004919 	.word	0x08004919
 800489c:	08004919 	.word	0x08004919
 80048a0:	08004919 	.word	0x08004919
 80048a4:	08004901 	.word	0x08004901
 80048a8:	08004919 	.word	0x08004919
 80048ac:	08004919 	.word	0x08004919
 80048b0:	08004919 	.word	0x08004919
 80048b4:	08004919 	.word	0x08004919
 80048b8:	08004919 	.word	0x08004919
 80048bc:	08004919 	.word	0x08004919
 80048c0:	08004919 	.word	0x08004919
 80048c4:	08004909 	.word	0x08004909
 80048c8:	08004919 	.word	0x08004919
 80048cc:	08004919 	.word	0x08004919
 80048d0:	08004919 	.word	0x08004919
 80048d4:	08004919 	.word	0x08004919
 80048d8:	08004919 	.word	0x08004919
 80048dc:	08004919 	.word	0x08004919
 80048e0:	08004919 	.word	0x08004919
 80048e4:	08004911 	.word	0x08004911
 80048e8:	2301      	movs	r3, #1
 80048ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048ee:	e050      	b.n	8004992 <UART_SetConfig+0x7aa>
 80048f0:	2304      	movs	r3, #4
 80048f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048f6:	e04c      	b.n	8004992 <UART_SetConfig+0x7aa>
 80048f8:	2308      	movs	r3, #8
 80048fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048fe:	e048      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004900:	2310      	movs	r3, #16
 8004902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004906:	e044      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004908:	2320      	movs	r3, #32
 800490a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800490e:	e040      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004910:	2340      	movs	r3, #64	; 0x40
 8004912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004916:	e03c      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004918:	2380      	movs	r3, #128	; 0x80
 800491a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800491e:	e038      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a71      	ldr	r2, [pc, #452]	; (8004aec <UART_SetConfig+0x904>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d130      	bne.n	800498c <UART_SetConfig+0x7a4>
 800492a:	4b6f      	ldr	r3, [pc, #444]	; (8004ae8 <UART_SetConfig+0x900>)
 800492c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800492e:	f003 0307 	and.w	r3, r3, #7
 8004932:	2b05      	cmp	r3, #5
 8004934:	d826      	bhi.n	8004984 <UART_SetConfig+0x79c>
 8004936:	a201      	add	r2, pc, #4	; (adr r2, 800493c <UART_SetConfig+0x754>)
 8004938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493c:	08004955 	.word	0x08004955
 8004940:	0800495d 	.word	0x0800495d
 8004944:	08004965 	.word	0x08004965
 8004948:	0800496d 	.word	0x0800496d
 800494c:	08004975 	.word	0x08004975
 8004950:	0800497d 	.word	0x0800497d
 8004954:	2302      	movs	r3, #2
 8004956:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800495a:	e01a      	b.n	8004992 <UART_SetConfig+0x7aa>
 800495c:	2304      	movs	r3, #4
 800495e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004962:	e016      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004964:	2308      	movs	r3, #8
 8004966:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800496a:	e012      	b.n	8004992 <UART_SetConfig+0x7aa>
 800496c:	2310      	movs	r3, #16
 800496e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004972:	e00e      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004974:	2320      	movs	r3, #32
 8004976:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800497a:	e00a      	b.n	8004992 <UART_SetConfig+0x7aa>
 800497c:	2340      	movs	r3, #64	; 0x40
 800497e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004982:	e006      	b.n	8004992 <UART_SetConfig+0x7aa>
 8004984:	2380      	movs	r3, #128	; 0x80
 8004986:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800498a:	e002      	b.n	8004992 <UART_SetConfig+0x7aa>
 800498c:	2380      	movs	r3, #128	; 0x80
 800498e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a55      	ldr	r2, [pc, #340]	; (8004aec <UART_SetConfig+0x904>)
 8004998:	4293      	cmp	r3, r2
 800499a:	f040 80f0 	bne.w	8004b7e <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800499e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80049a2:	2b20      	cmp	r3, #32
 80049a4:	dc46      	bgt.n	8004a34 <UART_SetConfig+0x84c>
 80049a6:	2b02      	cmp	r3, #2
 80049a8:	db75      	blt.n	8004a96 <UART_SetConfig+0x8ae>
 80049aa:	3b02      	subs	r3, #2
 80049ac:	2b1e      	cmp	r3, #30
 80049ae:	d872      	bhi.n	8004a96 <UART_SetConfig+0x8ae>
 80049b0:	a201      	add	r2, pc, #4	; (adr r2, 80049b8 <UART_SetConfig+0x7d0>)
 80049b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049b6:	bf00      	nop
 80049b8:	08004a3b 	.word	0x08004a3b
 80049bc:	08004a97 	.word	0x08004a97
 80049c0:	08004a43 	.word	0x08004a43
 80049c4:	08004a97 	.word	0x08004a97
 80049c8:	08004a97 	.word	0x08004a97
 80049cc:	08004a97 	.word	0x08004a97
 80049d0:	08004a53 	.word	0x08004a53
 80049d4:	08004a97 	.word	0x08004a97
 80049d8:	08004a97 	.word	0x08004a97
 80049dc:	08004a97 	.word	0x08004a97
 80049e0:	08004a97 	.word	0x08004a97
 80049e4:	08004a97 	.word	0x08004a97
 80049e8:	08004a97 	.word	0x08004a97
 80049ec:	08004a97 	.word	0x08004a97
 80049f0:	08004a63 	.word	0x08004a63
 80049f4:	08004a97 	.word	0x08004a97
 80049f8:	08004a97 	.word	0x08004a97
 80049fc:	08004a97 	.word	0x08004a97
 8004a00:	08004a97 	.word	0x08004a97
 8004a04:	08004a97 	.word	0x08004a97
 8004a08:	08004a97 	.word	0x08004a97
 8004a0c:	08004a97 	.word	0x08004a97
 8004a10:	08004a97 	.word	0x08004a97
 8004a14:	08004a97 	.word	0x08004a97
 8004a18:	08004a97 	.word	0x08004a97
 8004a1c:	08004a97 	.word	0x08004a97
 8004a20:	08004a97 	.word	0x08004a97
 8004a24:	08004a97 	.word	0x08004a97
 8004a28:	08004a97 	.word	0x08004a97
 8004a2c:	08004a97 	.word	0x08004a97
 8004a30:	08004a89 	.word	0x08004a89
 8004a34:	2b40      	cmp	r3, #64	; 0x40
 8004a36:	d02a      	beq.n	8004a8e <UART_SetConfig+0x8a6>
 8004a38:	e02d      	b.n	8004a96 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004a3a:	f7fe fecd 	bl	80037d8 <HAL_RCCEx_GetD3PCLK1Freq>
 8004a3e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004a40:	e02f      	b.n	8004aa2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a42:	f107 0314 	add.w	r3, r7, #20
 8004a46:	4618      	mov	r0, r3
 8004a48:	f7fe fedc 	bl	8003804 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a50:	e027      	b.n	8004aa2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a52:	f107 0308 	add.w	r3, r7, #8
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7ff f828 	bl	8003aac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a60:	e01f      	b.n	8004aa2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a62:	4b21      	ldr	r3, [pc, #132]	; (8004ae8 <UART_SetConfig+0x900>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0320 	and.w	r3, r3, #32
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d009      	beq.n	8004a82 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004a6e:	4b1e      	ldr	r3, [pc, #120]	; (8004ae8 <UART_SetConfig+0x900>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	08db      	lsrs	r3, r3, #3
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	4a1d      	ldr	r2, [pc, #116]	; (8004af0 <UART_SetConfig+0x908>)
 8004a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004a80:	e00f      	b.n	8004aa2 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8004a82:	4b1b      	ldr	r3, [pc, #108]	; (8004af0 <UART_SetConfig+0x908>)
 8004a84:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a86:	e00c      	b.n	8004aa2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004a88:	4b1a      	ldr	r3, [pc, #104]	; (8004af4 <UART_SetConfig+0x90c>)
 8004a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a8c:	e009      	b.n	8004aa2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a94:	e005      	b.n	8004aa2 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8004a96:	2300      	movs	r3, #0
 8004a98:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004aa0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f000 81e6 	beq.w	8004e76 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aae:	4a12      	ldr	r2, [pc, #72]	; (8004af8 <UART_SetConfig+0x910>)
 8004ab0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004abc:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	685a      	ldr	r2, [r3, #4]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	4413      	add	r3, r2
 8004ac8:	6a3a      	ldr	r2, [r7, #32]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d305      	bcc.n	8004ada <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ad4:	6a3a      	ldr	r2, [r7, #32]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d910      	bls.n	8004afc <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8004ada:	2301      	movs	r3, #1
 8004adc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004ae0:	e1c9      	b.n	8004e76 <UART_SetConfig+0xc8e>
 8004ae2:	bf00      	nop
 8004ae4:	40011c00 	.word	0x40011c00
 8004ae8:	58024400 	.word	0x58024400
 8004aec:	58000c00 	.word	0x58000c00
 8004af0:	03d09000 	.word	0x03d09000
 8004af4:	003d0900 	.word	0x003d0900
 8004af8:	08010f78 	.word	0x08010f78
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004afe:	4618      	mov	r0, r3
 8004b00:	f04f 0100 	mov.w	r1, #0
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	4ac1      	ldr	r2, [pc, #772]	; (8004e10 <UART_SetConfig+0xc28>)
 8004b0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b0e:	b29a      	uxth	r2, r3
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	f7fb fc44 	bl	80003a0 <__aeabi_uldivmod>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	4610      	mov	r0, r2
 8004b1e:	4619      	mov	r1, r3
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	f04f 0300 	mov.w	r3, #0
 8004b28:	020b      	lsls	r3, r1, #8
 8004b2a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004b2e:	0202      	lsls	r2, r0, #8
 8004b30:	6879      	ldr	r1, [r7, #4]
 8004b32:	6849      	ldr	r1, [r1, #4]
 8004b34:	0849      	lsrs	r1, r1, #1
 8004b36:	4608      	mov	r0, r1
 8004b38:	f04f 0100 	mov.w	r1, #0
 8004b3c:	1814      	adds	r4, r2, r0
 8004b3e:	eb43 0501 	adc.w	r5, r3, r1
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	461a      	mov	r2, r3
 8004b48:	f04f 0300 	mov.w	r3, #0
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	4629      	mov	r1, r5
 8004b50:	f7fb fc26 	bl	80003a0 <__aeabi_uldivmod>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4613      	mov	r3, r2
 8004b5a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b62:	d308      	bcc.n	8004b76 <UART_SetConfig+0x98e>
 8004b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b6a:	d204      	bcs.n	8004b76 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b72:	60da      	str	r2, [r3, #12]
 8004b74:	e17f      	b.n	8004e76 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004b7c:	e17b      	b.n	8004e76 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b86:	f040 80bd 	bne.w	8004d04 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8004b8a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004b8e:	2b20      	cmp	r3, #32
 8004b90:	dc48      	bgt.n	8004c24 <UART_SetConfig+0xa3c>
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	db7b      	blt.n	8004c8e <UART_SetConfig+0xaa6>
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	d879      	bhi.n	8004c8e <UART_SetConfig+0xaa6>
 8004b9a:	a201      	add	r2, pc, #4	; (adr r2, 8004ba0 <UART_SetConfig+0x9b8>)
 8004b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba0:	08004c2b 	.word	0x08004c2b
 8004ba4:	08004c33 	.word	0x08004c33
 8004ba8:	08004c8f 	.word	0x08004c8f
 8004bac:	08004c8f 	.word	0x08004c8f
 8004bb0:	08004c3b 	.word	0x08004c3b
 8004bb4:	08004c8f 	.word	0x08004c8f
 8004bb8:	08004c8f 	.word	0x08004c8f
 8004bbc:	08004c8f 	.word	0x08004c8f
 8004bc0:	08004c4b 	.word	0x08004c4b
 8004bc4:	08004c8f 	.word	0x08004c8f
 8004bc8:	08004c8f 	.word	0x08004c8f
 8004bcc:	08004c8f 	.word	0x08004c8f
 8004bd0:	08004c8f 	.word	0x08004c8f
 8004bd4:	08004c8f 	.word	0x08004c8f
 8004bd8:	08004c8f 	.word	0x08004c8f
 8004bdc:	08004c8f 	.word	0x08004c8f
 8004be0:	08004c5b 	.word	0x08004c5b
 8004be4:	08004c8f 	.word	0x08004c8f
 8004be8:	08004c8f 	.word	0x08004c8f
 8004bec:	08004c8f 	.word	0x08004c8f
 8004bf0:	08004c8f 	.word	0x08004c8f
 8004bf4:	08004c8f 	.word	0x08004c8f
 8004bf8:	08004c8f 	.word	0x08004c8f
 8004bfc:	08004c8f 	.word	0x08004c8f
 8004c00:	08004c8f 	.word	0x08004c8f
 8004c04:	08004c8f 	.word	0x08004c8f
 8004c08:	08004c8f 	.word	0x08004c8f
 8004c0c:	08004c8f 	.word	0x08004c8f
 8004c10:	08004c8f 	.word	0x08004c8f
 8004c14:	08004c8f 	.word	0x08004c8f
 8004c18:	08004c8f 	.word	0x08004c8f
 8004c1c:	08004c8f 	.word	0x08004c8f
 8004c20:	08004c81 	.word	0x08004c81
 8004c24:	2b40      	cmp	r3, #64	; 0x40
 8004c26:	d02e      	beq.n	8004c86 <UART_SetConfig+0xa9e>
 8004c28:	e031      	b.n	8004c8e <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c2a:	f7fd fe9d 	bl	8002968 <HAL_RCC_GetPCLK1Freq>
 8004c2e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004c30:	e033      	b.n	8004c9a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c32:	f7fd feaf 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 8004c36:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004c38:	e02f      	b.n	8004c9a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c3a:	f107 0314 	add.w	r3, r7, #20
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fe fde0 	bl	8003804 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c48:	e027      	b.n	8004c9a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004c4a:	f107 0308 	add.w	r3, r7, #8
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7fe ff2c 	bl	8003aac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c58:	e01f      	b.n	8004c9a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c5a:	4b6e      	ldr	r3, [pc, #440]	; (8004e14 <UART_SetConfig+0xc2c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f003 0320 	and.w	r3, r3, #32
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d009      	beq.n	8004c7a <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004c66:	4b6b      	ldr	r3, [pc, #428]	; (8004e14 <UART_SetConfig+0xc2c>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	08db      	lsrs	r3, r3, #3
 8004c6c:	f003 0303 	and.w	r3, r3, #3
 8004c70:	4a69      	ldr	r2, [pc, #420]	; (8004e18 <UART_SetConfig+0xc30>)
 8004c72:	fa22 f303 	lsr.w	r3, r2, r3
 8004c76:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c78:	e00f      	b.n	8004c9a <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8004c7a:	4b67      	ldr	r3, [pc, #412]	; (8004e18 <UART_SetConfig+0xc30>)
 8004c7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c7e:	e00c      	b.n	8004c9a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004c80:	4b66      	ldr	r3, [pc, #408]	; (8004e1c <UART_SetConfig+0xc34>)
 8004c82:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c84:	e009      	b.n	8004c9a <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c8c:	e005      	b.n	8004c9a <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004c98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	f000 80ea 	beq.w	8004e76 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	4a5a      	ldr	r2, [pc, #360]	; (8004e10 <UART_SetConfig+0xc28>)
 8004ca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cac:	461a      	mov	r2, r3
 8004cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cb4:	005a      	lsls	r2, r3, #1
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	085b      	lsrs	r3, r3, #1
 8004cbc:	441a      	add	r2, r3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cca:	2b0f      	cmp	r3, #15
 8004ccc:	d916      	bls.n	8004cfc <UART_SetConfig+0xb14>
 8004cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cd4:	d212      	bcs.n	8004cfc <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	f023 030f 	bic.w	r3, r3, #15
 8004cde:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	085b      	lsrs	r3, r3, #1
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	f003 0307 	and.w	r3, r3, #7
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004cf8:	60da      	str	r2, [r3, #12]
 8004cfa:	e0bc      	b.n	8004e76 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004d02:	e0b8      	b.n	8004e76 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d04:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004d08:	2b20      	cmp	r3, #32
 8004d0a:	dc4b      	bgt.n	8004da4 <UART_SetConfig+0xbbc>
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f2c0 8087 	blt.w	8004e20 <UART_SetConfig+0xc38>
 8004d12:	2b20      	cmp	r3, #32
 8004d14:	f200 8084 	bhi.w	8004e20 <UART_SetConfig+0xc38>
 8004d18:	a201      	add	r2, pc, #4	; (adr r2, 8004d20 <UART_SetConfig+0xb38>)
 8004d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1e:	bf00      	nop
 8004d20:	08004dab 	.word	0x08004dab
 8004d24:	08004db3 	.word	0x08004db3
 8004d28:	08004e21 	.word	0x08004e21
 8004d2c:	08004e21 	.word	0x08004e21
 8004d30:	08004dbb 	.word	0x08004dbb
 8004d34:	08004e21 	.word	0x08004e21
 8004d38:	08004e21 	.word	0x08004e21
 8004d3c:	08004e21 	.word	0x08004e21
 8004d40:	08004dcb 	.word	0x08004dcb
 8004d44:	08004e21 	.word	0x08004e21
 8004d48:	08004e21 	.word	0x08004e21
 8004d4c:	08004e21 	.word	0x08004e21
 8004d50:	08004e21 	.word	0x08004e21
 8004d54:	08004e21 	.word	0x08004e21
 8004d58:	08004e21 	.word	0x08004e21
 8004d5c:	08004e21 	.word	0x08004e21
 8004d60:	08004ddb 	.word	0x08004ddb
 8004d64:	08004e21 	.word	0x08004e21
 8004d68:	08004e21 	.word	0x08004e21
 8004d6c:	08004e21 	.word	0x08004e21
 8004d70:	08004e21 	.word	0x08004e21
 8004d74:	08004e21 	.word	0x08004e21
 8004d78:	08004e21 	.word	0x08004e21
 8004d7c:	08004e21 	.word	0x08004e21
 8004d80:	08004e21 	.word	0x08004e21
 8004d84:	08004e21 	.word	0x08004e21
 8004d88:	08004e21 	.word	0x08004e21
 8004d8c:	08004e21 	.word	0x08004e21
 8004d90:	08004e21 	.word	0x08004e21
 8004d94:	08004e21 	.word	0x08004e21
 8004d98:	08004e21 	.word	0x08004e21
 8004d9c:	08004e21 	.word	0x08004e21
 8004da0:	08004e01 	.word	0x08004e01
 8004da4:	2b40      	cmp	r3, #64	; 0x40
 8004da6:	d02e      	beq.n	8004e06 <UART_SetConfig+0xc1e>
 8004da8:	e03a      	b.n	8004e20 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004daa:	f7fd fddd 	bl	8002968 <HAL_RCC_GetPCLK1Freq>
 8004dae:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004db0:	e03c      	b.n	8004e2c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004db2:	f7fd fdef 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 8004db6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004db8:	e038      	b.n	8004e2c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004dba:	f107 0314 	add.w	r3, r7, #20
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7fe fd20 	bl	8003804 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dc8:	e030      	b.n	8004e2c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004dca:	f107 0308 	add.w	r3, r7, #8
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7fe fe6c 	bl	8003aac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dd8:	e028      	b.n	8004e2c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dda:	4b0e      	ldr	r3, [pc, #56]	; (8004e14 <UART_SetConfig+0xc2c>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f003 0320 	and.w	r3, r3, #32
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d009      	beq.n	8004dfa <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004de6:	4b0b      	ldr	r3, [pc, #44]	; (8004e14 <UART_SetConfig+0xc2c>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	08db      	lsrs	r3, r3, #3
 8004dec:	f003 0303 	and.w	r3, r3, #3
 8004df0:	4a09      	ldr	r2, [pc, #36]	; (8004e18 <UART_SetConfig+0xc30>)
 8004df2:	fa22 f303 	lsr.w	r3, r2, r3
 8004df6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004df8:	e018      	b.n	8004e2c <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8004dfa:	4b07      	ldr	r3, [pc, #28]	; (8004e18 <UART_SetConfig+0xc30>)
 8004dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dfe:	e015      	b.n	8004e2c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004e00:	4b06      	ldr	r3, [pc, #24]	; (8004e1c <UART_SetConfig+0xc34>)
 8004e02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e04:	e012      	b.n	8004e2c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e0c:	e00e      	b.n	8004e2c <UART_SetConfig+0xc44>
 8004e0e:	bf00      	nop
 8004e10:	08010f78 	.word	0x08010f78
 8004e14:	58024400 	.word	0x58024400
 8004e18:	03d09000 	.word	0x03d09000
 8004e1c:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8004e20:	2300      	movs	r3, #0
 8004e22:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004e2a:	bf00      	nop
    }

    if (pclk != 0U)
 8004e2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d021      	beq.n	8004e76 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e36:	4a1a      	ldr	r2, [pc, #104]	; (8004ea0 <UART_SetConfig+0xcb8>)
 8004e38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e40:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	085b      	lsrs	r3, r3, #1
 8004e4a:	441a      	add	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e54:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e58:	2b0f      	cmp	r3, #15
 8004e5a:	d909      	bls.n	8004e70 <UART_SetConfig+0xc88>
 8004e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e62:	d205      	bcs.n	8004e70 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60da      	str	r2, [r3, #12]
 8004e6e:	e002      	b.n	8004e76 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004e92:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3738      	adds	r7, #56	; 0x38
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	08010f78 	.word	0x08010f78

08004ea4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	b083      	sub	sp, #12
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d00a      	beq.n	8004ece <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d00a      	beq.n	8004ef0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	430a      	orrs	r2, r1
 8004eee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef4:	f003 0304 	and.w	r3, r3, #4
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d00a      	beq.n	8004f12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f16:	f003 0308 	and.w	r3, r3, #8
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00a      	beq.n	8004f34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	430a      	orrs	r2, r1
 8004f32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f38:	f003 0310 	and.w	r3, r3, #16
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00a      	beq.n	8004f56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	430a      	orrs	r2, r1
 8004f54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f5a:	f003 0320 	and.w	r3, r3, #32
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	430a      	orrs	r2, r1
 8004f76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d01a      	beq.n	8004fba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	430a      	orrs	r2, r1
 8004f98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fa2:	d10a      	bne.n	8004fba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d00a      	beq.n	8004fdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	430a      	orrs	r2, r1
 8004fda:	605a      	str	r2, [r3, #4]
  }
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af02      	add	r7, sp, #8
 8004fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004ff8:	f7fc f94a 	bl	8001290 <HAL_GetTick>
 8004ffc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0308 	and.w	r3, r3, #8
 8005008:	2b08      	cmp	r3, #8
 800500a:	d10e      	bne.n	800502a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800500c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005010:	9300      	str	r3, [sp, #0]
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 f82f 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e025      	b.n	8005076 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b04      	cmp	r3, #4
 8005036:	d10e      	bne.n	8005056 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005038:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2200      	movs	r2, #0
 8005042:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f819 	bl	800507e <UART_WaitOnFlagUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e00f      	b.n	8005076 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2220      	movs	r2, #32
 8005062:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}

0800507e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800507e:	b580      	push	{r7, lr}
 8005080:	b09c      	sub	sp, #112	; 0x70
 8005082:	af00      	add	r7, sp, #0
 8005084:	60f8      	str	r0, [r7, #12]
 8005086:	60b9      	str	r1, [r7, #8]
 8005088:	603b      	str	r3, [r7, #0]
 800508a:	4613      	mov	r3, r2
 800508c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800508e:	e0a9      	b.n	80051e4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005090:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005096:	f000 80a5 	beq.w	80051e4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800509a:	f7fc f8f9 	bl	8001290 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d302      	bcc.n	80050b0 <UART_WaitOnFlagUntilTimeout+0x32>
 80050aa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d140      	bne.n	8005132 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80050be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80050c4:	667b      	str	r3, [r7, #100]	; 0x64
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050d0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80050d4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80050dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1e6      	bne.n	80050b0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	3308      	adds	r3, #8
 80050e8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050ec:	e853 3f00 	ldrex	r3, [r3]
 80050f0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80050f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f4:	f023 0301 	bic.w	r3, r3, #1
 80050f8:	663b      	str	r3, [r7, #96]	; 0x60
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	3308      	adds	r3, #8
 8005100:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005102:	64ba      	str	r2, [r7, #72]	; 0x48
 8005104:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005106:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005108:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800510a:	e841 2300 	strex	r3, r2, [r1]
 800510e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005110:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1e5      	bne.n	80050e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2220      	movs	r2, #32
 800511a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2220      	movs	r2, #32
 8005122:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2200      	movs	r2, #0
 800512a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e069      	b.n	8005206 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0304 	and.w	r3, r3, #4
 800513c:	2b00      	cmp	r3, #0
 800513e:	d051      	beq.n	80051e4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	69db      	ldr	r3, [r3, #28]
 8005146:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800514a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800514e:	d149      	bne.n	80051e4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005158:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005162:	e853 3f00 	ldrex	r3, [r3]
 8005166:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800516e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	461a      	mov	r2, r3
 8005176:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005178:	637b      	str	r3, [r7, #52]	; 0x34
 800517a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800517c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800517e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005180:	e841 2300 	strex	r3, r2, [r1]
 8005184:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005188:	2b00      	cmp	r3, #0
 800518a:	d1e6      	bne.n	800515a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	3308      	adds	r3, #8
 8005192:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	e853 3f00 	ldrex	r3, [r3]
 800519a:	613b      	str	r3, [r7, #16]
   return(result);
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	f023 0301 	bic.w	r3, r3, #1
 80051a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	3308      	adds	r3, #8
 80051aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80051ac:	623a      	str	r2, [r7, #32]
 80051ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b0:	69f9      	ldr	r1, [r7, #28]
 80051b2:	6a3a      	ldr	r2, [r7, #32]
 80051b4:	e841 2300 	strex	r3, r2, [r1]
 80051b8:	61bb      	str	r3, [r7, #24]
   return(result);
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1e5      	bne.n	800518c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2220      	movs	r2, #32
 80051c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2220      	movs	r2, #32
 80051cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80051e0:	2303      	movs	r3, #3
 80051e2:	e010      	b.n	8005206 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	69da      	ldr	r2, [r3, #28]
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	4013      	ands	r3, r2
 80051ee:	68ba      	ldr	r2, [r7, #8]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	bf0c      	ite	eq
 80051f4:	2301      	moveq	r3, #1
 80051f6:	2300      	movne	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	461a      	mov	r2, r3
 80051fc:	79fb      	ldrb	r3, [r7, #7]
 80051fe:	429a      	cmp	r2, r3
 8005200:	f43f af46 	beq.w	8005090 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3770      	adds	r7, #112	; 0x70
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800520e:	b480      	push	{r7}
 8005210:	b085      	sub	sp, #20
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_UARTEx_DisableFifoMode+0x16>
 8005220:	2302      	movs	r3, #2
 8005222:	e027      	b.n	8005274 <HAL_UARTEx_DisableFifoMode+0x66>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2224      	movs	r2, #36	; 0x24
 8005230:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0201 	bic.w	r2, r2, #1
 800524a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005252:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2220      	movs	r2, #32
 8005266:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3714      	adds	r7, #20
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr

08005280 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
 8005288:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005290:	2b01      	cmp	r3, #1
 8005292:	d101      	bne.n	8005298 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005294:	2302      	movs	r3, #2
 8005296:	e02d      	b.n	80052f4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2224      	movs	r2, #36	; 0x24
 80052a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0201 	bic.w	r2, r2, #1
 80052be:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f000 f84f 	bl	8005378 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2220      	movs	r2, #32
 80052e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3710      	adds	r7, #16
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800530c:	2b01      	cmp	r3, #1
 800530e:	d101      	bne.n	8005314 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005310:	2302      	movs	r3, #2
 8005312:	e02d      	b.n	8005370 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2224      	movs	r2, #36	; 0x24
 8005320:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0201 	bic.w	r2, r2, #1
 800533a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f000 f811 	bl	8005378 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2220      	movs	r2, #32
 8005362:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005384:	2b00      	cmp	r3, #0
 8005386:	d108      	bne.n	800539a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005398:	e031      	b.n	80053fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800539a:	2310      	movs	r3, #16
 800539c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800539e:	2310      	movs	r3, #16
 80053a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	0e5b      	lsrs	r3, r3, #25
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	f003 0307 	and.w	r3, r3, #7
 80053b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	0f5b      	lsrs	r3, r3, #29
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	f003 0307 	and.w	r3, r3, #7
 80053c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053c2:	7bbb      	ldrb	r3, [r7, #14]
 80053c4:	7b3a      	ldrb	r2, [r7, #12]
 80053c6:	4911      	ldr	r1, [pc, #68]	; (800540c <UARTEx_SetNbDataToProcess+0x94>)
 80053c8:	5c8a      	ldrb	r2, [r1, r2]
 80053ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80053ce:	7b3a      	ldrb	r2, [r7, #12]
 80053d0:	490f      	ldr	r1, [pc, #60]	; (8005410 <UARTEx_SetNbDataToProcess+0x98>)
 80053d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80053d8:	b29a      	uxth	r2, r3
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	7b7a      	ldrb	r2, [r7, #13]
 80053e4:	4909      	ldr	r1, [pc, #36]	; (800540c <UARTEx_SetNbDataToProcess+0x94>)
 80053e6:	5c8a      	ldrb	r2, [r1, r2]
 80053e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80053ec:	7b7a      	ldrb	r2, [r7, #13]
 80053ee:	4908      	ldr	r1, [pc, #32]	; (8005410 <UARTEx_SetNbDataToProcess+0x98>)
 80053f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80053fe:	bf00      	nop
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	08010f90 	.word	0x08010f90
 8005410:	08010f98 	.word	0x08010f98

08005414 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800541e:	683a      	ldr	r2, [r7, #0]
 8005420:	2101      	movs	r1, #1
 8005422:	4893      	ldr	r0, [pc, #588]	; (8005670 <network_configure_activations+0x25c>)
 8005424:	f000 fd5e 	bl	8005ee4 <ai_platform_get_activations_map>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	f000 816c 	beq.w	8005708 <network_configure_activations+0x2f4>
    /* Updating activations (byte) offsets */
    
    serving_default_input0_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005430:	4b8f      	ldr	r3, [pc, #572]	; (8005670 <network_configure_activations+0x25c>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a8f      	ldr	r2, [pc, #572]	; (8005674 <network_configure_activations+0x260>)
 8005436:	6093      	str	r3, [r2, #8]
    serving_default_input0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005438:	4b8d      	ldr	r3, [pc, #564]	; (8005670 <network_configure_activations+0x25c>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a8d      	ldr	r2, [pc, #564]	; (8005674 <network_configure_activations+0x260>)
 800543e:	60d3      	str	r3, [r2, #12]
    
    conv2d_0_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 3076);
 8005440:	4b8b      	ldr	r3, [pc, #556]	; (8005670 <network_configure_activations+0x25c>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f603 4304 	addw	r3, r3, #3076	; 0xc04
 8005448:	4a8b      	ldr	r2, [pc, #556]	; (8005678 <network_configure_activations+0x264>)
 800544a:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 3076);
 800544c:	4b88      	ldr	r3, [pc, #544]	; (8005670 <network_configure_activations+0x25c>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f603 4304 	addw	r3, r3, #3076	; 0xc04
 8005454:	4a88      	ldr	r2, [pc, #544]	; (8005678 <network_configure_activations+0x264>)
 8005456:	60d3      	str	r3, [r2, #12]
    
    conv2d_0_output_array.data = AI_PTR(g_network_activations_map[0] + 6896);
 8005458:	4b85      	ldr	r3, [pc, #532]	; (8005670 <network_configure_activations+0x25c>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	f641 23f0 	movw	r3, #6896	; 0x1af0
 8005460:	4413      	add	r3, r2
 8005462:	4a86      	ldr	r2, [pc, #536]	; (800567c <network_configure_activations+0x268>)
 8005464:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 6896);
 8005466:	4b82      	ldr	r3, [pc, #520]	; (8005670 <network_configure_activations+0x25c>)
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	f641 23f0 	movw	r3, #6896	; 0x1af0
 800546e:	4413      	add	r3, r2
 8005470:	4a82      	ldr	r2, [pc, #520]	; (800567c <network_configure_activations+0x268>)
 8005472:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005474:	4b7e      	ldr	r3, [pc, #504]	; (8005670 <network_configure_activations+0x25c>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a81      	ldr	r2, [pc, #516]	; (8005680 <network_configure_activations+0x26c>)
 800547a:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 800547c:	4b7c      	ldr	r3, [pc, #496]	; (8005670 <network_configure_activations+0x25c>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a7f      	ldr	r2, [pc, #508]	; (8005680 <network_configure_activations+0x26c>)
 8005482:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 5872);
 8005484:	4b7a      	ldr	r3, [pc, #488]	; (8005670 <network_configure_activations+0x25c>)
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	f241 63f0 	movw	r3, #5872	; 0x16f0
 800548c:	4413      	add	r3, r2
 800548e:	4a7d      	ldr	r2, [pc, #500]	; (8005684 <network_configure_activations+0x270>)
 8005490:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5872);
 8005492:	4b77      	ldr	r3, [pc, #476]	; (8005670 <network_configure_activations+0x25c>)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	f241 63f0 	movw	r3, #5872	; 0x16f0
 800549a:	4413      	add	r3, r2
 800549c:	4a79      	ldr	r2, [pc, #484]	; (8005684 <network_configure_activations+0x270>)
 800549e:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 38640);
 80054a0:	4b73      	ldr	r3, [pc, #460]	; (8005670 <network_configure_activations+0x25c>)
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	f249 63f0 	movw	r3, #38640	; 0x96f0
 80054a8:	4413      	add	r3, r2
 80054aa:	4a77      	ldr	r2, [pc, #476]	; (8005688 <network_configure_activations+0x274>)
 80054ac:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 38640);
 80054ae:	4b70      	ldr	r3, [pc, #448]	; (8005670 <network_configure_activations+0x25c>)
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	f249 63f0 	movw	r3, #38640	; 0x96f0
 80054b6:	4413      	add	r3, r2
 80054b8:	4a73      	ldr	r2, [pc, #460]	; (8005688 <network_configure_activations+0x274>)
 80054ba:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80054bc:	4b6c      	ldr	r3, [pc, #432]	; (8005670 <network_configure_activations+0x25c>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a72      	ldr	r2, [pc, #456]	; (800568c <network_configure_activations+0x278>)
 80054c2:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80054c4:	4b6a      	ldr	r3, [pc, #424]	; (8005670 <network_configure_activations+0x25c>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a70      	ldr	r2, [pc, #448]	; (800568c <network_configure_activations+0x278>)
 80054ca:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 45168);
 80054cc:	4b68      	ldr	r3, [pc, #416]	; (8005670 <network_configure_activations+0x25c>)
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	f24b 0370 	movw	r3, #45168	; 0xb070
 80054d4:	4413      	add	r3, r2
 80054d6:	4a6e      	ldr	r2, [pc, #440]	; (8005690 <network_configure_activations+0x27c>)
 80054d8:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 45168);
 80054da:	4b65      	ldr	r3, [pc, #404]	; (8005670 <network_configure_activations+0x25c>)
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	f24b 0370 	movw	r3, #45168	; 0xb070
 80054e2:	4413      	add	r3, r2
 80054e4:	4a6a      	ldr	r2, [pc, #424]	; (8005690 <network_configure_activations+0x27c>)
 80054e6:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80054e8:	4b61      	ldr	r3, [pc, #388]	; (8005670 <network_configure_activations+0x25c>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a69      	ldr	r2, [pc, #420]	; (8005694 <network_configure_activations+0x280>)
 80054ee:	6093      	str	r3, [r2, #8]
    conv2d_4_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80054f0:	4b5f      	ldr	r3, [pc, #380]	; (8005670 <network_configure_activations+0x25c>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a67      	ldr	r2, [pc, #412]	; (8005694 <network_configure_activations+0x280>)
 80054f6:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_output_array.data = AI_PTR(g_network_activations_map[0] + 7552);
 80054f8:	4b5d      	ldr	r3, [pc, #372]	; (8005670 <network_configure_activations+0x25c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f503 53ec 	add.w	r3, r3, #7552	; 0x1d80
 8005500:	4a65      	ldr	r2, [pc, #404]	; (8005698 <network_configure_activations+0x284>)
 8005502:	6093      	str	r3, [r2, #8]
    conv2d_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7552);
 8005504:	4b5a      	ldr	r3, [pc, #360]	; (8005670 <network_configure_activations+0x25c>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f503 53ec 	add.w	r3, r3, #7552	; 0x1d80
 800550c:	4a62      	ldr	r2, [pc, #392]	; (8005698 <network_configure_activations+0x284>)
 800550e:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005510:	4b57      	ldr	r3, [pc, #348]	; (8005670 <network_configure_activations+0x25c>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a61      	ldr	r2, [pc, #388]	; (800569c <network_configure_activations+0x288>)
 8005516:	6093      	str	r3, [r2, #8]
    conv2d_5_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005518:	4b55      	ldr	r3, [pc, #340]	; (8005670 <network_configure_activations+0x25c>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a5f      	ldr	r2, [pc, #380]	; (800569c <network_configure_activations+0x288>)
 800551e:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_output_array.data = AI_PTR(g_network_activations_map[0] + 15744);
 8005520:	4b53      	ldr	r3, [pc, #332]	; (8005670 <network_configure_activations+0x25c>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f503 5376 	add.w	r3, r3, #15744	; 0x3d80
 8005528:	4a5d      	ldr	r2, [pc, #372]	; (80056a0 <network_configure_activations+0x28c>)
 800552a:	6093      	str	r3, [r2, #8]
    conv2d_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 15744);
 800552c:	4b50      	ldr	r3, [pc, #320]	; (8005670 <network_configure_activations+0x25c>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f503 5376 	add.w	r3, r3, #15744	; 0x3d80
 8005534:	4a5a      	ldr	r2, [pc, #360]	; (80056a0 <network_configure_activations+0x28c>)
 8005536:	60d3      	str	r3, [r2, #12]
    
    pool_6_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005538:	4b4d      	ldr	r3, [pc, #308]	; (8005670 <network_configure_activations+0x25c>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a59      	ldr	r2, [pc, #356]	; (80056a4 <network_configure_activations+0x290>)
 800553e:	6093      	str	r3, [r2, #8]
    pool_6_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005540:	4b4b      	ldr	r3, [pc, #300]	; (8005670 <network_configure_activations+0x25c>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a57      	ldr	r2, [pc, #348]	; (80056a4 <network_configure_activations+0x290>)
 8005546:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 4096);
 8005548:	4b49      	ldr	r3, [pc, #292]	; (8005670 <network_configure_activations+0x25c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005550:	4a55      	ldr	r2, [pc, #340]	; (80056a8 <network_configure_activations+0x294>)
 8005552:	6093      	str	r3, [r2, #8]
    conv2d_7_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 4096);
 8005554:	4b46      	ldr	r3, [pc, #280]	; (8005670 <network_configure_activations+0x25c>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800555c:	4a52      	ldr	r2, [pc, #328]	; (80056a8 <network_configure_activations+0x294>)
 800555e:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_output_array.data = AI_PTR(g_network_activations_map[0] + 12032);
 8005560:	4b43      	ldr	r3, [pc, #268]	; (8005670 <network_configure_activations+0x25c>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8005568:	4a50      	ldr	r2, [pc, #320]	; (80056ac <network_configure_activations+0x298>)
 800556a:	6093      	str	r3, [r2, #8]
    conv2d_7_output_array.data_start = AI_PTR(g_network_activations_map[0] + 12032);
 800556c:	4b40      	ldr	r3, [pc, #256]	; (8005670 <network_configure_activations+0x25c>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f503 533c 	add.w	r3, r3, #12032	; 0x2f00
 8005574:	4a4d      	ldr	r2, [pc, #308]	; (80056ac <network_configure_activations+0x298>)
 8005576:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005578:	4b3d      	ldr	r3, [pc, #244]	; (8005670 <network_configure_activations+0x25c>)
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a4c      	ldr	r2, [pc, #304]	; (80056b0 <network_configure_activations+0x29c>)
 800557e:	6093      	str	r3, [r2, #8]
    conv2d_8_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005580:	4b3b      	ldr	r3, [pc, #236]	; (8005670 <network_configure_activations+0x25c>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a4a      	ldr	r2, [pc, #296]	; (80056b0 <network_configure_activations+0x29c>)
 8005586:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_output_array.data = AI_PTR(g_network_activations_map[0] + 512);
 8005588:	4b39      	ldr	r3, [pc, #228]	; (8005670 <network_configure_activations+0x25c>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005590:	4a48      	ldr	r2, [pc, #288]	; (80056b4 <network_configure_activations+0x2a0>)
 8005592:	6093      	str	r3, [r2, #8]
    conv2d_8_output_array.data_start = AI_PTR(g_network_activations_map[0] + 512);
 8005594:	4b36      	ldr	r3, [pc, #216]	; (8005670 <network_configure_activations+0x25c>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800559c:	4a45      	ldr	r2, [pc, #276]	; (80056b4 <network_configure_activations+0x2a0>)
 800559e:	60d3      	str	r3, [r2, #12]
    
    pool_9_output_array.data = AI_PTR(g_network_activations_map[0] + 8704);
 80055a0:	4b33      	ldr	r3, [pc, #204]	; (8005670 <network_configure_activations+0x25c>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 80055a8:	4a43      	ldr	r2, [pc, #268]	; (80056b8 <network_configure_activations+0x2a4>)
 80055aa:	6093      	str	r3, [r2, #8]
    pool_9_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8704);
 80055ac:	4b30      	ldr	r3, [pc, #192]	; (8005670 <network_configure_activations+0x25c>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f503 5308 	add.w	r3, r3, #8704	; 0x2200
 80055b4:	4a40      	ldr	r2, [pc, #256]	; (80056b8 <network_configure_activations+0x2a4>)
 80055b6:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 10752);
 80055b8:	4b2d      	ldr	r3, [pc, #180]	; (8005670 <network_configure_activations+0x25c>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 80055c0:	4a3e      	ldr	r2, [pc, #248]	; (80056bc <network_configure_activations+0x2a8>)
 80055c2:	6093      	str	r3, [r2, #8]
    conv2d_10_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 10752);
 80055c4:	4b2a      	ldr	r3, [pc, #168]	; (8005670 <network_configure_activations+0x25c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 80055cc:	4a3b      	ldr	r2, [pc, #236]	; (80056bc <network_configure_activations+0x2a8>)
 80055ce:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80055d0:	4b27      	ldr	r3, [pc, #156]	; (8005670 <network_configure_activations+0x25c>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a3a      	ldr	r2, [pc, #232]	; (80056c0 <network_configure_activations+0x2ac>)
 80055d6:	6093      	str	r3, [r2, #8]
    conv2d_10_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80055d8:	4b25      	ldr	r3, [pc, #148]	; (8005670 <network_configure_activations+0x25c>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a38      	ldr	r2, [pc, #224]	; (80056c0 <network_configure_activations+0x2ac>)
 80055de:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 1024);
 80055e0:	4b23      	ldr	r3, [pc, #140]	; (8005670 <network_configure_activations+0x25c>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055e8:	4a36      	ldr	r2, [pc, #216]	; (80056c4 <network_configure_activations+0x2b0>)
 80055ea:	6093      	str	r3, [r2, #8]
    conv2d_11_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 1024);
 80055ec:	4b20      	ldr	r3, [pc, #128]	; (8005670 <network_configure_activations+0x25c>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055f4:	4a33      	ldr	r2, [pc, #204]	; (80056c4 <network_configure_activations+0x2b0>)
 80055f6:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_scratch1_array.data = AI_PTR(g_network_activations_map[0] + 8960);
 80055f8:	4b1d      	ldr	r3, [pc, #116]	; (8005670 <network_configure_activations+0x25c>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f503 530c 	add.w	r3, r3, #8960	; 0x2300
 8005600:	4a31      	ldr	r2, [pc, #196]	; (80056c8 <network_configure_activations+0x2b4>)
 8005602:	6093      	str	r3, [r2, #8]
    conv2d_11_scratch1_array.data_start = AI_PTR(g_network_activations_map[0] + 8960);
 8005604:	4b1a      	ldr	r3, [pc, #104]	; (8005670 <network_configure_activations+0x25c>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f503 530c 	add.w	r3, r3, #8960	; 0x2300
 800560c:	4a2e      	ldr	r2, [pc, #184]	; (80056c8 <network_configure_activations+0x2b4>)
 800560e:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_output_array.data = AI_PTR(g_network_activations_map[0] + 9984);
 8005610:	4b17      	ldr	r3, [pc, #92]	; (8005670 <network_configure_activations+0x25c>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8005618:	4a2c      	ldr	r2, [pc, #176]	; (80056cc <network_configure_activations+0x2b8>)
 800561a:	6093      	str	r3, [r2, #8]
    conv2d_11_output_array.data_start = AI_PTR(g_network_activations_map[0] + 9984);
 800561c:	4b14      	ldr	r3, [pc, #80]	; (8005670 <network_configure_activations+0x25c>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8005624:	4a29      	ldr	r2, [pc, #164]	; (80056cc <network_configure_activations+0x2b8>)
 8005626:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005628:	4b11      	ldr	r3, [pc, #68]	; (8005670 <network_configure_activations+0x25c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a28      	ldr	r2, [pc, #160]	; (80056d0 <network_configure_activations+0x2bc>)
 800562e:	6093      	str	r3, [r2, #8]
    conv2d_13_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005630:	4b0f      	ldr	r3, [pc, #60]	; (8005670 <network_configure_activations+0x25c>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a26      	ldr	r2, [pc, #152]	; (80056d0 <network_configure_activations+0x2bc>)
 8005636:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_output_array.data = AI_PTR(g_network_activations_map[0] + 512);
 8005638:	4b0d      	ldr	r3, [pc, #52]	; (8005670 <network_configure_activations+0x25c>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005640:	4a24      	ldr	r2, [pc, #144]	; (80056d4 <network_configure_activations+0x2c0>)
 8005642:	6093      	str	r3, [r2, #8]
    conv2d_13_output_array.data_start = AI_PTR(g_network_activations_map[0] + 512);
 8005644:	4b0a      	ldr	r3, [pc, #40]	; (8005670 <network_configure_activations+0x25c>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800564c:	4a21      	ldr	r2, [pc, #132]	; (80056d4 <network_configure_activations+0x2c0>)
 800564e:	60d3      	str	r3, [r2, #12]
    
    pool_14_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005650:	4b07      	ldr	r3, [pc, #28]	; (8005670 <network_configure_activations+0x25c>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a20      	ldr	r2, [pc, #128]	; (80056d8 <network_configure_activations+0x2c4>)
 8005656:	6093      	str	r3, [r2, #8]
    pool_14_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005658:	4b05      	ldr	r3, [pc, #20]	; (8005670 <network_configure_activations+0x25c>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a1e      	ldr	r2, [pc, #120]	; (80056d8 <network_configure_activations+0x2c4>)
 800565e:	60d3      	str	r3, [r2, #12]
    
    dense_15_dense_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 512);
 8005660:	4b03      	ldr	r3, [pc, #12]	; (8005670 <network_configure_activations+0x25c>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005668:	4a1c      	ldr	r2, [pc, #112]	; (80056dc <network_configure_activations+0x2c8>)
 800566a:	6093      	str	r3, [r2, #8]
 800566c:	e038      	b.n	80056e0 <network_configure_activations+0x2cc>
 800566e:	bf00      	nop
 8005670:	240164f8 	.word	0x240164f8
 8005674:	240000a0 	.word	0x240000a0
 8005678:	240001b0 	.word	0x240001b0
 800567c:	240000b0 	.word	0x240000b0
 8005680:	240001f0 	.word	0x240001f0
 8005684:	240000d0 	.word	0x240000d0
 8005688:	24000200 	.word	0x24000200
 800568c:	24000210 	.word	0x24000210
 8005690:	240000e0 	.word	0x240000e0
 8005694:	24000220 	.word	0x24000220
 8005698:	24000100 	.word	0x24000100
 800569c:	24000230 	.word	0x24000230
 80056a0:	24000110 	.word	0x24000110
 80056a4:	24000130 	.word	0x24000130
 80056a8:	24000240 	.word	0x24000240
 80056ac:	24000140 	.word	0x24000140
 80056b0:	24000250 	.word	0x24000250
 80056b4:	24000160 	.word	0x24000160
 80056b8:	24000170 	.word	0x24000170
 80056bc:	24000270 	.word	0x24000270
 80056c0:	24000190 	.word	0x24000190
 80056c4:	240002a0 	.word	0x240002a0
 80056c8:	240002b0 	.word	0x240002b0
 80056cc:	240001a0 	.word	0x240001a0
 80056d0:	240002e0 	.word	0x240002e0
 80056d4:	240001c0 	.word	0x240001c0
 80056d8:	240001d0 	.word	0x240001d0
 80056dc:	24000300 	.word	0x24000300
    dense_15_dense_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 512);
 80056e0:	4b0e      	ldr	r3, [pc, #56]	; (800571c <network_configure_activations+0x308>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80056e8:	4a0d      	ldr	r2, [pc, #52]	; (8005720 <network_configure_activations+0x30c>)
 80056ea:	60d3      	str	r3, [r2, #12]
    
    dense_15_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 1536);
 80056ec:	4b0b      	ldr	r3, [pc, #44]	; (800571c <network_configure_activations+0x308>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 80056f4:	4a0b      	ldr	r2, [pc, #44]	; (8005724 <network_configure_activations+0x310>)
 80056f6:	6093      	str	r3, [r2, #8]
    dense_15_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 1536);
 80056f8:	4b08      	ldr	r3, [pc, #32]	; (800571c <network_configure_activations+0x308>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8005700:	4a08      	ldr	r2, [pc, #32]	; (8005724 <network_configure_activations+0x310>)
 8005702:	60d3      	str	r3, [r2, #12]
    
    return true;
 8005704:	2301      	movs	r3, #1
 8005706:	e005      	b.n	8005714 <network_configure_activations+0x300>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8005708:	2213      	movs	r2, #19
 800570a:	2130      	movs	r1, #48	; 0x30
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 fd67 	bl	80061e0 <ai_platform_network_set_error>
  return false;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}
 800571c:	240164f8 	.word	0x240164f8
 8005720:	24000300 	.word	0x24000300
 8005724:	240001e0 	.word	0x240001e0

08005728 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	2101      	movs	r1, #1
 8005736:	4893      	ldr	r0, [pc, #588]	; (8005984 <network_configure_weights+0x25c>)
 8005738:	f000 fb7c 	bl	8005e34 <ai_platform_get_weights_map>
 800573c:	4603      	mov	r3, r0
 800573e:	2b00      	cmp	r3, #0
 8005740:	f000 81c4 	beq.w	8005acc <network_configure_weights+0x3a4>
    /* Updating weights (byte) offsets */
    
    conv2d_5_weights_array.format |= AI_FMT_FLAG_CONST;
 8005744:	4b90      	ldr	r3, [pc, #576]	; (8005988 <network_configure_weights+0x260>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800574c:	4a8e      	ldr	r2, [pc, #568]	; (8005988 <network_configure_weights+0x260>)
 800574e:	6013      	str	r3, [r2, #0]
    conv2d_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8005750:	4b8c      	ldr	r3, [pc, #560]	; (8005984 <network_configure_weights+0x25c>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a8c      	ldr	r2, [pc, #560]	; (8005988 <network_configure_weights+0x260>)
 8005756:	6093      	str	r3, [r2, #8]
    conv2d_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8005758:	4b8a      	ldr	r3, [pc, #552]	; (8005984 <network_configure_weights+0x25c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a8a      	ldr	r2, [pc, #552]	; (8005988 <network_configure_weights+0x260>)
 800575e:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8005760:	4b8a      	ldr	r3, [pc, #552]	; (800598c <network_configure_weights+0x264>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005768:	4a88      	ldr	r2, [pc, #544]	; (800598c <network_configure_weights+0x264>)
 800576a:	6013      	str	r3, [r2, #0]
    conv2d_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 2048);
 800576c:	4b85      	ldr	r3, [pc, #532]	; (8005984 <network_configure_weights+0x25c>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005774:	4a85      	ldr	r2, [pc, #532]	; (800598c <network_configure_weights+0x264>)
 8005776:	6093      	str	r3, [r2, #8]
    conv2d_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 2048);
 8005778:	4b82      	ldr	r3, [pc, #520]	; (8005984 <network_configure_weights+0x25c>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005780:	4a82      	ldr	r2, [pc, #520]	; (800598c <network_configure_weights+0x264>)
 8005782:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_weights_array.format |= AI_FMT_FLAG_CONST;
 8005784:	4b82      	ldr	r3, [pc, #520]	; (8005990 <network_configure_weights+0x268>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800578c:	4a80      	ldr	r2, [pc, #512]	; (8005990 <network_configure_weights+0x268>)
 800578e:	6013      	str	r3, [r2, #0]
    conv2d_7_weights_array.data = AI_PTR(g_network_weights_map[0] + 2304);
 8005790:	4b7c      	ldr	r3, [pc, #496]	; (8005984 <network_configure_weights+0x25c>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005798:	4a7d      	ldr	r2, [pc, #500]	; (8005990 <network_configure_weights+0x268>)
 800579a:	6093      	str	r3, [r2, #8]
    conv2d_7_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 2304);
 800579c:	4b79      	ldr	r3, [pc, #484]	; (8005984 <network_configure_weights+0x25c>)
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057a4:	4a7a      	ldr	r2, [pc, #488]	; (8005990 <network_configure_weights+0x268>)
 80057a6:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_bias_array.format |= AI_FMT_FLAG_CONST;
 80057a8:	4b7a      	ldr	r3, [pc, #488]	; (8005994 <network_configure_weights+0x26c>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057b0:	4a78      	ldr	r2, [pc, #480]	; (8005994 <network_configure_weights+0x26c>)
 80057b2:	6013      	str	r3, [r2, #0]
    conv2d_7_bias_array.data = AI_PTR(g_network_weights_map[0] + 76032);
 80057b4:	4b73      	ldr	r3, [pc, #460]	; (8005984 <network_configure_weights+0x25c>)
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	4b77      	ldr	r3, [pc, #476]	; (8005998 <network_configure_weights+0x270>)
 80057ba:	4413      	add	r3, r2
 80057bc:	4a75      	ldr	r2, [pc, #468]	; (8005994 <network_configure_weights+0x26c>)
 80057be:	6093      	str	r3, [r2, #8]
    conv2d_7_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 76032);
 80057c0:	4b70      	ldr	r3, [pc, #448]	; (8005984 <network_configure_weights+0x25c>)
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	4b74      	ldr	r3, [pc, #464]	; (8005998 <network_configure_weights+0x270>)
 80057c6:	4413      	add	r3, r2
 80057c8:	4a72      	ldr	r2, [pc, #456]	; (8005994 <network_configure_weights+0x26c>)
 80057ca:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_weights_array.format |= AI_FMT_FLAG_CONST;
 80057cc:	4b73      	ldr	r3, [pc, #460]	; (800599c <network_configure_weights+0x274>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057d4:	4a71      	ldr	r2, [pc, #452]	; (800599c <network_configure_weights+0x274>)
 80057d6:	6013      	str	r3, [r2, #0]
    conv2d_8_weights_array.data = AI_PTR(g_network_weights_map[0] + 76544);
 80057d8:	4b6a      	ldr	r3, [pc, #424]	; (8005984 <network_configure_weights+0x25c>)
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	4b70      	ldr	r3, [pc, #448]	; (80059a0 <network_configure_weights+0x278>)
 80057de:	4413      	add	r3, r2
 80057e0:	4a6e      	ldr	r2, [pc, #440]	; (800599c <network_configure_weights+0x274>)
 80057e2:	6093      	str	r3, [r2, #8]
    conv2d_8_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 76544);
 80057e4:	4b67      	ldr	r3, [pc, #412]	; (8005984 <network_configure_weights+0x25c>)
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	4b6d      	ldr	r3, [pc, #436]	; (80059a0 <network_configure_weights+0x278>)
 80057ea:	4413      	add	r3, r2
 80057ec:	4a6b      	ldr	r2, [pc, #428]	; (800599c <network_configure_weights+0x274>)
 80057ee:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_bias_array.format |= AI_FMT_FLAG_CONST;
 80057f0:	4b6c      	ldr	r3, [pc, #432]	; (80059a4 <network_configure_weights+0x27c>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057f8:	4a6a      	ldr	r2, [pc, #424]	; (80059a4 <network_configure_weights+0x27c>)
 80057fa:	6013      	str	r3, [r2, #0]
    conv2d_8_bias_array.data = AI_PTR(g_network_weights_map[0] + 92928);
 80057fc:	4b61      	ldr	r3, [pc, #388]	; (8005984 <network_configure_weights+0x25c>)
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	4b69      	ldr	r3, [pc, #420]	; (80059a8 <network_configure_weights+0x280>)
 8005802:	4413      	add	r3, r2
 8005804:	4a67      	ldr	r2, [pc, #412]	; (80059a4 <network_configure_weights+0x27c>)
 8005806:	6093      	str	r3, [r2, #8]
    conv2d_8_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 92928);
 8005808:	4b5e      	ldr	r3, [pc, #376]	; (8005984 <network_configure_weights+0x25c>)
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	4b66      	ldr	r3, [pc, #408]	; (80059a8 <network_configure_weights+0x280>)
 800580e:	4413      	add	r3, r2
 8005810:	4a64      	ldr	r2, [pc, #400]	; (80059a4 <network_configure_weights+0x27c>)
 8005812:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_weights_array.format |= AI_FMT_FLAG_CONST;
 8005814:	4b65      	ldr	r3, [pc, #404]	; (80059ac <network_configure_weights+0x284>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800581c:	4a63      	ldr	r2, [pc, #396]	; (80059ac <network_configure_weights+0x284>)
 800581e:	6013      	str	r3, [r2, #0]
    conv2d_10_weights_array.data = AI_PTR(g_network_weights_map[0] + 93440);
 8005820:	4b58      	ldr	r3, [pc, #352]	; (8005984 <network_configure_weights+0x25c>)
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	4b62      	ldr	r3, [pc, #392]	; (80059b0 <network_configure_weights+0x288>)
 8005826:	4413      	add	r3, r2
 8005828:	4a60      	ldr	r2, [pc, #384]	; (80059ac <network_configure_weights+0x284>)
 800582a:	6093      	str	r3, [r2, #8]
    conv2d_10_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 93440);
 800582c:	4b55      	ldr	r3, [pc, #340]	; (8005984 <network_configure_weights+0x25c>)
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	4b5f      	ldr	r3, [pc, #380]	; (80059b0 <network_configure_weights+0x288>)
 8005832:	4413      	add	r3, r2
 8005834:	4a5d      	ldr	r2, [pc, #372]	; (80059ac <network_configure_weights+0x284>)
 8005836:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_bias_array.format |= AI_FMT_FLAG_CONST;
 8005838:	4b5e      	ldr	r3, [pc, #376]	; (80059b4 <network_configure_weights+0x28c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005840:	4a5c      	ldr	r2, [pc, #368]	; (80059b4 <network_configure_weights+0x28c>)
 8005842:	6013      	str	r3, [r2, #0]
    conv2d_10_bias_array.data = AI_PTR(g_network_weights_map[0] + 167168);
 8005844:	4b4f      	ldr	r3, [pc, #316]	; (8005984 <network_configure_weights+0x25c>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	4b5b      	ldr	r3, [pc, #364]	; (80059b8 <network_configure_weights+0x290>)
 800584a:	4413      	add	r3, r2
 800584c:	4a59      	ldr	r2, [pc, #356]	; (80059b4 <network_configure_weights+0x28c>)
 800584e:	6093      	str	r3, [r2, #8]
    conv2d_10_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 167168);
 8005850:	4b4c      	ldr	r3, [pc, #304]	; (8005984 <network_configure_weights+0x25c>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	4b58      	ldr	r3, [pc, #352]	; (80059b8 <network_configure_weights+0x290>)
 8005856:	4413      	add	r3, r2
 8005858:	4a56      	ldr	r2, [pc, #344]	; (80059b4 <network_configure_weights+0x28c>)
 800585a:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_weights_array.format |= AI_FMT_FLAG_CONST;
 800585c:	4b57      	ldr	r3, [pc, #348]	; (80059bc <network_configure_weights+0x294>)
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005864:	4a55      	ldr	r2, [pc, #340]	; (80059bc <network_configure_weights+0x294>)
 8005866:	6013      	str	r3, [r2, #0]
    conv2d_11_weights_array.data = AI_PTR(g_network_weights_map[0] + 167424);
 8005868:	4b46      	ldr	r3, [pc, #280]	; (8005984 <network_configure_weights+0x25c>)
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	4b54      	ldr	r3, [pc, #336]	; (80059c0 <network_configure_weights+0x298>)
 800586e:	4413      	add	r3, r2
 8005870:	4a52      	ldr	r2, [pc, #328]	; (80059bc <network_configure_weights+0x294>)
 8005872:	6093      	str	r3, [r2, #8]
    conv2d_11_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 167424);
 8005874:	4b43      	ldr	r3, [pc, #268]	; (8005984 <network_configure_weights+0x25c>)
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	4b51      	ldr	r3, [pc, #324]	; (80059c0 <network_configure_weights+0x298>)
 800587a:	4413      	add	r3, r2
 800587c:	4a4f      	ldr	r2, [pc, #316]	; (80059bc <network_configure_weights+0x294>)
 800587e:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_bias_array.format |= AI_FMT_FLAG_CONST;
 8005880:	4b50      	ldr	r3, [pc, #320]	; (80059c4 <network_configure_weights+0x29c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005888:	4a4e      	ldr	r2, [pc, #312]	; (80059c4 <network_configure_weights+0x29c>)
 800588a:	6013      	str	r3, [r2, #0]
    conv2d_11_bias_array.data = AI_PTR(g_network_weights_map[0] + 241152);
 800588c:	4b3d      	ldr	r3, [pc, #244]	; (8005984 <network_configure_weights+0x25c>)
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	4b4d      	ldr	r3, [pc, #308]	; (80059c8 <network_configure_weights+0x2a0>)
 8005892:	4413      	add	r3, r2
 8005894:	4a4b      	ldr	r2, [pc, #300]	; (80059c4 <network_configure_weights+0x29c>)
 8005896:	6093      	str	r3, [r2, #8]
    conv2d_11_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 241152);
 8005898:	4b3a      	ldr	r3, [pc, #232]	; (8005984 <network_configure_weights+0x25c>)
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	4b4a      	ldr	r3, [pc, #296]	; (80059c8 <network_configure_weights+0x2a0>)
 800589e:	4413      	add	r3, r2
 80058a0:	4a48      	ldr	r2, [pc, #288]	; (80059c4 <network_configure_weights+0x29c>)
 80058a2:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_weights_array.format |= AI_FMT_FLAG_CONST;
 80058a4:	4b49      	ldr	r3, [pc, #292]	; (80059cc <network_configure_weights+0x2a4>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058ac:	4a47      	ldr	r2, [pc, #284]	; (80059cc <network_configure_weights+0x2a4>)
 80058ae:	6013      	str	r3, [r2, #0]
    conv2d_13_weights_array.data = AI_PTR(g_network_weights_map[0] + 241664);
 80058b0:	4b34      	ldr	r3, [pc, #208]	; (8005984 <network_configure_weights+0x25c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f503 336c 	add.w	r3, r3, #241664	; 0x3b000
 80058b8:	4a44      	ldr	r2, [pc, #272]	; (80059cc <network_configure_weights+0x2a4>)
 80058ba:	6093      	str	r3, [r2, #8]
    conv2d_13_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 241664);
 80058bc:	4b31      	ldr	r3, [pc, #196]	; (8005984 <network_configure_weights+0x25c>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f503 336c 	add.w	r3, r3, #241664	; 0x3b000
 80058c4:	4a41      	ldr	r2, [pc, #260]	; (80059cc <network_configure_weights+0x2a4>)
 80058c6:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_bias_array.format |= AI_FMT_FLAG_CONST;
 80058c8:	4b41      	ldr	r3, [pc, #260]	; (80059d0 <network_configure_weights+0x2a8>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058d0:	4a3f      	ldr	r2, [pc, #252]	; (80059d0 <network_configure_weights+0x2a8>)
 80058d2:	6013      	str	r3, [r2, #0]
    conv2d_13_bias_array.data = AI_PTR(g_network_weights_map[0] + 307200);
 80058d4:	4b2b      	ldr	r3, [pc, #172]	; (8005984 <network_configure_weights+0x25c>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80058dc:	4a3c      	ldr	r2, [pc, #240]	; (80059d0 <network_configure_weights+0x2a8>)
 80058de:	6093      	str	r3, [r2, #8]
    conv2d_13_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 307200);
 80058e0:	4b28      	ldr	r3, [pc, #160]	; (8005984 <network_configure_weights+0x25c>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80058e8:	4a39      	ldr	r2, [pc, #228]	; (80059d0 <network_configure_weights+0x2a8>)
 80058ea:	60d3      	str	r3, [r2, #12]
    
    dense_15_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 80058ec:	4b39      	ldr	r3, [pc, #228]	; (80059d4 <network_configure_weights+0x2ac>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058f4:	4a37      	ldr	r2, [pc, #220]	; (80059d4 <network_configure_weights+0x2ac>)
 80058f6:	6013      	str	r3, [r2, #0]
    dense_15_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 309248);
 80058f8:	4b22      	ldr	r3, [pc, #136]	; (8005984 <network_configure_weights+0x25c>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f503 2397 	add.w	r3, r3, #309248	; 0x4b800
 8005900:	4a34      	ldr	r2, [pc, #208]	; (80059d4 <network_configure_weights+0x2ac>)
 8005902:	6093      	str	r3, [r2, #8]
    dense_15_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 309248);
 8005904:	4b1f      	ldr	r3, [pc, #124]	; (8005984 <network_configure_weights+0x25c>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f503 2397 	add.w	r3, r3, #309248	; 0x4b800
 800590c:	4a31      	ldr	r2, [pc, #196]	; (80059d4 <network_configure_weights+0x2ac>)
 800590e:	60d3      	str	r3, [r2, #12]
    
    dense_15_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8005910:	4b31      	ldr	r3, [pc, #196]	; (80059d8 <network_configure_weights+0x2b0>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005918:	4a2f      	ldr	r2, [pc, #188]	; (80059d8 <network_configure_weights+0x2b0>)
 800591a:	6013      	str	r3, [r2, #0]
    dense_15_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 314368);
 800591c:	4b19      	ldr	r3, [pc, #100]	; (8005984 <network_configure_weights+0x25c>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	4b2e      	ldr	r3, [pc, #184]	; (80059dc <network_configure_weights+0x2b4>)
 8005922:	4413      	add	r3, r2
 8005924:	4a2c      	ldr	r2, [pc, #176]	; (80059d8 <network_configure_weights+0x2b0>)
 8005926:	6093      	str	r3, [r2, #8]
    dense_15_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 314368);
 8005928:	4b16      	ldr	r3, [pc, #88]	; (8005984 <network_configure_weights+0x25c>)
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	4b2b      	ldr	r3, [pc, #172]	; (80059dc <network_configure_weights+0x2b4>)
 800592e:	4413      	add	r3, r2
 8005930:	4a29      	ldr	r2, [pc, #164]	; (80059d8 <network_configure_weights+0x2b0>)
 8005932:	60d3      	str	r3, [r2, #12]
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 8005934:	4b2a      	ldr	r3, [pc, #168]	; (80059e0 <network_configure_weights+0x2b8>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800593c:	4a28      	ldr	r2, [pc, #160]	; (80059e0 <network_configure_weights+0x2b8>)
 800593e:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(g_network_weights_map[0] + 314408);
 8005940:	4b10      	ldr	r3, [pc, #64]	; (8005984 <network_configure_weights+0x25c>)
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	4b27      	ldr	r3, [pc, #156]	; (80059e4 <network_configure_weights+0x2bc>)
 8005946:	4413      	add	r3, r2
 8005948:	4a25      	ldr	r2, [pc, #148]	; (80059e0 <network_configure_weights+0x2b8>)
 800594a:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 314408);
 800594c:	4b0d      	ldr	r3, [pc, #52]	; (8005984 <network_configure_weights+0x25c>)
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	4b24      	ldr	r3, [pc, #144]	; (80059e4 <network_configure_weights+0x2bc>)
 8005952:	4413      	add	r3, r2
 8005954:	4a22      	ldr	r2, [pc, #136]	; (80059e0 <network_configure_weights+0x2b8>)
 8005956:	60d3      	str	r3, [r2, #12]
    
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 8005958:	4b23      	ldr	r3, [pc, #140]	; (80059e8 <network_configure_weights+0x2c0>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005960:	4a21      	ldr	r2, [pc, #132]	; (80059e8 <network_configure_weights+0x2c0>)
 8005962:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(g_network_weights_map[0] + 316136);
 8005964:	4b07      	ldr	r3, [pc, #28]	; (8005984 <network_configure_weights+0x25c>)
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	4b20      	ldr	r3, [pc, #128]	; (80059ec <network_configure_weights+0x2c4>)
 800596a:	4413      	add	r3, r2
 800596c:	4a1e      	ldr	r2, [pc, #120]	; (80059e8 <network_configure_weights+0x2c0>)
 800596e:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 316136);
 8005970:	4b04      	ldr	r3, [pc, #16]	; (8005984 <network_configure_weights+0x25c>)
 8005972:	681a      	ldr	r2, [r3, #0]
 8005974:	4b1d      	ldr	r3, [pc, #116]	; (80059ec <network_configure_weights+0x2c4>)
 8005976:	4413      	add	r3, r2
 8005978:	4a1b      	ldr	r2, [pc, #108]	; (80059e8 <network_configure_weights+0x2c0>)
 800597a:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 800597c:	4b1c      	ldr	r3, [pc, #112]	; (80059f0 <network_configure_weights+0x2c8>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	e038      	b.n	80059f4 <network_configure_weights+0x2cc>
 8005982:	bf00      	nop
 8005984:	240164fc 	.word	0x240164fc
 8005988:	24000010 	.word	0x24000010
 800598c:	24000020 	.word	0x24000020
 8005990:	24000030 	.word	0x24000030
 8005994:	24000040 	.word	0x24000040
 8005998:	00012900 	.word	0x00012900
 800599c:	24000050 	.word	0x24000050
 80059a0:	00012b00 	.word	0x00012b00
 80059a4:	24000060 	.word	0x24000060
 80059a8:	00016b00 	.word	0x00016b00
 80059ac:	24000070 	.word	0x24000070
 80059b0:	00016d00 	.word	0x00016d00
 80059b4:	24000080 	.word	0x24000080
 80059b8:	00028d00 	.word	0x00028d00
 80059bc:	24000090 	.word	0x24000090
 80059c0:	00028e00 	.word	0x00028e00
 80059c4:	240000c0 	.word	0x240000c0
 80059c8:	0003ae00 	.word	0x0003ae00
 80059cc:	240000f0 	.word	0x240000f0
 80059d0:	24000120 	.word	0x24000120
 80059d4:	24000150 	.word	0x24000150
 80059d8:	24000180 	.word	0x24000180
 80059dc:	0004cc00 	.word	0x0004cc00
 80059e0:	24000260 	.word	0x24000260
 80059e4:	0004cc28 	.word	0x0004cc28
 80059e8:	24000280 	.word	0x24000280
 80059ec:	0004d2e8 	.word	0x0004d2e8
 80059f0:	24000290 	.word	0x24000290
 80059f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80059f8:	4a39      	ldr	r2, [pc, #228]	; (8005ae0 <network_configure_weights+0x3b8>)
 80059fa:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 316392);
 80059fc:	4b39      	ldr	r3, [pc, #228]	; (8005ae4 <network_configure_weights+0x3bc>)
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	4b39      	ldr	r3, [pc, #228]	; (8005ae8 <network_configure_weights+0x3c0>)
 8005a02:	4413      	add	r3, r2
 8005a04:	4a36      	ldr	r2, [pc, #216]	; (8005ae0 <network_configure_weights+0x3b8>)
 8005a06:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 316392);
 8005a08:	4b36      	ldr	r3, [pc, #216]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	4b36      	ldr	r3, [pc, #216]	; (8005ae8 <network_configure_weights+0x3c0>)
 8005a0e:	4413      	add	r3, r2
 8005a10:	4a33      	ldr	r2, [pc, #204]	; (8005ae0 <network_configure_weights+0x3b8>)
 8005a12:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8005a14:	4b35      	ldr	r3, [pc, #212]	; (8005aec <network_configure_weights+0x3c4>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a1c:	4a33      	ldr	r2, [pc, #204]	; (8005aec <network_configure_weights+0x3c4>)
 8005a1e:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 318440);
 8005a20:	4b30      	ldr	r3, [pc, #192]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	4b32      	ldr	r3, [pc, #200]	; (8005af0 <network_configure_weights+0x3c8>)
 8005a26:	4413      	add	r3, r2
 8005a28:	4a30      	ldr	r2, [pc, #192]	; (8005aec <network_configure_weights+0x3c4>)
 8005a2a:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 318440);
 8005a2c:	4b2d      	ldr	r3, [pc, #180]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a2e:	681a      	ldr	r2, [r3, #0]
 8005a30:	4b2f      	ldr	r3, [pc, #188]	; (8005af0 <network_configure_weights+0x3c8>)
 8005a32:	4413      	add	r3, r2
 8005a34:	4a2d      	ldr	r2, [pc, #180]	; (8005aec <network_configure_weights+0x3c4>)
 8005a36:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8005a38:	4b2e      	ldr	r3, [pc, #184]	; (8005af4 <network_configure_weights+0x3cc>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a40:	4a2c      	ldr	r2, [pc, #176]	; (8005af4 <network_configure_weights+0x3cc>)
 8005a42:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 318568);
 8005a44:	4b27      	ldr	r3, [pc, #156]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	4b2b      	ldr	r3, [pc, #172]	; (8005af8 <network_configure_weights+0x3d0>)
 8005a4a:	4413      	add	r3, r2
 8005a4c:	4a29      	ldr	r2, [pc, #164]	; (8005af4 <network_configure_weights+0x3cc>)
 8005a4e:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 318568);
 8005a50:	4b24      	ldr	r3, [pc, #144]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	4b28      	ldr	r3, [pc, #160]	; (8005af8 <network_configure_weights+0x3d0>)
 8005a56:	4413      	add	r3, r2
 8005a58:	4a26      	ldr	r2, [pc, #152]	; (8005af4 <network_configure_weights+0x3cc>)
 8005a5a:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8005a5c:	4b27      	ldr	r3, [pc, #156]	; (8005afc <network_configure_weights+0x3d4>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a64:	4a25      	ldr	r2, [pc, #148]	; (8005afc <network_configure_weights+0x3d4>)
 8005a66:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 337000);
 8005a68:	4b1e      	ldr	r3, [pc, #120]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	4b24      	ldr	r3, [pc, #144]	; (8005b00 <network_configure_weights+0x3d8>)
 8005a6e:	4413      	add	r3, r2
 8005a70:	4a22      	ldr	r2, [pc, #136]	; (8005afc <network_configure_weights+0x3d4>)
 8005a72:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 337000);
 8005a74:	4b1b      	ldr	r3, [pc, #108]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a76:	681a      	ldr	r2, [r3, #0]
 8005a78:	4b21      	ldr	r3, [pc, #132]	; (8005b00 <network_configure_weights+0x3d8>)
 8005a7a:	4413      	add	r3, r2
 8005a7c:	4a1f      	ldr	r2, [pc, #124]	; (8005afc <network_configure_weights+0x3d4>)
 8005a7e:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_weights_array.format |= AI_FMT_FLAG_CONST;
 8005a80:	4b20      	ldr	r3, [pc, #128]	; (8005b04 <network_configure_weights+0x3dc>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005a88:	4a1e      	ldr	r2, [pc, #120]	; (8005b04 <network_configure_weights+0x3dc>)
 8005a8a:	6013      	str	r3, [r2, #0]
    conv2d_4_weights_array.data = AI_PTR(g_network_weights_map[0] + 337256);
 8005a8c:	4b15      	ldr	r3, [pc, #84]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	4b1d      	ldr	r3, [pc, #116]	; (8005b08 <network_configure_weights+0x3e0>)
 8005a92:	4413      	add	r3, r2
 8005a94:	4a1b      	ldr	r2, [pc, #108]	; (8005b04 <network_configure_weights+0x3dc>)
 8005a96:	6093      	str	r3, [r2, #8]
    conv2d_4_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 337256);
 8005a98:	4b12      	ldr	r3, [pc, #72]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	4b1a      	ldr	r3, [pc, #104]	; (8005b08 <network_configure_weights+0x3e0>)
 8005a9e:	4413      	add	r3, r2
 8005aa0:	4a18      	ldr	r2, [pc, #96]	; (8005b04 <network_configure_weights+0x3dc>)
 8005aa2:	60d3      	str	r3, [r2, #12]
    
    conv2d_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8005aa4:	4b19      	ldr	r3, [pc, #100]	; (8005b0c <network_configure_weights+0x3e4>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005aac:	4a17      	ldr	r2, [pc, #92]	; (8005b0c <network_configure_weights+0x3e4>)
 8005aae:	6013      	str	r3, [r2, #0]
    conv2d_4_bias_array.data = AI_PTR(g_network_weights_map[0] + 355688);
 8005ab0:	4b0c      	ldr	r3, [pc, #48]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	4b16      	ldr	r3, [pc, #88]	; (8005b10 <network_configure_weights+0x3e8>)
 8005ab6:	4413      	add	r3, r2
 8005ab8:	4a14      	ldr	r2, [pc, #80]	; (8005b0c <network_configure_weights+0x3e4>)
 8005aba:	6093      	str	r3, [r2, #8]
    conv2d_4_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 355688);
 8005abc:	4b09      	ldr	r3, [pc, #36]	; (8005ae4 <network_configure_weights+0x3bc>)
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	4b13      	ldr	r3, [pc, #76]	; (8005b10 <network_configure_weights+0x3e8>)
 8005ac2:	4413      	add	r3, r2
 8005ac4:	4a11      	ldr	r2, [pc, #68]	; (8005b0c <network_configure_weights+0x3e4>)
 8005ac6:	60d3      	str	r3, [r2, #12]
    
    return true;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e005      	b.n	8005ad8 <network_configure_weights+0x3b0>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8005acc:	2212      	movs	r2, #18
 8005ace:	2130      	movs	r1, #48	; 0x30
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 fb85 	bl	80061e0 <ai_platform_network_set_error>
  return false;
 8005ad6:	2300      	movs	r3, #0
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	3708      	adds	r7, #8
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	24000290 	.word	0x24000290
 8005ae4:	240164fc 	.word	0x240164fc
 8005ae8:	0004d3e8 	.word	0x0004d3e8
 8005aec:	240002c0 	.word	0x240002c0
 8005af0:	0004dbe8 	.word	0x0004dbe8
 8005af4:	240002d0 	.word	0x240002d0
 8005af8:	0004dc68 	.word	0x0004dc68
 8005afc:	240002f0 	.word	0x240002f0
 8005b00:	00052468 	.word	0x00052468
 8005b04:	24000310 	.word	0x24000310
 8005b08:	00052568 	.word	0x00052568
 8005b0c:	24000320 	.word	0x24000320
 8005b10:	00056d68 	.word	0x00056d68

08005b14 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 fa53 	bl	8005fc8 <ai_platform_network_get_error>
 8005b22:	4603      	mov	r3, r0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3708      	adds	r7, #8
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af02      	add	r7, sp, #8
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8005b36:	2300      	movs	r3, #0
 8005b38:	9301      	str	r3, [sp, #4]
 8005b3a:	2305      	movs	r3, #5
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	2301      	movs	r3, #1
 8005b40:	4a04      	ldr	r2, [pc, #16]	; (8005b54 <ai_network_create+0x28>)
 8005b42:	6839      	ldr	r1, [r7, #0]
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f000 fe65 	bl	8006814 <ai_platform_network_create>
 8005b4a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3708      	adds	r7, #8
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}
 8005b54:	24001718 	.word	0x24001718

08005b58 <ai_network_create_and_init>:

AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b096      	sub	sp, #88	; 0x58
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	60f8      	str	r0, [r7, #12]
 8005b60:	60b9      	str	r1, [r7, #8]
 8005b62:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8005b64:	2100      	movs	r1, #0
 8005b66:	68f8      	ldr	r0, [r7, #12]
 8005b68:	f7ff ffe0 	bl	8005b2c <ai_network_create>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 8005b70:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <ai_network_create_and_init+0x24>
        return err;
 8005b78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b7a:	e05d      	b.n	8005c38 <ai_network_create_and_init+0xe0>
    if (ai_network_data_params_get(&params) != true) {
 8005b7c:	f107 0314 	add.w	r3, r7, #20
 8005b80:	4618      	mov	r0, r3
 8005b82:	f000 f8dd 	bl	8005d40 <ai_network_data_params_get>
 8005b86:	4603      	mov	r3, r0
 8005b88:	f083 0301 	eor.w	r3, r3, #1
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d008      	beq.n	8005ba4 <ai_network_create_and_init+0x4c>
        err = ai_network_get_error(*network);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7ff ffbc 	bl	8005b14 <ai_network_get_error>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 8005ba0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ba2:	e049      	b.n	8005c38 <ai_network_create_and_init+0xe0>
    }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d016      	beq.n	8005bd8 <ai_network_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 8005baa:	2300      	movs	r3, #0
 8005bac:	657b      	str	r3, [r7, #84]	; 0x54
 8005bae:	e00e      	b.n	8005bce <ai_network_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8005bb0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005bb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005bb4:	009b      	lsls	r3, r3, #2
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	4413      	add	r3, r2
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	f107 0314 	add.w	r3, r7, #20
 8005bc0:	330c      	adds	r3, #12
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 f922 	bl	8005e0c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8005bc8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005bca:	3301      	adds	r3, #1
 8005bcc:	657b      	str	r3, [r7, #84]	; 0x54
 8005bce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	dbeb      	blt.n	8005bb0 <ai_network_create_and_init+0x58>
    }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
    if (weights) {
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d016      	beq.n	8005c0c <ai_network_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 8005bde:	2300      	movs	r3, #0
 8005be0:	653b      	str	r3, [r7, #80]	; 0x50
 8005be2:	e00e      	b.n	8005c02 <ai_network_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8005be4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005be6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	4413      	add	r3, r2
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	f107 0314 	add.w	r3, r7, #20
 8005bf4:	3304      	adds	r3, #4
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f000 f908 	bl	8005e0c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 8005bfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bfe:	3301      	adds	r3, #1
 8005c00:	653b      	str	r3, [r7, #80]	; 0x50
 8005c02:	8b7b      	ldrh	r3, [r7, #26]
 8005c04:	461a      	mov	r2, r3
 8005c06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	dbeb      	blt.n	8005be4 <ai_network_create_and_init+0x8c>
    }
#endif
    if (ai_network_init(*network, &params) != true) {
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f107 0214 	add.w	r2, r7, #20
 8005c14:	4611      	mov	r1, r2
 8005c16:	4618      	mov	r0, r3
 8005c18:	f000 f846 	bl	8005ca8 <ai_network_init>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	f083 0301 	eor.w	r3, r3, #1
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d006      	beq.n	8005c36 <ai_network_create_and_init+0xde>
        err = ai_network_get_error(*network);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7ff ff71 	bl	8005b14 <ai_network_get_error>
 8005c32:	4603      	mov	r3, r0
 8005c34:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 8005c36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3758      	adds	r7, #88	; 0x58
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <ai_network_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b082      	sub	sp, #8
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
 8005c48:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d104      	bne.n	8005c5a <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8005c50:	4b06      	ldr	r3, [pc, #24]	; (8005c6c <ai_network_inputs_get+0x2c>)
 8005c52:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a06      	ldr	r2, [pc, #24]	; (8005c70 <ai_network_inputs_get+0x30>)
 8005c58:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8005c5a:	6839      	ldr	r1, [r7, #0]
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 fac5 	bl	80061ec <ai_platform_inputs_get>
 8005c62:	4603      	mov	r3, r0
}
 8005c64:	4618      	mov	r0, r3
 8005c66:	3708      	adds	r7, #8
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bd80      	pop	{r7, pc}
 8005c6c:	24001718 	.word	0x24001718
 8005c70:	a1c00100 	.word	0xa1c00100

08005c74 <ai_network_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d104      	bne.n	8005c8e <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8005c84:	4b06      	ldr	r3, [pc, #24]	; (8005ca0 <ai_network_outputs_get+0x2c>)
 8005c86:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a06      	ldr	r2, [pc, #24]	; (8005ca4 <ai_network_outputs_get+0x30>)
 8005c8c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8005c8e:	6839      	ldr	r1, [r7, #0]
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f000 fc37 	bl	8006504 <ai_platform_outputs_get>
 8005c96:	4603      	mov	r3, r0
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3708      	adds	r7, #8
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	24001718 	.word	0x24001718
 8005ca4:	a1c00100 	.word	0xa1c00100

08005ca8 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8005cb2:	6839      	ldr	r1, [r7, #0]
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f000 ff87 	bl	8006bc8 <ai_platform_network_init>
 8005cba:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <ai_network_init+0x1e>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	e028      	b.n	8005d18 <ai_network_init+0x70>

  ai_bool ok = true;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, params);
 8005cca:	6839      	ldr	r1, [r7, #0]
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f7ff fd2b 	bl	8005728 <network_configure_weights>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	7afb      	ldrb	r3, [r7, #11]
 8005cd8:	4013      	ands	r3, r2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	bf14      	ite	ne
 8005cde:	2301      	movne	r3, #1
 8005ce0:	2300      	moveq	r3, #0
 8005ce2:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8005ce4:	6839      	ldr	r1, [r7, #0]
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f7ff fb94 	bl	8005414 <network_configure_activations>
 8005cec:	4603      	mov	r3, r0
 8005cee:	461a      	mov	r2, r3
 8005cf0:	7afb      	ldrb	r3, [r7, #11]
 8005cf2:	4013      	ands	r3, r2
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	bf14      	ite	ne
 8005cf8:	2301      	movne	r3, #1
 8005cfa:	2300      	moveq	r3, #0
 8005cfc:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f001 f8fe 	bl	8006f00 <ai_platform_network_post_init>
 8005d04:	4603      	mov	r3, r0
 8005d06:	461a      	mov	r2, r3
 8005d08:	7afb      	ldrb	r3, [r7, #11]
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	bf14      	ite	ne
 8005d10:	2301      	movne	r3, #1
 8005d12:	2300      	moveq	r3, #0
 8005d14:	72fb      	strb	r3, [r7, #11]

  return ok;
 8005d16:	7afb      	ldrb	r3, [r7, #11]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3710      	adds	r7, #16
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b084      	sub	sp, #16
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	68b9      	ldr	r1, [r7, #8]
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f001 fa0f 	bl	8007154 <ai_platform_network_process>
 8005d36:	4603      	mov	r3, r0
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3710      	adds	r7, #16
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}

08005d40 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d101      	bne.n	8005d52 <ai_network_data_params_get+0x12>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	e016      	b.n	8005d80 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8005d52:	4a0d      	ldr	r2, [pc, #52]	; (8005d88 <ai_network_data_params_get+0x48>)
 8005d54:	f107 0310 	add.w	r3, r7, #16
 8005d58:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005d5c:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8005d60:	4a0a      	ldr	r2, [pc, #40]	; (8005d8c <ai_network_data_params_get+0x4c>)
 8005d62:	f107 0308 	add.w	r3, r7, #8
 8005d66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005d6a:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8005d6e:	f107 0210 	add.w	r2, r7, #16
 8005d72:	f107 0308 	add.w	r3, r7, #8
 8005d76:	4619      	mov	r1, r3
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f90b 	bl	8005f94 <ai_platform_bind_network_params>
 8005d7e:	4603      	mov	r3, r0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3718      	adds	r7, #24
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	08010f58 	.word	0x08010f58
 8005d8c:	08010f60 	.word	0x08010f60

08005d90 <ai_buffer_get_size>:
 8005d90:	b368      	cbz	r0, 8005dee <ai_buffer_get_size+0x5e>
 8005d92:	4b17      	ldr	r3, [pc, #92]	; (8005df0 <ai_buffer_get_size+0x60>)
 8005d94:	4a17      	ldr	r2, [pc, #92]	; (8005df4 <ai_buffer_get_size+0x64>)
 8005d96:	b410      	push	{r4}
 8005d98:	6804      	ldr	r4, [r0, #0]
 8005d9a:	4023      	ands	r3, r4
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d123      	bne.n	8005de8 <ai_buffer_get_size+0x58>
 8005da0:	b311      	cbz	r1, 8005de8 <ai_buffer_get_size+0x58>
 8005da2:	6984      	ldr	r4, [r0, #24]
 8005da4:	6862      	ldr	r2, [r4, #4]
 8005da6:	321f      	adds	r2, #31
 8005da8:	f022 021f 	bic.w	r2, r2, #31
 8005dac:	7d03      	ldrb	r3, [r0, #20]
 8005dae:	6941      	ldr	r1, [r0, #20]
 8005db0:	f1a3 0301 	sub.w	r3, r3, #1
 8005db4:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8005db8:	fab3 f383 	clz	r3, r3
 8005dbc:	095b      	lsrs	r3, r3, #5
 8005dbe:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8005dc2:	da0c      	bge.n	8005dde <ai_buffer_get_size+0x4e>
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d103      	bne.n	8005dd0 <ai_buffer_get_size+0x40>
 8005dc8:	2802      	cmp	r0, #2
 8005dca:	f04f 0302 	mov.w	r3, #2
 8005dce:	d006      	beq.n	8005dde <ai_buffer_get_size+0x4e>
 8005dd0:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8005dd4:	3301      	adds	r3, #1
 8005dd6:	4298      	cmp	r0, r3
 8005dd8:	fb01 f202 	mul.w	r2, r1, r2
 8005ddc:	d1f2      	bne.n	8005dc4 <ai_buffer_get_size+0x34>
 8005dde:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8005de2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	6984      	ldr	r4, [r0, #24]
 8005dea:	6862      	ldr	r2, [r4, #4]
 8005dec:	e7de      	b.n	8005dac <ai_buffer_get_size+0x1c>
 8005dee:	4770      	bx	lr
 8005df0:	017fffff 	.word	0x017fffff
 8005df4:	000400c0 	.word	0x000400c0

08005df8 <ai_buffer_array_sane>:
 8005df8:	b138      	cbz	r0, 8005e0a <ai_buffer_array_sane+0x12>
 8005dfa:	6843      	ldr	r3, [r0, #4]
 8005dfc:	b123      	cbz	r3, 8005e08 <ai_buffer_array_sane+0x10>
 8005dfe:	8840      	ldrh	r0, [r0, #2]
 8005e00:	3800      	subs	r0, #0
 8005e02:	bf18      	it	ne
 8005e04:	2001      	movne	r0, #1
 8005e06:	4770      	bx	lr
 8005e08:	4618      	mov	r0, r3
 8005e0a:	4770      	bx	lr

08005e0c <ai_buffer_array_item_set_address>:
 8005e0c:	b150      	cbz	r0, 8005e24 <ai_buffer_array_item_set_address+0x18>
 8005e0e:	6843      	ldr	r3, [r0, #4]
 8005e10:	b14b      	cbz	r3, 8005e26 <ai_buffer_array_item_set_address+0x1a>
 8005e12:	8840      	ldrh	r0, [r0, #2]
 8005e14:	b900      	cbnz	r0, 8005e18 <ai_buffer_array_item_set_address+0xc>
 8005e16:	4770      	bx	lr
 8005e18:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8005e1c:	2001      	movs	r0, #1
 8005e1e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8005e22:	604a      	str	r2, [r1, #4]
 8005e24:	4770      	bx	lr
 8005e26:	4618      	mov	r0, r3
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop

08005e2c <_ai_platform_acquire_crc>:
 8005e2c:	2001      	movs	r0, #1
 8005e2e:	4770      	bx	lr

08005e30 <_ai_platform_release_crc>:
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop

08005e34 <ai_platform_get_weights_map>:
 8005e34:	2900      	cmp	r1, #0
 8005e36:	bf18      	it	ne
 8005e38:	2800      	cmpne	r0, #0
 8005e3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3c:	bf0c      	ite	eq
 8005e3e:	2401      	moveq	r4, #1
 8005e40:	2400      	movne	r4, #0
 8005e42:	2a00      	cmp	r2, #0
 8005e44:	bf08      	it	eq
 8005e46:	f044 0401 	orreq.w	r4, r4, #1
 8005e4a:	b114      	cbz	r4, 8005e52 <ai_platform_get_weights_map+0x1e>
 8005e4c:	2400      	movs	r4, #0
 8005e4e:	4620      	mov	r0, r4
 8005e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e52:	4616      	mov	r6, r2
 8005e54:	4b22      	ldr	r3, [pc, #136]	; (8005ee0 <ai_platform_get_weights_map+0xac>)
 8005e56:	6812      	ldr	r2, [r2, #0]
 8005e58:	4605      	mov	r5, r0
 8005e5a:	460f      	mov	r7, r1
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	d022      	beq.n	8005ea6 <ai_platform_get_weights_map+0x72>
 8005e60:	6870      	ldr	r0, [r6, #4]
 8005e62:	2800      	cmp	r0, #0
 8005e64:	d0f2      	beq.n	8005e4c <ai_platform_get_weights_map+0x18>
 8005e66:	6806      	ldr	r6, [r0, #0]
 8005e68:	429e      	cmp	r6, r3
 8005e6a:	d006      	beq.n	8005e7a <ai_platform_get_weights_map+0x46>
 8005e6c:	f1a1 0401 	sub.w	r4, r1, #1
 8005e70:	6028      	str	r0, [r5, #0]
 8005e72:	fab4 f484 	clz	r4, r4
 8005e76:	0964      	lsrs	r4, r4, #5
 8005e78:	e7e9      	b.n	8005e4e <ai_platform_get_weights_map+0x1a>
 8005e7a:	3d04      	subs	r5, #4
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	4621      	mov	r1, r4
 8005e80:	e000      	b.n	8005e84 <ai_platform_get_weights_map+0x50>
 8005e82:	4619      	mov	r1, r3
 8005e84:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8005e88:	42b3      	cmp	r3, r6
 8005e8a:	d025      	beq.n	8005ed8 <ai_platform_get_weights_map+0xa4>
 8005e8c:	f845 3f04 	str.w	r3, [r5, #4]!
 8005e90:	1c4b      	adds	r3, r1, #1
 8005e92:	429f      	cmp	r7, r3
 8005e94:	d8f5      	bhi.n	8005e82 <ai_platform_get_weights_map+0x4e>
 8005e96:	d1da      	bne.n	8005e4e <ai_platform_get_weights_map+0x1a>
 8005e98:	3102      	adds	r1, #2
 8005e9a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8005e9e:	42b3      	cmp	r3, r6
 8005ea0:	d1d5      	bne.n	8005e4e <ai_platform_get_weights_map+0x1a>
 8005ea2:	2401      	movs	r4, #1
 8005ea4:	e7d3      	b.n	8005e4e <ai_platform_get_weights_map+0x1a>
 8005ea6:	1d30      	adds	r0, r6, #4
 8005ea8:	f7ff ffa6 	bl	8005df8 <ai_buffer_array_sane>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	d0cd      	beq.n	8005e4c <ai_platform_get_weights_map+0x18>
 8005eb0:	88f3      	ldrh	r3, [r6, #6]
 8005eb2:	429f      	cmp	r7, r3
 8005eb4:	d1ca      	bne.n	8005e4c <ai_platform_get_weights_map+0x18>
 8005eb6:	3d04      	subs	r5, #4
 8005eb8:	4622      	mov	r2, r4
 8005eba:	68b3      	ldr	r3, [r6, #8]
 8005ebc:	4423      	add	r3, r4
 8005ebe:	341c      	adds	r4, #28
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	b123      	cbz	r3, 8005ece <ai_platform_get_weights_map+0x9a>
 8005ec4:	3201      	adds	r2, #1
 8005ec6:	f845 3f04 	str.w	r3, [r5, #4]!
 8005eca:	4297      	cmp	r7, r2
 8005ecc:	d8f5      	bhi.n	8005eba <ai_platform_get_weights_map+0x86>
 8005ece:	1abc      	subs	r4, r7, r2
 8005ed0:	fab4 f484 	clz	r4, r4
 8005ed4:	0964      	lsrs	r4, r4, #5
 8005ed6:	e7ba      	b.n	8005e4e <ai_platform_get_weights_map+0x1a>
 8005ed8:	428f      	cmp	r7, r1
 8005eda:	d1b8      	bne.n	8005e4e <ai_platform_get_weights_map+0x1a>
 8005edc:	e7e1      	b.n	8005ea2 <ai_platform_get_weights_map+0x6e>
 8005ede:	bf00      	nop
 8005ee0:	a1facade 	.word	0xa1facade

08005ee4 <ai_platform_get_activations_map>:
 8005ee4:	2900      	cmp	r1, #0
 8005ee6:	bf18      	it	ne
 8005ee8:	2800      	cmpne	r0, #0
 8005eea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eec:	bf0c      	ite	eq
 8005eee:	2401      	moveq	r4, #1
 8005ef0:	2400      	movne	r4, #0
 8005ef2:	2a00      	cmp	r2, #0
 8005ef4:	bf08      	it	eq
 8005ef6:	f044 0401 	orreq.w	r4, r4, #1
 8005efa:	b114      	cbz	r4, 8005f02 <ai_platform_get_activations_map+0x1e>
 8005efc:	2400      	movs	r4, #0
 8005efe:	4620      	mov	r0, r4
 8005f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f02:	4616      	mov	r6, r2
 8005f04:	4b22      	ldr	r3, [pc, #136]	; (8005f90 <ai_platform_get_activations_map+0xac>)
 8005f06:	6812      	ldr	r2, [r2, #0]
 8005f08:	4605      	mov	r5, r0
 8005f0a:	460f      	mov	r7, r1
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d022      	beq.n	8005f56 <ai_platform_get_activations_map+0x72>
 8005f10:	6a30      	ldr	r0, [r6, #32]
 8005f12:	2800      	cmp	r0, #0
 8005f14:	d0f2      	beq.n	8005efc <ai_platform_get_activations_map+0x18>
 8005f16:	6806      	ldr	r6, [r0, #0]
 8005f18:	429e      	cmp	r6, r3
 8005f1a:	d006      	beq.n	8005f2a <ai_platform_get_activations_map+0x46>
 8005f1c:	f1a1 0401 	sub.w	r4, r1, #1
 8005f20:	6028      	str	r0, [r5, #0]
 8005f22:	fab4 f484 	clz	r4, r4
 8005f26:	0964      	lsrs	r4, r4, #5
 8005f28:	e7e9      	b.n	8005efe <ai_platform_get_activations_map+0x1a>
 8005f2a:	3d04      	subs	r5, #4
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	4621      	mov	r1, r4
 8005f30:	e000      	b.n	8005f34 <ai_platform_get_activations_map+0x50>
 8005f32:	4619      	mov	r1, r3
 8005f34:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8005f38:	42b3      	cmp	r3, r6
 8005f3a:	d026      	beq.n	8005f8a <ai_platform_get_activations_map+0xa6>
 8005f3c:	f845 3f04 	str.w	r3, [r5, #4]!
 8005f40:	1c4b      	adds	r3, r1, #1
 8005f42:	429f      	cmp	r7, r3
 8005f44:	d8f5      	bhi.n	8005f32 <ai_platform_get_activations_map+0x4e>
 8005f46:	d1da      	bne.n	8005efe <ai_platform_get_activations_map+0x1a>
 8005f48:	3102      	adds	r1, #2
 8005f4a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8005f4e:	42b3      	cmp	r3, r6
 8005f50:	d1d5      	bne.n	8005efe <ai_platform_get_activations_map+0x1a>
 8005f52:	2401      	movs	r4, #1
 8005f54:	e7d3      	b.n	8005efe <ai_platform_get_activations_map+0x1a>
 8005f56:	f106 000c 	add.w	r0, r6, #12
 8005f5a:	f7ff ff4d 	bl	8005df8 <ai_buffer_array_sane>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d0cc      	beq.n	8005efc <ai_platform_get_activations_map+0x18>
 8005f62:	89f3      	ldrh	r3, [r6, #14]
 8005f64:	429f      	cmp	r7, r3
 8005f66:	d1c9      	bne.n	8005efc <ai_platform_get_activations_map+0x18>
 8005f68:	3d04      	subs	r5, #4
 8005f6a:	4622      	mov	r2, r4
 8005f6c:	6933      	ldr	r3, [r6, #16]
 8005f6e:	4423      	add	r3, r4
 8005f70:	341c      	adds	r4, #28
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	b123      	cbz	r3, 8005f80 <ai_platform_get_activations_map+0x9c>
 8005f76:	3201      	adds	r2, #1
 8005f78:	f845 3f04 	str.w	r3, [r5, #4]!
 8005f7c:	4297      	cmp	r7, r2
 8005f7e:	d8f5      	bhi.n	8005f6c <ai_platform_get_activations_map+0x88>
 8005f80:	1abc      	subs	r4, r7, r2
 8005f82:	fab4 f484 	clz	r4, r4
 8005f86:	0964      	lsrs	r4, r4, #5
 8005f88:	e7b9      	b.n	8005efe <ai_platform_get_activations_map+0x1a>
 8005f8a:	428f      	cmp	r7, r1
 8005f8c:	d1b7      	bne.n	8005efe <ai_platform_get_activations_map+0x1a>
 8005f8e:	e7e0      	b.n	8005f52 <ai_platform_get_activations_map+0x6e>
 8005f90:	a1facade 	.word	0xa1facade

08005f94 <ai_platform_bind_network_params>:
 8005f94:	2a00      	cmp	r2, #0
 8005f96:	bf18      	it	ne
 8005f98:	2900      	cmpne	r1, #0
 8005f9a:	d010      	beq.n	8005fbe <ai_platform_bind_network_params+0x2a>
 8005f9c:	b178      	cbz	r0, 8005fbe <ai_platform_bind_network_params+0x2a>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	4808      	ldr	r0, [pc, #32]	; (8005fc4 <ai_platform_bind_network_params+0x30>)
 8005fa2:	f103 0c0c 	add.w	ip, r3, #12
 8005fa6:	f843 0b04 	str.w	r0, [r3], #4
 8005faa:	c903      	ldmia	r1, {r0, r1}
 8005fac:	e883 0003 	stmia.w	r3, {r0, r1}
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005fb6:	e88c 0003 	stmia.w	ip, {r0, r1}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	4770      	bx	lr
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	4770      	bx	lr
 8005fc4:	a1facade 	.word	0xa1facade

08005fc8 <ai_platform_network_get_error>:
 8005fc8:	b510      	push	{r4, lr}
 8005fca:	2800      	cmp	r0, #0
 8005fcc:	d03f      	beq.n	800604e <ai_platform_network_get_error+0x86>
 8005fce:	4b7d      	ldr	r3, [pc, #500]	; (80061c4 <ai_platform_network_get_error+0x1fc>)
 8005fd0:	4604      	mov	r4, r0
 8005fd2:	6802      	ldr	r2, [r0, #0]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d13a      	bne.n	800604e <ai_platform_network_get_error+0x86>
 8005fd8:	f7ff ff28 	bl	8005e2c <_ai_platform_acquire_crc>
 8005fdc:	4b7a      	ldr	r3, [pc, #488]	; (80061c8 <ai_platform_network_get_error+0x200>)
 8005fde:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005fe8:	189a      	adds	r2, r3, r2
 8005fea:	2a01      	cmp	r2, #1
 8005fec:	f240 8086 	bls.w	80060fc <ai_platform_network_get_error+0x134>
 8005ff0:	f240 4249 	movw	r2, #1097	; 0x449
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	f000 8081 	beq.w	80060fc <ai_platform_network_get_error+0x134>
 8005ffa:	4a74      	ldr	r2, [pc, #464]	; (80061cc <ai_platform_network_get_error+0x204>)
 8005ffc:	6813      	ldr	r3, [r2, #0]
 8005ffe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006002:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006006:	f000 8087 	beq.w	8006118 <ai_platform_network_get_error+0x150>
 800600a:	6813      	ldr	r3, [r2, #0]
 800600c:	f240 4183 	movw	r1, #1155	; 0x483
 8006010:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006014:	428b      	cmp	r3, r1
 8006016:	f000 80a9 	beq.w	800616c <ai_platform_network_get_error+0x1a4>
 800601a:	6813      	ldr	r3, [r2, #0]
 800601c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006020:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006024:	f000 80c0 	beq.w	80061a8 <ai_platform_network_get_error+0x1e0>
 8006028:	6813      	ldr	r3, [r2, #0]
 800602a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800602e:	2b00      	cmp	r3, #0
 8006030:	f040 8082 	bne.w	8006138 <ai_platform_network_get_error+0x170>
 8006034:	4a66      	ldr	r2, [pc, #408]	; (80061d0 <ai_platform_network_get_error+0x208>)
 8006036:	2301      	movs	r3, #1
 8006038:	6093      	str	r3, [r2, #8]
 800603a:	6893      	ldr	r3, [r2, #8]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d1fc      	bne.n	800603a <ai_platform_network_get_error+0x72>
 8006040:	4964      	ldr	r1, [pc, #400]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 8006042:	4b65      	ldr	r3, [pc, #404]	; (80061d8 <ai_platform_network_get_error+0x210>)
 8006044:	6011      	str	r1, [r2, #0]
 8006046:	6812      	ldr	r2, [r2, #0]
 8006048:	429a      	cmp	r2, r3
 800604a:	d075      	beq.n	8006138 <ai_platform_network_get_error+0x170>
 800604c:	e7fe      	b.n	800604c <ai_platform_network_get_error+0x84>
 800604e:	f7ff feed 	bl	8005e2c <_ai_platform_acquire_crc>
 8006052:	4b5d      	ldr	r3, [pc, #372]	; (80061c8 <ai_platform_network_get_error+0x200>)
 8006054:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800605e:	185a      	adds	r2, r3, r1
 8006060:	2a01      	cmp	r2, #1
 8006062:	d929      	bls.n	80060b8 <ai_platform_network_get_error+0xf0>
 8006064:	f240 4249 	movw	r2, #1097	; 0x449
 8006068:	4293      	cmp	r3, r2
 800606a:	d025      	beq.n	80060b8 <ai_platform_network_get_error+0xf0>
 800606c:	4a57      	ldr	r2, [pc, #348]	; (80061cc <ai_platform_network_get_error+0x204>)
 800606e:	6813      	ldr	r3, [r2, #0]
 8006070:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006074:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006078:	d02b      	beq.n	80060d2 <ai_platform_network_get_error+0x10a>
 800607a:	6813      	ldr	r3, [r2, #0]
 800607c:	f240 4183 	movw	r1, #1155	; 0x483
 8006080:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006084:	428b      	cmp	r3, r1
 8006086:	d060      	beq.n	800614a <ai_platform_network_get_error+0x182>
 8006088:	6813      	ldr	r3, [r2, #0]
 800608a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800608e:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006092:	d07c      	beq.n	800618e <ai_platform_network_get_error+0x1c6>
 8006094:	6813      	ldr	r3, [r2, #0]
 8006096:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800609a:	2b00      	cmp	r3, #0
 800609c:	d129      	bne.n	80060f2 <ai_platform_network_get_error+0x12a>
 800609e:	4a4c      	ldr	r2, [pc, #304]	; (80061d0 <ai_platform_network_get_error+0x208>)
 80060a0:	2301      	movs	r3, #1
 80060a2:	6093      	str	r3, [r2, #8]
 80060a4:	6893      	ldr	r3, [r2, #8]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1fc      	bne.n	80060a4 <ai_platform_network_get_error+0xdc>
 80060aa:	494a      	ldr	r1, [pc, #296]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 80060ac:	4b4a      	ldr	r3, [pc, #296]	; (80061d8 <ai_platform_network_get_error+0x210>)
 80060ae:	6011      	str	r1, [r2, #0]
 80060b0:	6812      	ldr	r2, [r2, #0]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	d01d      	beq.n	80060f2 <ai_platform_network_get_error+0x12a>
 80060b6:	e7fe      	b.n	80060b6 <ai_platform_network_get_error+0xee>
 80060b8:	4a45      	ldr	r2, [pc, #276]	; (80061d0 <ai_platform_network_get_error+0x208>)
 80060ba:	2301      	movs	r3, #1
 80060bc:	6093      	str	r3, [r2, #8]
 80060be:	6893      	ldr	r3, [r2, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1fc      	bne.n	80060be <ai_platform_network_get_error+0xf6>
 80060c4:	4943      	ldr	r1, [pc, #268]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 80060c6:	4b44      	ldr	r3, [pc, #272]	; (80061d8 <ai_platform_network_get_error+0x210>)
 80060c8:	6011      	str	r1, [r2, #0]
 80060ca:	6812      	ldr	r2, [r2, #0]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d010      	beq.n	80060f2 <ai_platform_network_get_error+0x12a>
 80060d0:	e7fe      	b.n	80060d0 <ai_platform_network_get_error+0x108>
 80060d2:	4a42      	ldr	r2, [pc, #264]	; (80061dc <ai_platform_network_get_error+0x214>)
 80060d4:	2301      	movs	r3, #1
 80060d6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80060da:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1fb      	bne.n	80060da <ai_platform_network_get_error+0x112>
 80060e2:	493c      	ldr	r1, [pc, #240]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 80060e4:	4b3c      	ldr	r3, [pc, #240]	; (80061d8 <ai_platform_network_get_error+0x210>)
 80060e6:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80060ea:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d111      	bne.n	8006116 <ai_platform_network_get_error+0x14e>
 80060f2:	f7ff fe9d 	bl	8005e30 <_ai_platform_release_crc>
 80060f6:	f241 0010 	movw	r0, #4112	; 0x1010
 80060fa:	bd10      	pop	{r4, pc}
 80060fc:	4a34      	ldr	r2, [pc, #208]	; (80061d0 <ai_platform_network_get_error+0x208>)
 80060fe:	2301      	movs	r3, #1
 8006100:	6093      	str	r3, [r2, #8]
 8006102:	6893      	ldr	r3, [r2, #8]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1fc      	bne.n	8006102 <ai_platform_network_get_error+0x13a>
 8006108:	4932      	ldr	r1, [pc, #200]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 800610a:	4b33      	ldr	r3, [pc, #204]	; (80061d8 <ai_platform_network_get_error+0x210>)
 800610c:	6011      	str	r1, [r2, #0]
 800610e:	6812      	ldr	r2, [r2, #0]
 8006110:	429a      	cmp	r2, r3
 8006112:	d011      	beq.n	8006138 <ai_platform_network_get_error+0x170>
 8006114:	e7fe      	b.n	8006114 <ai_platform_network_get_error+0x14c>
 8006116:	e7fe      	b.n	8006116 <ai_platform_network_get_error+0x14e>
 8006118:	4a30      	ldr	r2, [pc, #192]	; (80061dc <ai_platform_network_get_error+0x214>)
 800611a:	2301      	movs	r3, #1
 800611c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006120:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1fb      	bne.n	8006120 <ai_platform_network_get_error+0x158>
 8006128:	492a      	ldr	r1, [pc, #168]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 800612a:	4b2b      	ldr	r3, [pc, #172]	; (80061d8 <ai_platform_network_get_error+0x210>)
 800612c:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006130:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006134:	429a      	cmp	r2, r3
 8006136:	d107      	bne.n	8006148 <ai_platform_network_get_error+0x180>
 8006138:	f7ff fe7a 	bl	8005e30 <_ai_platform_release_crc>
 800613c:	f104 0010 	add.w	r0, r4, #16
 8006140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006144:	f001 bae6 	b.w	8007714 <core_get_error>
 8006148:	e7fe      	b.n	8006148 <ai_platform_network_get_error+0x180>
 800614a:	4a24      	ldr	r2, [pc, #144]	; (80061dc <ai_platform_network_get_error+0x214>)
 800614c:	2301      	movs	r3, #1
 800614e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006152:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1fb      	bne.n	8006152 <ai_platform_network_get_error+0x18a>
 800615a:	491e      	ldr	r1, [pc, #120]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 800615c:	4b1e      	ldr	r3, [pc, #120]	; (80061d8 <ai_platform_network_get_error+0x210>)
 800615e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006162:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006166:	429a      	cmp	r2, r3
 8006168:	d0c3      	beq.n	80060f2 <ai_platform_network_get_error+0x12a>
 800616a:	e7fe      	b.n	800616a <ai_platform_network_get_error+0x1a2>
 800616c:	4a1b      	ldr	r2, [pc, #108]	; (80061dc <ai_platform_network_get_error+0x214>)
 800616e:	2301      	movs	r3, #1
 8006170:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006174:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1fb      	bne.n	8006174 <ai_platform_network_get_error+0x1ac>
 800617c:	4915      	ldr	r1, [pc, #84]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 800617e:	4b16      	ldr	r3, [pc, #88]	; (80061d8 <ai_platform_network_get_error+0x210>)
 8006180:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006184:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006188:	429a      	cmp	r2, r3
 800618a:	d0d5      	beq.n	8006138 <ai_platform_network_get_error+0x170>
 800618c:	e7fe      	b.n	800618c <ai_platform_network_get_error+0x1c4>
 800618e:	4a10      	ldr	r2, [pc, #64]	; (80061d0 <ai_platform_network_get_error+0x208>)
 8006190:	2301      	movs	r3, #1
 8006192:	6093      	str	r3, [r2, #8]
 8006194:	6893      	ldr	r3, [r2, #8]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1fc      	bne.n	8006194 <ai_platform_network_get_error+0x1cc>
 800619a:	490e      	ldr	r1, [pc, #56]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 800619c:	4b0e      	ldr	r3, [pc, #56]	; (80061d8 <ai_platform_network_get_error+0x210>)
 800619e:	6011      	str	r1, [r2, #0]
 80061a0:	6812      	ldr	r2, [r2, #0]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d0a5      	beq.n	80060f2 <ai_platform_network_get_error+0x12a>
 80061a6:	e7fe      	b.n	80061a6 <ai_platform_network_get_error+0x1de>
 80061a8:	4a09      	ldr	r2, [pc, #36]	; (80061d0 <ai_platform_network_get_error+0x208>)
 80061aa:	2301      	movs	r3, #1
 80061ac:	6093      	str	r3, [r2, #8]
 80061ae:	6893      	ldr	r3, [r2, #8]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d1fc      	bne.n	80061ae <ai_platform_network_get_error+0x1e6>
 80061b4:	4907      	ldr	r1, [pc, #28]	; (80061d4 <ai_platform_network_get_error+0x20c>)
 80061b6:	4b08      	ldr	r3, [pc, #32]	; (80061d8 <ai_platform_network_get_error+0x210>)
 80061b8:	6011      	str	r1, [r2, #0]
 80061ba:	6812      	ldr	r2, [r2, #0]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d0bb      	beq.n	8006138 <ai_platform_network_get_error+0x170>
 80061c0:	e7fe      	b.n	80061c0 <ai_platform_network_get_error+0x1f8>
 80061c2:	bf00      	nop
 80061c4:	a1c00100 	.word	0xa1c00100
 80061c8:	e0042000 	.word	0xe0042000
 80061cc:	5c001000 	.word	0x5c001000
 80061d0:	40023000 	.word	0x40023000
 80061d4:	f407a5c2 	.word	0xf407a5c2
 80061d8:	b5e8b5cd 	.word	0xb5e8b5cd
 80061dc:	58024000 	.word	0x58024000

080061e0 <ai_platform_network_set_error>:
 80061e0:	b110      	cbz	r0, 80061e8 <ai_platform_network_set_error+0x8>
 80061e2:	3010      	adds	r0, #16
 80061e4:	f001 ba9c 	b.w	8007720 <core_set_error>
 80061e8:	4770      	bx	lr
 80061ea:	bf00      	nop

080061ec <ai_platform_inputs_get>:
 80061ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f0:	b085      	sub	sp, #20
 80061f2:	9102      	str	r1, [sp, #8]
 80061f4:	2800      	cmp	r0, #0
 80061f6:	f000 8093 	beq.w	8006320 <ai_platform_inputs_get+0x134>
 80061fa:	4baa      	ldr	r3, [pc, #680]	; (80064a4 <ai_platform_inputs_get+0x2b8>)
 80061fc:	4681      	mov	r9, r0
 80061fe:	6802      	ldr	r2, [r0, #0]
 8006200:	429a      	cmp	r2, r3
 8006202:	f040 808d 	bne.w	8006320 <ai_platform_inputs_get+0x134>
 8006206:	f7ff fe11 	bl	8005e2c <_ai_platform_acquire_crc>
 800620a:	4ba7      	ldr	r3, [pc, #668]	; (80064a8 <ai_platform_inputs_get+0x2bc>)
 800620c:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006216:	189a      	adds	r2, r3, r2
 8006218:	2a01      	cmp	r2, #1
 800621a:	f240 80da 	bls.w	80063d2 <ai_platform_inputs_get+0x1e6>
 800621e:	f240 4249 	movw	r2, #1097	; 0x449
 8006222:	4293      	cmp	r3, r2
 8006224:	f000 80d5 	beq.w	80063d2 <ai_platform_inputs_get+0x1e6>
 8006228:	4aa0      	ldr	r2, [pc, #640]	; (80064ac <ai_platform_inputs_get+0x2c0>)
 800622a:	6813      	ldr	r3, [r2, #0]
 800622c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006230:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006234:	f000 80dc 	beq.w	80063f0 <ai_platform_inputs_get+0x204>
 8006238:	6813      	ldr	r3, [r2, #0]
 800623a:	f240 4183 	movw	r1, #1155	; 0x483
 800623e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006242:	428b      	cmp	r3, r1
 8006244:	f000 810e 	beq.w	8006464 <ai_platform_inputs_get+0x278>
 8006248:	6813      	ldr	r3, [r2, #0]
 800624a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800624e:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006252:	f000 8143 	beq.w	80064dc <ai_platform_inputs_get+0x2f0>
 8006256:	6813      	ldr	r3, [r2, #0]
 8006258:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800625c:	2b00      	cmp	r3, #0
 800625e:	f000 8113 	beq.w	8006488 <ai_platform_inputs_get+0x29c>
 8006262:	f7ff fde5 	bl	8005e30 <_ai_platform_release_crc>
 8006266:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 800626a:	2b00      	cmp	r3, #0
 800626c:	f000 80d2 	beq.w	8006414 <ai_platform_inputs_get+0x228>
 8006270:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8006274:	f1ba 0f00 	cmp.w	sl, #0
 8006278:	f000 80cc 	beq.w	8006414 <ai_platform_inputs_get+0x228>
 800627c:	2100      	movs	r1, #0
 800627e:	f8cd 900c 	str.w	r9, [sp, #12]
 8006282:	460d      	mov	r5, r1
 8006284:	4689      	mov	r9, r1
 8006286:	e016      	b.n	80062b6 <ai_platform_inputs_get+0xca>
 8006288:	9a01      	ldr	r2, [sp, #4]
 800628a:	2301      	movs	r3, #1
 800628c:	f848 3002 	str.w	r3, [r8, r2]
 8006290:	69b2      	ldr	r2, [r6, #24]
 8006292:	f04f 0301 	mov.w	r3, #1
 8006296:	6856      	ldr	r6, [r2, #4]
 8006298:	3501      	adds	r5, #1
 800629a:	f109 091c 	add.w	r9, r9, #28
 800629e:	7523      	strb	r3, [r4, #20]
 80062a0:	2300      	movs	r3, #0
 80062a2:	6962      	ldr	r2, [r4, #20]
 80062a4:	60a7      	str	r7, [r4, #8]
 80062a6:	f36b 221f 	bfi	r2, fp, #8, #24
 80062aa:	6126      	str	r6, [r4, #16]
 80062ac:	61a1      	str	r1, [r4, #24]
 80062ae:	60e3      	str	r3, [r4, #12]
 80062b0:	6162      	str	r2, [r4, #20]
 80062b2:	e9c4 0c00 	strd	r0, ip, [r4]
 80062b6:	f8ba 3000 	ldrh.w	r3, [sl]
 80062ba:	b2ac      	uxth	r4, r5
 80062bc:	42ab      	cmp	r3, r5
 80062be:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 80062c2:	9301      	str	r3, [sp, #4]
 80062c4:	f240 80b5 	bls.w	8006432 <ai_platform_inputs_get+0x246>
 80062c8:	f8da 3004 	ldr.w	r3, [sl, #4]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 80b0 	beq.w	8006432 <ai_platform_inputs_get+0x246>
 80062d2:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80062d6:	2e00      	cmp	r6, #0
 80062d8:	f000 80ab 	beq.w	8006432 <ai_platform_inputs_get+0x246>
 80062dc:	f8da 3008 	ldr.w	r3, [sl, #8]
 80062e0:	69b2      	ldr	r2, [r6, #24]
 80062e2:	68f1      	ldr	r1, [r6, #12]
 80062e4:	6810      	ldr	r0, [r2, #0]
 80062e6:	9100      	str	r1, [sp, #0]
 80062e8:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 80062ec:	68b3      	ldr	r3, [r6, #8]
 80062ee:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 80062f2:	444c      	add	r4, r9
 80062f4:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 80062f8:	f007 fdbe 	bl	800de78 <ai_array_to_buffer_fmt>
 80062fc:	69b2      	ldr	r2, [r6, #24]
 80062fe:	9900      	ldr	r1, [sp, #0]
 8006300:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8006304:	2f00      	cmp	r7, #0
 8006306:	d0c4      	beq.n	8006292 <ai_platform_inputs_get+0xa6>
 8006308:	2200      	movs	r2, #0
 800630a:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800630e:	6832      	ldr	r2, [r6, #0]
 8006310:	607a      	str	r2, [r7, #4]
 8006312:	b112      	cbz	r2, 800631a <ai_platform_inputs_get+0x12e>
 8006314:	8852      	ldrh	r2, [r2, #2]
 8006316:	2a00      	cmp	r2, #0
 8006318:	d1b6      	bne.n	8006288 <ai_platform_inputs_get+0x9c>
 800631a:	69b2      	ldr	r2, [r6, #24]
 800631c:	2700      	movs	r7, #0
 800631e:	e7b8      	b.n	8006292 <ai_platform_inputs_get+0xa6>
 8006320:	f7ff fd84 	bl	8005e2c <_ai_platform_acquire_crc>
 8006324:	4b60      	ldr	r3, [pc, #384]	; (80064a8 <ai_platform_inputs_get+0x2bc>)
 8006326:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006330:	185a      	adds	r2, r3, r1
 8006332:	2a01      	cmp	r2, #1
 8006334:	d92a      	bls.n	800638c <ai_platform_inputs_get+0x1a0>
 8006336:	f240 4249 	movw	r2, #1097	; 0x449
 800633a:	4293      	cmp	r3, r2
 800633c:	d026      	beq.n	800638c <ai_platform_inputs_get+0x1a0>
 800633e:	4a5b      	ldr	r2, [pc, #364]	; (80064ac <ai_platform_inputs_get+0x2c0>)
 8006340:	6813      	ldr	r3, [r2, #0]
 8006342:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006346:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800634a:	d02c      	beq.n	80063a6 <ai_platform_inputs_get+0x1ba>
 800634c:	6813      	ldr	r3, [r2, #0]
 800634e:	f240 4183 	movw	r1, #1155	; 0x483
 8006352:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006356:	428b      	cmp	r3, r1
 8006358:	d073      	beq.n	8006442 <ai_platform_inputs_get+0x256>
 800635a:	6813      	ldr	r3, [r2, #0]
 800635c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006360:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006364:	f000 80ac 	beq.w	80064c0 <ai_platform_inputs_get+0x2d4>
 8006368:	6813      	ldr	r3, [r2, #0]
 800636a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800636e:	2b00      	cmp	r3, #0
 8006370:	d129      	bne.n	80063c6 <ai_platform_inputs_get+0x1da>
 8006372:	4a4f      	ldr	r2, [pc, #316]	; (80064b0 <ai_platform_inputs_get+0x2c4>)
 8006374:	2301      	movs	r3, #1
 8006376:	6093      	str	r3, [r2, #8]
 8006378:	6893      	ldr	r3, [r2, #8]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d1fc      	bne.n	8006378 <ai_platform_inputs_get+0x18c>
 800637e:	494d      	ldr	r1, [pc, #308]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 8006380:	4b4d      	ldr	r3, [pc, #308]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 8006382:	6011      	str	r1, [r2, #0]
 8006384:	6812      	ldr	r2, [r2, #0]
 8006386:	429a      	cmp	r2, r3
 8006388:	d01d      	beq.n	80063c6 <ai_platform_inputs_get+0x1da>
 800638a:	e7fe      	b.n	800638a <ai_platform_inputs_get+0x19e>
 800638c:	4a48      	ldr	r2, [pc, #288]	; (80064b0 <ai_platform_inputs_get+0x2c4>)
 800638e:	2301      	movs	r3, #1
 8006390:	6093      	str	r3, [r2, #8]
 8006392:	6893      	ldr	r3, [r2, #8]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1fc      	bne.n	8006392 <ai_platform_inputs_get+0x1a6>
 8006398:	4946      	ldr	r1, [pc, #280]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 800639a:	4b47      	ldr	r3, [pc, #284]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 800639c:	6011      	str	r1, [r2, #0]
 800639e:	6812      	ldr	r2, [r2, #0]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d010      	beq.n	80063c6 <ai_platform_inputs_get+0x1da>
 80063a4:	e7fe      	b.n	80063a4 <ai_platform_inputs_get+0x1b8>
 80063a6:	4a45      	ldr	r2, [pc, #276]	; (80064bc <ai_platform_inputs_get+0x2d0>)
 80063a8:	2301      	movs	r3, #1
 80063aa:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80063ae:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1fb      	bne.n	80063ae <ai_platform_inputs_get+0x1c2>
 80063b6:	493f      	ldr	r1, [pc, #252]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 80063b8:	4b3f      	ldr	r3, [pc, #252]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 80063ba:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80063be:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d113      	bne.n	80063ee <ai_platform_inputs_get+0x202>
 80063c6:	f7ff fd33 	bl	8005e30 <_ai_platform_release_crc>
 80063ca:	2000      	movs	r0, #0
 80063cc:	b005      	add	sp, #20
 80063ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063d2:	4a37      	ldr	r2, [pc, #220]	; (80064b0 <ai_platform_inputs_get+0x2c4>)
 80063d4:	2301      	movs	r3, #1
 80063d6:	6093      	str	r3, [r2, #8]
 80063d8:	6893      	ldr	r3, [r2, #8]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1fc      	bne.n	80063d8 <ai_platform_inputs_get+0x1ec>
 80063de:	4b35      	ldr	r3, [pc, #212]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 80063e0:	6013      	str	r3, [r2, #0]
 80063e2:	4b35      	ldr	r3, [pc, #212]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 80063e4:	6812      	ldr	r2, [r2, #0]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	f43f af3b 	beq.w	8006262 <ai_platform_inputs_get+0x76>
 80063ec:	e7fe      	b.n	80063ec <ai_platform_inputs_get+0x200>
 80063ee:	e7fe      	b.n	80063ee <ai_platform_inputs_get+0x202>
 80063f0:	4a32      	ldr	r2, [pc, #200]	; (80064bc <ai_platform_inputs_get+0x2d0>)
 80063f2:	2301      	movs	r3, #1
 80063f4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80063f8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d1fb      	bne.n	80063f8 <ai_platform_inputs_get+0x20c>
 8006400:	4b2c      	ldr	r3, [pc, #176]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 8006402:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006406:	4b2c      	ldr	r3, [pc, #176]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 8006408:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800640c:	429a      	cmp	r2, r3
 800640e:	f43f af28 	beq.w	8006262 <ai_platform_inputs_get+0x76>
 8006412:	e7fe      	b.n	8006412 <ai_platform_inputs_get+0x226>
 8006414:	2400      	movs	r4, #0
 8006416:	2218      	movs	r2, #24
 8006418:	2111      	movs	r1, #17
 800641a:	f109 0010 	add.w	r0, r9, #16
 800641e:	f001 f97f 	bl	8007720 <core_set_error>
 8006422:	4620      	mov	r0, r4
 8006424:	9b02      	ldr	r3, [sp, #8]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d0d0      	beq.n	80063cc <ai_platform_inputs_get+0x1e0>
 800642a:	801c      	strh	r4, [r3, #0]
 800642c:	b005      	add	sp, #20
 800642e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006432:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006436:	2c00      	cmp	r4, #0
 8006438:	d0ec      	beq.n	8006414 <ai_platform_inputs_get+0x228>
 800643a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800643e:	6858      	ldr	r0, [r3, #4]
 8006440:	e7f0      	b.n	8006424 <ai_platform_inputs_get+0x238>
 8006442:	4a1e      	ldr	r2, [pc, #120]	; (80064bc <ai_platform_inputs_get+0x2d0>)
 8006444:	2301      	movs	r3, #1
 8006446:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800644a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800644e:	2b00      	cmp	r3, #0
 8006450:	d1fb      	bne.n	800644a <ai_platform_inputs_get+0x25e>
 8006452:	4918      	ldr	r1, [pc, #96]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 8006454:	4b18      	ldr	r3, [pc, #96]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 8006456:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800645a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800645e:	429a      	cmp	r2, r3
 8006460:	d0b1      	beq.n	80063c6 <ai_platform_inputs_get+0x1da>
 8006462:	e7fe      	b.n	8006462 <ai_platform_inputs_get+0x276>
 8006464:	4a15      	ldr	r2, [pc, #84]	; (80064bc <ai_platform_inputs_get+0x2d0>)
 8006466:	2301      	movs	r3, #1
 8006468:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800646c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1fb      	bne.n	800646c <ai_platform_inputs_get+0x280>
 8006474:	4b0f      	ldr	r3, [pc, #60]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 8006476:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800647a:	4b0f      	ldr	r3, [pc, #60]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 800647c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006480:	429a      	cmp	r2, r3
 8006482:	f43f aeee 	beq.w	8006262 <ai_platform_inputs_get+0x76>
 8006486:	e7fe      	b.n	8006486 <ai_platform_inputs_get+0x29a>
 8006488:	4a09      	ldr	r2, [pc, #36]	; (80064b0 <ai_platform_inputs_get+0x2c4>)
 800648a:	2301      	movs	r3, #1
 800648c:	6093      	str	r3, [r2, #8]
 800648e:	6893      	ldr	r3, [r2, #8]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d1fc      	bne.n	800648e <ai_platform_inputs_get+0x2a2>
 8006494:	4b07      	ldr	r3, [pc, #28]	; (80064b4 <ai_platform_inputs_get+0x2c8>)
 8006496:	6013      	str	r3, [r2, #0]
 8006498:	4b07      	ldr	r3, [pc, #28]	; (80064b8 <ai_platform_inputs_get+0x2cc>)
 800649a:	6812      	ldr	r2, [r2, #0]
 800649c:	429a      	cmp	r2, r3
 800649e:	f43f aee0 	beq.w	8006262 <ai_platform_inputs_get+0x76>
 80064a2:	e7fe      	b.n	80064a2 <ai_platform_inputs_get+0x2b6>
 80064a4:	a1c00100 	.word	0xa1c00100
 80064a8:	e0042000 	.word	0xe0042000
 80064ac:	5c001000 	.word	0x5c001000
 80064b0:	40023000 	.word	0x40023000
 80064b4:	f407a5c2 	.word	0xf407a5c2
 80064b8:	b5e8b5cd 	.word	0xb5e8b5cd
 80064bc:	58024000 	.word	0x58024000
 80064c0:	4a0d      	ldr	r2, [pc, #52]	; (80064f8 <ai_platform_inputs_get+0x30c>)
 80064c2:	2301      	movs	r3, #1
 80064c4:	6093      	str	r3, [r2, #8]
 80064c6:	6893      	ldr	r3, [r2, #8]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d1fc      	bne.n	80064c6 <ai_platform_inputs_get+0x2da>
 80064cc:	490b      	ldr	r1, [pc, #44]	; (80064fc <ai_platform_inputs_get+0x310>)
 80064ce:	4b0c      	ldr	r3, [pc, #48]	; (8006500 <ai_platform_inputs_get+0x314>)
 80064d0:	6011      	str	r1, [r2, #0]
 80064d2:	6812      	ldr	r2, [r2, #0]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	f43f af76 	beq.w	80063c6 <ai_platform_inputs_get+0x1da>
 80064da:	e7fe      	b.n	80064da <ai_platform_inputs_get+0x2ee>
 80064dc:	4a06      	ldr	r2, [pc, #24]	; (80064f8 <ai_platform_inputs_get+0x30c>)
 80064de:	2301      	movs	r3, #1
 80064e0:	6093      	str	r3, [r2, #8]
 80064e2:	6893      	ldr	r3, [r2, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d1fc      	bne.n	80064e2 <ai_platform_inputs_get+0x2f6>
 80064e8:	4b04      	ldr	r3, [pc, #16]	; (80064fc <ai_platform_inputs_get+0x310>)
 80064ea:	6013      	str	r3, [r2, #0]
 80064ec:	4b04      	ldr	r3, [pc, #16]	; (8006500 <ai_platform_inputs_get+0x314>)
 80064ee:	6812      	ldr	r2, [r2, #0]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	f43f aeb6 	beq.w	8006262 <ai_platform_inputs_get+0x76>
 80064f6:	e7fe      	b.n	80064f6 <ai_platform_inputs_get+0x30a>
 80064f8:	40023000 	.word	0x40023000
 80064fc:	f407a5c2 	.word	0xf407a5c2
 8006500:	b5e8b5cd 	.word	0xb5e8b5cd

08006504 <ai_platform_outputs_get>:
 8006504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006508:	b085      	sub	sp, #20
 800650a:	9102      	str	r1, [sp, #8]
 800650c:	2800      	cmp	r0, #0
 800650e:	f000 808f 	beq.w	8006630 <ai_platform_outputs_get+0x12c>
 8006512:	4ba8      	ldr	r3, [pc, #672]	; (80067b4 <ai_platform_outputs_get+0x2b0>)
 8006514:	4681      	mov	r9, r0
 8006516:	6802      	ldr	r2, [r0, #0]
 8006518:	429a      	cmp	r2, r3
 800651a:	f040 8089 	bne.w	8006630 <ai_platform_outputs_get+0x12c>
 800651e:	f7ff fc85 	bl	8005e2c <_ai_platform_acquire_crc>
 8006522:	4ba5      	ldr	r3, [pc, #660]	; (80067b8 <ai_platform_outputs_get+0x2b4>)
 8006524:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800652e:	189a      	adds	r2, r3, r2
 8006530:	2a01      	cmp	r2, #1
 8006532:	f240 80d6 	bls.w	80066e2 <ai_platform_outputs_get+0x1de>
 8006536:	f240 4249 	movw	r2, #1097	; 0x449
 800653a:	4293      	cmp	r3, r2
 800653c:	f000 80d1 	beq.w	80066e2 <ai_platform_outputs_get+0x1de>
 8006540:	4a9e      	ldr	r2, [pc, #632]	; (80067bc <ai_platform_outputs_get+0x2b8>)
 8006542:	6813      	ldr	r3, [r2, #0]
 8006544:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006548:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800654c:	f000 80d8 	beq.w	8006700 <ai_platform_outputs_get+0x1fc>
 8006550:	6813      	ldr	r3, [r2, #0]
 8006552:	f240 4183 	movw	r1, #1155	; 0x483
 8006556:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800655a:	428b      	cmp	r3, r1
 800655c:	f000 8109 	beq.w	8006772 <ai_platform_outputs_get+0x26e>
 8006560:	6813      	ldr	r3, [r2, #0]
 8006562:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006566:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800656a:	f000 813f 	beq.w	80067ec <ai_platform_outputs_get+0x2e8>
 800656e:	6813      	ldr	r3, [r2, #0]
 8006570:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006574:	2b00      	cmp	r3, #0
 8006576:	f000 810e 	beq.w	8006796 <ai_platform_outputs_get+0x292>
 800657a:	f7ff fc59 	bl	8005e30 <_ai_platform_release_crc>
 800657e:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8006582:	2b01      	cmp	r3, #1
 8006584:	f240 80db 	bls.w	800673e <ai_platform_outputs_get+0x23a>
 8006588:	2100      	movs	r1, #0
 800658a:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800658e:	f8cd 900c 	str.w	r9, [sp, #12]
 8006592:	460d      	mov	r5, r1
 8006594:	4689      	mov	r9, r1
 8006596:	e016      	b.n	80065c6 <ai_platform_outputs_get+0xc2>
 8006598:	9a01      	ldr	r2, [sp, #4]
 800659a:	2301      	movs	r3, #1
 800659c:	f848 3002 	str.w	r3, [r8, r2]
 80065a0:	69b2      	ldr	r2, [r6, #24]
 80065a2:	f04f 0301 	mov.w	r3, #1
 80065a6:	6856      	ldr	r6, [r2, #4]
 80065a8:	3501      	adds	r5, #1
 80065aa:	f109 091c 	add.w	r9, r9, #28
 80065ae:	7523      	strb	r3, [r4, #20]
 80065b0:	2300      	movs	r3, #0
 80065b2:	6962      	ldr	r2, [r4, #20]
 80065b4:	60a7      	str	r7, [r4, #8]
 80065b6:	f36b 221f 	bfi	r2, fp, #8, #24
 80065ba:	6126      	str	r6, [r4, #16]
 80065bc:	61a1      	str	r1, [r4, #24]
 80065be:	60e3      	str	r3, [r4, #12]
 80065c0:	6162      	str	r2, [r4, #20]
 80065c2:	e9c4 0c00 	strd	r0, ip, [r4]
 80065c6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80065ca:	b2ac      	uxth	r4, r5
 80065cc:	42ab      	cmp	r3, r5
 80065ce:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 80065d2:	9301      	str	r3, [sp, #4]
 80065d4:	f240 80a6 	bls.w	8006724 <ai_platform_outputs_get+0x220>
 80065d8:	f8da 3010 	ldr.w	r3, [sl, #16]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	f000 80a1 	beq.w	8006724 <ai_platform_outputs_get+0x220>
 80065e2:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80065e6:	2e00      	cmp	r6, #0
 80065e8:	f000 809c 	beq.w	8006724 <ai_platform_outputs_get+0x220>
 80065ec:	f8da 3014 	ldr.w	r3, [sl, #20]
 80065f0:	69b2      	ldr	r2, [r6, #24]
 80065f2:	68f1      	ldr	r1, [r6, #12]
 80065f4:	6810      	ldr	r0, [r2, #0]
 80065f6:	9100      	str	r1, [sp, #0]
 80065f8:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 80065fc:	68b3      	ldr	r3, [r6, #8]
 80065fe:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8006602:	444c      	add	r4, r9
 8006604:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8006608:	f007 fc36 	bl	800de78 <ai_array_to_buffer_fmt>
 800660c:	69b2      	ldr	r2, [r6, #24]
 800660e:	9900      	ldr	r1, [sp, #0]
 8006610:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8006614:	2f00      	cmp	r7, #0
 8006616:	d0c4      	beq.n	80065a2 <ai_platform_outputs_get+0x9e>
 8006618:	2200      	movs	r2, #0
 800661a:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800661e:	6832      	ldr	r2, [r6, #0]
 8006620:	607a      	str	r2, [r7, #4]
 8006622:	b112      	cbz	r2, 800662a <ai_platform_outputs_get+0x126>
 8006624:	8852      	ldrh	r2, [r2, #2]
 8006626:	2a00      	cmp	r2, #0
 8006628:	d1b6      	bne.n	8006598 <ai_platform_outputs_get+0x94>
 800662a:	69b2      	ldr	r2, [r6, #24]
 800662c:	2700      	movs	r7, #0
 800662e:	e7b8      	b.n	80065a2 <ai_platform_outputs_get+0x9e>
 8006630:	f7ff fbfc 	bl	8005e2c <_ai_platform_acquire_crc>
 8006634:	4b60      	ldr	r3, [pc, #384]	; (80067b8 <ai_platform_outputs_get+0x2b4>)
 8006636:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006640:	185a      	adds	r2, r3, r1
 8006642:	2a01      	cmp	r2, #1
 8006644:	d92a      	bls.n	800669c <ai_platform_outputs_get+0x198>
 8006646:	f240 4249 	movw	r2, #1097	; 0x449
 800664a:	4293      	cmp	r3, r2
 800664c:	d026      	beq.n	800669c <ai_platform_outputs_get+0x198>
 800664e:	4a5b      	ldr	r2, [pc, #364]	; (80067bc <ai_platform_outputs_get+0x2b8>)
 8006650:	6813      	ldr	r3, [r2, #0]
 8006652:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006656:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800665a:	d02c      	beq.n	80066b6 <ai_platform_outputs_get+0x1b2>
 800665c:	6813      	ldr	r3, [r2, #0]
 800665e:	f240 4183 	movw	r1, #1155	; 0x483
 8006662:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006666:	428b      	cmp	r3, r1
 8006668:	d072      	beq.n	8006750 <ai_platform_outputs_get+0x24c>
 800666a:	6813      	ldr	r3, [r2, #0]
 800666c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006670:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006674:	f000 80ac 	beq.w	80067d0 <ai_platform_outputs_get+0x2cc>
 8006678:	6813      	ldr	r3, [r2, #0]
 800667a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800667e:	2b00      	cmp	r3, #0
 8006680:	d129      	bne.n	80066d6 <ai_platform_outputs_get+0x1d2>
 8006682:	4a4f      	ldr	r2, [pc, #316]	; (80067c0 <ai_platform_outputs_get+0x2bc>)
 8006684:	2301      	movs	r3, #1
 8006686:	6093      	str	r3, [r2, #8]
 8006688:	6893      	ldr	r3, [r2, #8]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1fc      	bne.n	8006688 <ai_platform_outputs_get+0x184>
 800668e:	494d      	ldr	r1, [pc, #308]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 8006690:	4b4d      	ldr	r3, [pc, #308]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 8006692:	6011      	str	r1, [r2, #0]
 8006694:	6812      	ldr	r2, [r2, #0]
 8006696:	429a      	cmp	r2, r3
 8006698:	d01d      	beq.n	80066d6 <ai_platform_outputs_get+0x1d2>
 800669a:	e7fe      	b.n	800669a <ai_platform_outputs_get+0x196>
 800669c:	4a48      	ldr	r2, [pc, #288]	; (80067c0 <ai_platform_outputs_get+0x2bc>)
 800669e:	2301      	movs	r3, #1
 80066a0:	6093      	str	r3, [r2, #8]
 80066a2:	6893      	ldr	r3, [r2, #8]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1fc      	bne.n	80066a2 <ai_platform_outputs_get+0x19e>
 80066a8:	4946      	ldr	r1, [pc, #280]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 80066aa:	4b47      	ldr	r3, [pc, #284]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 80066ac:	6011      	str	r1, [r2, #0]
 80066ae:	6812      	ldr	r2, [r2, #0]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d010      	beq.n	80066d6 <ai_platform_outputs_get+0x1d2>
 80066b4:	e7fe      	b.n	80066b4 <ai_platform_outputs_get+0x1b0>
 80066b6:	4a45      	ldr	r2, [pc, #276]	; (80067cc <ai_platform_outputs_get+0x2c8>)
 80066b8:	2301      	movs	r3, #1
 80066ba:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80066be:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1fb      	bne.n	80066be <ai_platform_outputs_get+0x1ba>
 80066c6:	493f      	ldr	r1, [pc, #252]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 80066c8:	4b3f      	ldr	r3, [pc, #252]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 80066ca:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80066ce:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d113      	bne.n	80066fe <ai_platform_outputs_get+0x1fa>
 80066d6:	f7ff fbab 	bl	8005e30 <_ai_platform_release_crc>
 80066da:	2000      	movs	r0, #0
 80066dc:	b005      	add	sp, #20
 80066de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066e2:	4a37      	ldr	r2, [pc, #220]	; (80067c0 <ai_platform_outputs_get+0x2bc>)
 80066e4:	2301      	movs	r3, #1
 80066e6:	6093      	str	r3, [r2, #8]
 80066e8:	6893      	ldr	r3, [r2, #8]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d1fc      	bne.n	80066e8 <ai_platform_outputs_get+0x1e4>
 80066ee:	4b35      	ldr	r3, [pc, #212]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 80066f0:	6013      	str	r3, [r2, #0]
 80066f2:	4b35      	ldr	r3, [pc, #212]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 80066f4:	6812      	ldr	r2, [r2, #0]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	f43f af3f 	beq.w	800657a <ai_platform_outputs_get+0x76>
 80066fc:	e7fe      	b.n	80066fc <ai_platform_outputs_get+0x1f8>
 80066fe:	e7fe      	b.n	80066fe <ai_platform_outputs_get+0x1fa>
 8006700:	4a32      	ldr	r2, [pc, #200]	; (80067cc <ai_platform_outputs_get+0x2c8>)
 8006702:	2301      	movs	r3, #1
 8006704:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006708:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800670c:	2b00      	cmp	r3, #0
 800670e:	d1fb      	bne.n	8006708 <ai_platform_outputs_get+0x204>
 8006710:	4b2c      	ldr	r3, [pc, #176]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 8006712:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006716:	4b2c      	ldr	r3, [pc, #176]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 8006718:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800671c:	429a      	cmp	r2, r3
 800671e:	f43f af2c 	beq.w	800657a <ai_platform_outputs_get+0x76>
 8006722:	e7fe      	b.n	8006722 <ai_platform_outputs_get+0x21e>
 8006724:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006728:	b14c      	cbz	r4, 800673e <ai_platform_outputs_get+0x23a>
 800672a:	f8da 3014 	ldr.w	r3, [sl, #20]
 800672e:	6858      	ldr	r0, [r3, #4]
 8006730:	9b02      	ldr	r3, [sp, #8]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d0d2      	beq.n	80066dc <ai_platform_outputs_get+0x1d8>
 8006736:	801c      	strh	r4, [r3, #0]
 8006738:	b005      	add	sp, #20
 800673a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800673e:	2400      	movs	r4, #0
 8006740:	2218      	movs	r2, #24
 8006742:	2111      	movs	r1, #17
 8006744:	f109 0010 	add.w	r0, r9, #16
 8006748:	f000 ffea 	bl	8007720 <core_set_error>
 800674c:	4620      	mov	r0, r4
 800674e:	e7ef      	b.n	8006730 <ai_platform_outputs_get+0x22c>
 8006750:	4a1e      	ldr	r2, [pc, #120]	; (80067cc <ai_platform_outputs_get+0x2c8>)
 8006752:	2301      	movs	r3, #1
 8006754:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006758:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1fb      	bne.n	8006758 <ai_platform_outputs_get+0x254>
 8006760:	4918      	ldr	r1, [pc, #96]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 8006762:	4b19      	ldr	r3, [pc, #100]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 8006764:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006768:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800676c:	429a      	cmp	r2, r3
 800676e:	d0b2      	beq.n	80066d6 <ai_platform_outputs_get+0x1d2>
 8006770:	e7fe      	b.n	8006770 <ai_platform_outputs_get+0x26c>
 8006772:	4a16      	ldr	r2, [pc, #88]	; (80067cc <ai_platform_outputs_get+0x2c8>)
 8006774:	2301      	movs	r3, #1
 8006776:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800677a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1fb      	bne.n	800677a <ai_platform_outputs_get+0x276>
 8006782:	4b10      	ldr	r3, [pc, #64]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 8006784:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006788:	4b0f      	ldr	r3, [pc, #60]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 800678a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800678e:	429a      	cmp	r2, r3
 8006790:	f43f aef3 	beq.w	800657a <ai_platform_outputs_get+0x76>
 8006794:	e7fe      	b.n	8006794 <ai_platform_outputs_get+0x290>
 8006796:	4a0a      	ldr	r2, [pc, #40]	; (80067c0 <ai_platform_outputs_get+0x2bc>)
 8006798:	2301      	movs	r3, #1
 800679a:	6093      	str	r3, [r2, #8]
 800679c:	6893      	ldr	r3, [r2, #8]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1fc      	bne.n	800679c <ai_platform_outputs_get+0x298>
 80067a2:	4b08      	ldr	r3, [pc, #32]	; (80067c4 <ai_platform_outputs_get+0x2c0>)
 80067a4:	6013      	str	r3, [r2, #0]
 80067a6:	4b08      	ldr	r3, [pc, #32]	; (80067c8 <ai_platform_outputs_get+0x2c4>)
 80067a8:	6812      	ldr	r2, [r2, #0]
 80067aa:	429a      	cmp	r2, r3
 80067ac:	f43f aee5 	beq.w	800657a <ai_platform_outputs_get+0x76>
 80067b0:	e7fe      	b.n	80067b0 <ai_platform_outputs_get+0x2ac>
 80067b2:	bf00      	nop
 80067b4:	a1c00100 	.word	0xa1c00100
 80067b8:	e0042000 	.word	0xe0042000
 80067bc:	5c001000 	.word	0x5c001000
 80067c0:	40023000 	.word	0x40023000
 80067c4:	f407a5c2 	.word	0xf407a5c2
 80067c8:	b5e8b5cd 	.word	0xb5e8b5cd
 80067cc:	58024000 	.word	0x58024000
 80067d0:	4a0d      	ldr	r2, [pc, #52]	; (8006808 <ai_platform_outputs_get+0x304>)
 80067d2:	2301      	movs	r3, #1
 80067d4:	6093      	str	r3, [r2, #8]
 80067d6:	6893      	ldr	r3, [r2, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1fc      	bne.n	80067d6 <ai_platform_outputs_get+0x2d2>
 80067dc:	490b      	ldr	r1, [pc, #44]	; (800680c <ai_platform_outputs_get+0x308>)
 80067de:	4b0c      	ldr	r3, [pc, #48]	; (8006810 <ai_platform_outputs_get+0x30c>)
 80067e0:	6011      	str	r1, [r2, #0]
 80067e2:	6812      	ldr	r2, [r2, #0]
 80067e4:	429a      	cmp	r2, r3
 80067e6:	f43f af76 	beq.w	80066d6 <ai_platform_outputs_get+0x1d2>
 80067ea:	e7fe      	b.n	80067ea <ai_platform_outputs_get+0x2e6>
 80067ec:	4a06      	ldr	r2, [pc, #24]	; (8006808 <ai_platform_outputs_get+0x304>)
 80067ee:	2301      	movs	r3, #1
 80067f0:	6093      	str	r3, [r2, #8]
 80067f2:	6893      	ldr	r3, [r2, #8]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1fc      	bne.n	80067f2 <ai_platform_outputs_get+0x2ee>
 80067f8:	4b04      	ldr	r3, [pc, #16]	; (800680c <ai_platform_outputs_get+0x308>)
 80067fa:	6013      	str	r3, [r2, #0]
 80067fc:	4b04      	ldr	r3, [pc, #16]	; (8006810 <ai_platform_outputs_get+0x30c>)
 80067fe:	6812      	ldr	r2, [r2, #0]
 8006800:	429a      	cmp	r2, r3
 8006802:	f43f aeba 	beq.w	800657a <ai_platform_outputs_get+0x76>
 8006806:	e7fe      	b.n	8006806 <ai_platform_outputs_get+0x302>
 8006808:	40023000 	.word	0x40023000
 800680c:	f407a5c2 	.word	0xf407a5c2
 8006810:	b5e8b5cd 	.word	0xb5e8b5cd

08006814 <ai_platform_network_create>:
 8006814:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006818:	b083      	sub	sp, #12
 800681a:	4604      	mov	r4, r0
 800681c:	4615      	mov	r5, r2
 800681e:	461e      	mov	r6, r3
 8006820:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8006824:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8006828:	f7ff fb00 	bl	8005e2c <_ai_platform_acquire_crc>
 800682c:	2800      	cmp	r0, #0
 800682e:	f000 80bd 	beq.w	80069ac <ai_platform_network_create+0x198>
 8006832:	4ba5      	ldr	r3, [pc, #660]	; (8006ac8 <ai_platform_network_create+0x2b4>)
 8006834:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 8006838:	4601      	mov	r1, r0
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006840:	eb03 020c 	add.w	r2, r3, ip
 8006844:	2a01      	cmp	r2, #1
 8006846:	f240 80a8 	bls.w	800699a <ai_platform_network_create+0x186>
 800684a:	f240 4249 	movw	r2, #1097	; 0x449
 800684e:	4293      	cmp	r3, r2
 8006850:	f000 80a3 	beq.w	800699a <ai_platform_network_create+0x186>
 8006854:	4a9d      	ldr	r2, [pc, #628]	; (8006acc <ai_platform_network_create+0x2b8>)
 8006856:	6813      	ldr	r3, [r2, #0]
 8006858:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800685c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006860:	f000 80b9 	beq.w	80069d6 <ai_platform_network_create+0x1c2>
 8006864:	6813      	ldr	r3, [r2, #0]
 8006866:	f240 4c83 	movw	ip, #1155	; 0x483
 800686a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800686e:	4563      	cmp	r3, ip
 8006870:	f000 80a1 	beq.w	80069b6 <ai_platform_network_create+0x1a2>
 8006874:	6813      	ldr	r3, [r2, #0]
 8006876:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800687a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800687e:	f000 8153 	beq.w	8006b28 <ai_platform_network_create+0x314>
 8006882:	6813      	ldr	r3, [r2, #0]
 8006884:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006888:	2b00      	cmp	r3, #0
 800688a:	f040 808d 	bne.w	80069a8 <ai_platform_network_create+0x194>
 800688e:	4a90      	ldr	r2, [pc, #576]	; (8006ad0 <ai_platform_network_create+0x2bc>)
 8006890:	2318      	movs	r3, #24
 8006892:	6093      	str	r3, [r2, #8]
 8006894:	6893      	ldr	r3, [r2, #8]
 8006896:	2b18      	cmp	r3, #24
 8006898:	f040 8086 	bne.w	80069a8 <ai_platform_network_create+0x194>
 800689c:	2301      	movs	r3, #1
 800689e:	6093      	str	r3, [r2, #8]
 80068a0:	6893      	ldr	r3, [r2, #8]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d1fc      	bne.n	80068a0 <ai_platform_network_create+0x8c>
 80068a6:	4608      	mov	r0, r1
 80068a8:	f7ff fac2 	bl	8005e30 <_ai_platform_release_crc>
 80068ac:	f7ff fabe 	bl	8005e2c <_ai_platform_acquire_crc>
 80068b0:	4b85      	ldr	r3, [pc, #532]	; (8006ac8 <ai_platform_network_create+0x2b4>)
 80068b2:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068bc:	189a      	adds	r2, r3, r2
 80068be:	2a01      	cmp	r2, #1
 80068c0:	f240 809f 	bls.w	8006a02 <ai_platform_network_create+0x1ee>
 80068c4:	f240 4249 	movw	r2, #1097	; 0x449
 80068c8:	4293      	cmp	r3, r2
 80068ca:	f000 809a 	beq.w	8006a02 <ai_platform_network_create+0x1ee>
 80068ce:	4a7f      	ldr	r2, [pc, #508]	; (8006acc <ai_platform_network_create+0x2b8>)
 80068d0:	6813      	ldr	r3, [r2, #0]
 80068d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068d6:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80068da:	f000 80a0 	beq.w	8006a1e <ai_platform_network_create+0x20a>
 80068de:	6813      	ldr	r3, [r2, #0]
 80068e0:	f240 4183 	movw	r1, #1155	; 0x483
 80068e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068e8:	428b      	cmp	r3, r1
 80068ea:	f000 80bf 	beq.w	8006a6c <ai_platform_network_create+0x258>
 80068ee:	6813      	ldr	r3, [r2, #0]
 80068f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80068f4:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80068f8:	f000 8123 	beq.w	8006b42 <ai_platform_network_create+0x32e>
 80068fc:	6813      	ldr	r3, [r2, #0]
 80068fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 80c4 	beq.w	8006a90 <ai_platform_network_create+0x27c>
 8006908:	f7ff fa92 	bl	8005e30 <_ai_platform_release_crc>
 800690c:	2c00      	cmp	r4, #0
 800690e:	f000 80aa 	beq.w	8006a66 <ai_platform_network_create+0x252>
 8006912:	4b70      	ldr	r3, [pc, #448]	; (8006ad4 <ai_platform_network_create+0x2c0>)
 8006914:	602b      	str	r3, [r5, #0]
 8006916:	6025      	str	r5, [r4, #0]
 8006918:	f000 fefa 	bl	8007710 <core_init>
 800691c:	2800      	cmp	r0, #0
 800691e:	f000 8090 	beq.w	8006a42 <ai_platform_network_create+0x22e>
 8006922:	f7ff fa83 	bl	8005e2c <_ai_platform_acquire_crc>
 8006926:	4b68      	ldr	r3, [pc, #416]	; (8006ac8 <ai_platform_network_create+0x2b4>)
 8006928:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006932:	185a      	adds	r2, r3, r1
 8006934:	2a01      	cmp	r2, #1
 8006936:	f240 80b9 	bls.w	8006aac <ai_platform_network_create+0x298>
 800693a:	f240 4249 	movw	r2, #1097	; 0x449
 800693e:	4293      	cmp	r3, r2
 8006940:	f000 80b4 	beq.w	8006aac <ai_platform_network_create+0x298>
 8006944:	4a61      	ldr	r2, [pc, #388]	; (8006acc <ai_platform_network_create+0x2b8>)
 8006946:	6813      	ldr	r3, [r2, #0]
 8006948:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800694c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006950:	f000 80c8 	beq.w	8006ae4 <ai_platform_network_create+0x2d0>
 8006954:	6813      	ldr	r3, [r2, #0]
 8006956:	f240 4183 	movw	r1, #1155	; 0x483
 800695a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800695e:	428b      	cmp	r3, r1
 8006960:	f000 8107 	beq.w	8006b72 <ai_platform_network_create+0x35e>
 8006964:	6813      	ldr	r3, [r2, #0]
 8006966:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800696a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800696e:	f000 8111 	beq.w	8006b94 <ai_platform_network_create+0x380>
 8006972:	6813      	ldr	r3, [r2, #0]
 8006974:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006978:	2b00      	cmp	r3, #0
 800697a:	f040 80c3 	bne.w	8006b04 <ai_platform_network_create+0x2f0>
 800697e:	4b54      	ldr	r3, [pc, #336]	; (8006ad0 <ai_platform_network_create+0x2bc>)
 8006980:	2201      	movs	r2, #1
 8006982:	609a      	str	r2, [r3, #8]
 8006984:	689a      	ldr	r2, [r3, #8]
 8006986:	2a00      	cmp	r2, #0
 8006988:	d1fc      	bne.n	8006984 <ai_platform_network_create+0x170>
 800698a:	4a53      	ldr	r2, [pc, #332]	; (8006ad8 <ai_platform_network_create+0x2c4>)
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	4b52      	ldr	r3, [pc, #328]	; (8006adc <ai_platform_network_create+0x2c8>)
 8006992:	429a      	cmp	r2, r3
 8006994:	f000 80b6 	beq.w	8006b04 <ai_platform_network_create+0x2f0>
 8006998:	e7fe      	b.n	8006998 <ai_platform_network_create+0x184>
 800699a:	4b4d      	ldr	r3, [pc, #308]	; (8006ad0 <ai_platform_network_create+0x2bc>)
 800699c:	2218      	movs	r2, #24
 800699e:	609a      	str	r2, [r3, #8]
 80069a0:	689a      	ldr	r2, [r3, #8]
 80069a2:	2a18      	cmp	r2, #24
 80069a4:	d027      	beq.n	80069f6 <ai_platform_network_create+0x1e2>
 80069a6:	4608      	mov	r0, r1
 80069a8:	f7ff fa42 	bl	8005e30 <_ai_platform_release_crc>
 80069ac:	f244 1033 	movw	r0, #16691	; 0x4133
 80069b0:	b003      	add	sp, #12
 80069b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80069b6:	4a4a      	ldr	r2, [pc, #296]	; (8006ae0 <ai_platform_network_create+0x2cc>)
 80069b8:	2318      	movs	r3, #24
 80069ba:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80069be:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80069c2:	2b18      	cmp	r3, #24
 80069c4:	d1f0      	bne.n	80069a8 <ai_platform_network_create+0x194>
 80069c6:	2301      	movs	r3, #1
 80069c8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80069cc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d1fb      	bne.n	80069cc <ai_platform_network_create+0x1b8>
 80069d4:	e767      	b.n	80068a6 <ai_platform_network_create+0x92>
 80069d6:	4a42      	ldr	r2, [pc, #264]	; (8006ae0 <ai_platform_network_create+0x2cc>)
 80069d8:	2318      	movs	r3, #24
 80069da:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80069de:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80069e2:	2b18      	cmp	r3, #24
 80069e4:	d1e0      	bne.n	80069a8 <ai_platform_network_create+0x194>
 80069e6:	2301      	movs	r3, #1
 80069e8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80069ec:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1fb      	bne.n	80069ec <ai_platform_network_create+0x1d8>
 80069f4:	e757      	b.n	80068a6 <ai_platform_network_create+0x92>
 80069f6:	2201      	movs	r2, #1
 80069f8:	609a      	str	r2, [r3, #8]
 80069fa:	689a      	ldr	r2, [r3, #8]
 80069fc:	2a00      	cmp	r2, #0
 80069fe:	d1fc      	bne.n	80069fa <ai_platform_network_create+0x1e6>
 8006a00:	e751      	b.n	80068a6 <ai_platform_network_create+0x92>
 8006a02:	4a33      	ldr	r2, [pc, #204]	; (8006ad0 <ai_platform_network_create+0x2bc>)
 8006a04:	2301      	movs	r3, #1
 8006a06:	6093      	str	r3, [r2, #8]
 8006a08:	6891      	ldr	r1, [r2, #8]
 8006a0a:	2900      	cmp	r1, #0
 8006a0c:	d1fc      	bne.n	8006a08 <ai_platform_network_create+0x1f4>
 8006a0e:	4b32      	ldr	r3, [pc, #200]	; (8006ad8 <ai_platform_network_create+0x2c4>)
 8006a10:	6013      	str	r3, [r2, #0]
 8006a12:	4b32      	ldr	r3, [pc, #200]	; (8006adc <ai_platform_network_create+0x2c8>)
 8006a14:	6812      	ldr	r2, [r2, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	f43f af76 	beq.w	8006908 <ai_platform_network_create+0xf4>
 8006a1c:	e7fe      	b.n	8006a1c <ai_platform_network_create+0x208>
 8006a1e:	4a30      	ldr	r2, [pc, #192]	; (8006ae0 <ai_platform_network_create+0x2cc>)
 8006a20:	2301      	movs	r3, #1
 8006a22:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006a26:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1fb      	bne.n	8006a26 <ai_platform_network_create+0x212>
 8006a2e:	4b2a      	ldr	r3, [pc, #168]	; (8006ad8 <ai_platform_network_create+0x2c4>)
 8006a30:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006a34:	4b29      	ldr	r3, [pc, #164]	; (8006adc <ai_platform_network_create+0x2c8>)
 8006a36:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	f43f af64 	beq.w	8006908 <ai_platform_network_create+0xf4>
 8006a40:	e7fe      	b.n	8006a40 <ai_platform_network_create+0x22c>
 8006a42:	f04f 0930 	mov.w	r9, #48	; 0x30
 8006a46:	2300      	movs	r3, #0
 8006a48:	6023      	str	r3, [r4, #0]
 8006a4a:	2410      	movs	r4, #16
 8006a4c:	4642      	mov	r2, r8
 8006a4e:	4639      	mov	r1, r7
 8006a50:	4630      	mov	r0, r6
 8006a52:	f007 f9f5 	bl	800de40 <ai_version_get>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2000      	movs	r0, #0
 8006a5a:	64ab      	str	r3, [r5, #72]	; 0x48
 8006a5c:	f369 0007 	bfi	r0, r9, #0, #8
 8006a60:	f364 201f 	bfi	r0, r4, #8, #24
 8006a64:	e7a4      	b.n	80069b0 <ai_platform_network_create+0x19c>
 8006a66:	f241 0010 	movw	r0, #4112	; 0x1010
 8006a6a:	e7a1      	b.n	80069b0 <ai_platform_network_create+0x19c>
 8006a6c:	4a1c      	ldr	r2, [pc, #112]	; (8006ae0 <ai_platform_network_create+0x2cc>)
 8006a6e:	2301      	movs	r3, #1
 8006a70:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006a74:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1fb      	bne.n	8006a74 <ai_platform_network_create+0x260>
 8006a7c:	4b16      	ldr	r3, [pc, #88]	; (8006ad8 <ai_platform_network_create+0x2c4>)
 8006a7e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006a82:	4b16      	ldr	r3, [pc, #88]	; (8006adc <ai_platform_network_create+0x2c8>)
 8006a84:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006a88:	429a      	cmp	r2, r3
 8006a8a:	f43f af3d 	beq.w	8006908 <ai_platform_network_create+0xf4>
 8006a8e:	e7fe      	b.n	8006a8e <ai_platform_network_create+0x27a>
 8006a90:	4a0f      	ldr	r2, [pc, #60]	; (8006ad0 <ai_platform_network_create+0x2bc>)
 8006a92:	2301      	movs	r3, #1
 8006a94:	6093      	str	r3, [r2, #8]
 8006a96:	6893      	ldr	r3, [r2, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d1fc      	bne.n	8006a96 <ai_platform_network_create+0x282>
 8006a9c:	4b0e      	ldr	r3, [pc, #56]	; (8006ad8 <ai_platform_network_create+0x2c4>)
 8006a9e:	6013      	str	r3, [r2, #0]
 8006aa0:	4b0e      	ldr	r3, [pc, #56]	; (8006adc <ai_platform_network_create+0x2c8>)
 8006aa2:	6812      	ldr	r2, [r2, #0]
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	f43f af2f 	beq.w	8006908 <ai_platform_network_create+0xf4>
 8006aaa:	e7fe      	b.n	8006aaa <ai_platform_network_create+0x296>
 8006aac:	4a08      	ldr	r2, [pc, #32]	; (8006ad0 <ai_platform_network_create+0x2bc>)
 8006aae:	2301      	movs	r3, #1
 8006ab0:	6093      	str	r3, [r2, #8]
 8006ab2:	6893      	ldr	r3, [r2, #8]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d1fc      	bne.n	8006ab2 <ai_platform_network_create+0x29e>
 8006ab8:	4b07      	ldr	r3, [pc, #28]	; (8006ad8 <ai_platform_network_create+0x2c4>)
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	4b07      	ldr	r3, [pc, #28]	; (8006adc <ai_platform_network_create+0x2c8>)
 8006abe:	6812      	ldr	r2, [r2, #0]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	d01f      	beq.n	8006b04 <ai_platform_network_create+0x2f0>
 8006ac4:	e7fe      	b.n	8006ac4 <ai_platform_network_create+0x2b0>
 8006ac6:	bf00      	nop
 8006ac8:	e0042000 	.word	0xe0042000
 8006acc:	5c001000 	.word	0x5c001000
 8006ad0:	40023000 	.word	0x40023000
 8006ad4:	a1c00100 	.word	0xa1c00100
 8006ad8:	f407a5c2 	.word	0xf407a5c2
 8006adc:	b5e8b5cd 	.word	0xb5e8b5cd
 8006ae0:	58024000 	.word	0x58024000
 8006ae4:	4a33      	ldr	r2, [pc, #204]	; (8006bb4 <ai_platform_network_create+0x3a0>)
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006aec:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1fb      	bne.n	8006aec <ai_platform_network_create+0x2d8>
 8006af4:	4b30      	ldr	r3, [pc, #192]	; (8006bb8 <ai_platform_network_create+0x3a4>)
 8006af6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006afa:	4b30      	ldr	r3, [pc, #192]	; (8006bbc <ai_platform_network_create+0x3a8>)
 8006afc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d12c      	bne.n	8006b5e <ai_platform_network_create+0x34a>
 8006b04:	f7ff f994 	bl	8005e30 <_ai_platform_release_crc>
 8006b08:	2200      	movs	r2, #0
 8006b0a:	4639      	mov	r1, r7
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	f007 f997 	bl	800de40 <ai_version_get>
 8006b12:	4681      	mov	r9, r0
 8006b14:	2200      	movs	r2, #0
 8006b16:	2105      	movs	r1, #5
 8006b18:	2001      	movs	r0, #1
 8006b1a:	f007 f991 	bl	800de40 <ai_version_get>
 8006b1e:	4581      	cmp	r9, r0
 8006b20:	d01e      	beq.n	8006b60 <ai_platform_network_create+0x34c>
 8006b22:	f04f 0901 	mov.w	r9, #1
 8006b26:	e78e      	b.n	8006a46 <ai_platform_network_create+0x232>
 8006b28:	4b25      	ldr	r3, [pc, #148]	; (8006bc0 <ai_platform_network_create+0x3ac>)
 8006b2a:	2218      	movs	r2, #24
 8006b2c:	609a      	str	r2, [r3, #8]
 8006b2e:	689a      	ldr	r2, [r3, #8]
 8006b30:	2a18      	cmp	r2, #24
 8006b32:	f47f af39 	bne.w	80069a8 <ai_platform_network_create+0x194>
 8006b36:	2201      	movs	r2, #1
 8006b38:	609a      	str	r2, [r3, #8]
 8006b3a:	689a      	ldr	r2, [r3, #8]
 8006b3c:	2a00      	cmp	r2, #0
 8006b3e:	d1fc      	bne.n	8006b3a <ai_platform_network_create+0x326>
 8006b40:	e6b1      	b.n	80068a6 <ai_platform_network_create+0x92>
 8006b42:	4a1f      	ldr	r2, [pc, #124]	; (8006bc0 <ai_platform_network_create+0x3ac>)
 8006b44:	2301      	movs	r3, #1
 8006b46:	6093      	str	r3, [r2, #8]
 8006b48:	6893      	ldr	r3, [r2, #8]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1fc      	bne.n	8006b48 <ai_platform_network_create+0x334>
 8006b4e:	4b1a      	ldr	r3, [pc, #104]	; (8006bb8 <ai_platform_network_create+0x3a4>)
 8006b50:	6013      	str	r3, [r2, #0]
 8006b52:	4b1a      	ldr	r3, [pc, #104]	; (8006bbc <ai_platform_network_create+0x3a8>)
 8006b54:	6812      	ldr	r2, [r2, #0]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	f43f aed6 	beq.w	8006908 <ai_platform_network_create+0xf4>
 8006b5c:	e7fe      	b.n	8006b5c <ai_platform_network_create+0x348>
 8006b5e:	e7fe      	b.n	8006b5e <ai_platform_network_create+0x34a>
 8006b60:	4b18      	ldr	r3, [pc, #96]	; (8006bc4 <ai_platform_network_create+0x3b0>)
 8006b62:	a801      	add	r0, sp, #4
 8006b64:	9301      	str	r3, [sp, #4]
 8006b66:	f001 fd95 	bl	8008694 <ai_check_custom_types>
 8006b6a:	b300      	cbz	r0, 8006bae <ai_platform_network_create+0x39a>
 8006b6c:	2400      	movs	r4, #0
 8006b6e:	46a1      	mov	r9, r4
 8006b70:	e76c      	b.n	8006a4c <ai_platform_network_create+0x238>
 8006b72:	4b10      	ldr	r3, [pc, #64]	; (8006bb4 <ai_platform_network_create+0x3a0>)
 8006b74:	2201      	movs	r2, #1
 8006b76:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8006b7a:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 8006b7e:	2a00      	cmp	r2, #0
 8006b80:	d1fb      	bne.n	8006b7a <ai_platform_network_create+0x366>
 8006b82:	4a0d      	ldr	r2, [pc, #52]	; (8006bb8 <ai_platform_network_create+0x3a4>)
 8006b84:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 8006b88:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 8006b8c:	4b0b      	ldr	r3, [pc, #44]	; (8006bbc <ai_platform_network_create+0x3a8>)
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d0b8      	beq.n	8006b04 <ai_platform_network_create+0x2f0>
 8006b92:	e7fe      	b.n	8006b92 <ai_platform_network_create+0x37e>
 8006b94:	4b0a      	ldr	r3, [pc, #40]	; (8006bc0 <ai_platform_network_create+0x3ac>)
 8006b96:	2201      	movs	r2, #1
 8006b98:	609a      	str	r2, [r3, #8]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	2a00      	cmp	r2, #0
 8006b9e:	d1fc      	bne.n	8006b9a <ai_platform_network_create+0x386>
 8006ba0:	4a05      	ldr	r2, [pc, #20]	; (8006bb8 <ai_platform_network_create+0x3a4>)
 8006ba2:	601a      	str	r2, [r3, #0]
 8006ba4:	681a      	ldr	r2, [r3, #0]
 8006ba6:	4b05      	ldr	r3, [pc, #20]	; (8006bbc <ai_platform_network_create+0x3a8>)
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d0ab      	beq.n	8006b04 <ai_platform_network_create+0x2f0>
 8006bac:	e7fe      	b.n	8006bac <ai_platform_network_create+0x398>
 8006bae:	f04f 0902 	mov.w	r9, #2
 8006bb2:	e748      	b.n	8006a46 <ai_platform_network_create+0x232>
 8006bb4:	58024000 	.word	0x58024000
 8006bb8:	f407a5c2 	.word	0xf407a5c2
 8006bbc:	b5e8b5cd 	.word	0xb5e8b5cd
 8006bc0:	40023000 	.word	0x40023000
 8006bc4:	84048403 	.word	0x84048403

08006bc8 <ai_platform_network_init>:
 8006bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bcc:	2800      	cmp	r0, #0
 8006bce:	d052      	beq.n	8006c76 <ai_platform_network_init+0xae>
 8006bd0:	4bab      	ldr	r3, [pc, #684]	; (8006e80 <ai_platform_network_init+0x2b8>)
 8006bd2:	4604      	mov	r4, r0
 8006bd4:	6802      	ldr	r2, [r0, #0]
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d14d      	bne.n	8006c76 <ai_platform_network_init+0xae>
 8006bda:	460d      	mov	r5, r1
 8006bdc:	f7ff f926 	bl	8005e2c <_ai_platform_acquire_crc>
 8006be0:	4ba8      	ldr	r3, [pc, #672]	; (8006e84 <ai_platform_network_init+0x2bc>)
 8006be2:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006bec:	189a      	adds	r2, r3, r2
 8006bee:	2a01      	cmp	r2, #1
 8006bf0:	f240 809b 	bls.w	8006d2a <ai_platform_network_init+0x162>
 8006bf4:	f240 4249 	movw	r2, #1097	; 0x449
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	f000 8096 	beq.w	8006d2a <ai_platform_network_init+0x162>
 8006bfe:	4aa2      	ldr	r2, [pc, #648]	; (8006e88 <ai_platform_network_init+0x2c0>)
 8006c00:	6813      	ldr	r3, [r2, #0]
 8006c02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c06:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006c0a:	f000 809d 	beq.w	8006d48 <ai_platform_network_init+0x180>
 8006c0e:	6813      	ldr	r3, [r2, #0]
 8006c10:	f240 4183 	movw	r1, #1155	; 0x483
 8006c14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c18:	428b      	cmp	r3, r1
 8006c1a:	f000 80e4 	beq.w	8006de6 <ai_platform_network_init+0x21e>
 8006c1e:	6813      	ldr	r3, [r2, #0]
 8006c20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c24:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006c28:	f000 811b 	beq.w	8006e62 <ai_platform_network_init+0x29a>
 8006c2c:	6813      	ldr	r3, [r2, #0]
 8006c2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 80f9 	beq.w	8006e2a <ai_platform_network_init+0x262>
 8006c38:	f7ff f8fa 	bl	8005e30 <_ai_platform_release_crc>
 8006c3c:	2d00      	cmp	r5, #0
 8006c3e:	f000 8147 	beq.w	8006ed0 <ai_platform_network_init+0x308>
 8006c42:	4b92      	ldr	r3, [pc, #584]	; (8006e8c <ai_platform_network_init+0x2c4>)
 8006c44:	682a      	ldr	r2, [r5, #0]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	f040 8090 	bne.w	8006d6c <ai_platform_network_init+0x1a4>
 8006c4c:	692b      	ldr	r3, [r5, #16]
 8006c4e:	89ae      	ldrh	r6, [r5, #12]
 8006c50:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 8006c54:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 8006c58:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c5a:	e9c4 1207 	strd	r1, r2, [r4, #28]
 8006c5e:	2303      	movs	r3, #3
 8006c60:	84a6      	strh	r6, [r4, #36]	; 0x24
 8006c62:	4626      	mov	r6, r4
 8006c64:	4620      	mov	r0, r4
 8006c66:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 8006c6a:	60e3      	str	r3, [r4, #12]
 8006c6c:	f001 fd3a 	bl	80086e4 <ai_layers_init_all>
 8006c70:	4630      	mov	r0, r6
 8006c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c76:	f7ff f8d9 	bl	8005e2c <_ai_platform_acquire_crc>
 8006c7a:	4b82      	ldr	r3, [pc, #520]	; (8006e84 <ai_platform_network_init+0x2bc>)
 8006c7c:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c86:	185a      	adds	r2, r3, r1
 8006c88:	2a01      	cmp	r2, #1
 8006c8a:	d92b      	bls.n	8006ce4 <ai_platform_network_init+0x11c>
 8006c8c:	f240 4249 	movw	r2, #1097	; 0x449
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d027      	beq.n	8006ce4 <ai_platform_network_init+0x11c>
 8006c94:	4a7c      	ldr	r2, [pc, #496]	; (8006e88 <ai_platform_network_init+0x2c0>)
 8006c96:	6813      	ldr	r3, [r2, #0]
 8006c98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c9c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006ca0:	d02d      	beq.n	8006cfe <ai_platform_network_init+0x136>
 8006ca2:	6813      	ldr	r3, [r2, #0]
 8006ca4:	f240 4183 	movw	r1, #1155	; 0x483
 8006ca8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cac:	428b      	cmp	r3, r1
 8006cae:	f000 8089 	beq.w	8006dc4 <ai_platform_network_init+0x1fc>
 8006cb2:	6813      	ldr	r3, [r2, #0]
 8006cb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cb8:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006cbc:	f000 80c3 	beq.w	8006e46 <ai_platform_network_init+0x27e>
 8006cc0:	6813      	ldr	r3, [r2, #0]
 8006cc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d129      	bne.n	8006d1e <ai_platform_network_init+0x156>
 8006cca:	4a71      	ldr	r2, [pc, #452]	; (8006e90 <ai_platform_network_init+0x2c8>)
 8006ccc:	2301      	movs	r3, #1
 8006cce:	6093      	str	r3, [r2, #8]
 8006cd0:	6893      	ldr	r3, [r2, #8]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d1fc      	bne.n	8006cd0 <ai_platform_network_init+0x108>
 8006cd6:	496f      	ldr	r1, [pc, #444]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006cd8:	4b6f      	ldr	r3, [pc, #444]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006cda:	6011      	str	r1, [r2, #0]
 8006cdc:	6812      	ldr	r2, [r2, #0]
 8006cde:	429a      	cmp	r2, r3
 8006ce0:	d01d      	beq.n	8006d1e <ai_platform_network_init+0x156>
 8006ce2:	e7fe      	b.n	8006ce2 <ai_platform_network_init+0x11a>
 8006ce4:	4a6a      	ldr	r2, [pc, #424]	; (8006e90 <ai_platform_network_init+0x2c8>)
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	6093      	str	r3, [r2, #8]
 8006cea:	6893      	ldr	r3, [r2, #8]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d1fc      	bne.n	8006cea <ai_platform_network_init+0x122>
 8006cf0:	4968      	ldr	r1, [pc, #416]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006cf2:	4b69      	ldr	r3, [pc, #420]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006cf4:	6011      	str	r1, [r2, #0]
 8006cf6:	6812      	ldr	r2, [r2, #0]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d010      	beq.n	8006d1e <ai_platform_network_init+0x156>
 8006cfc:	e7fe      	b.n	8006cfc <ai_platform_network_init+0x134>
 8006cfe:	4a67      	ldr	r2, [pc, #412]	; (8006e9c <ai_platform_network_init+0x2d4>)
 8006d00:	2301      	movs	r3, #1
 8006d02:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006d06:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d1fb      	bne.n	8006d06 <ai_platform_network_init+0x13e>
 8006d0e:	4961      	ldr	r1, [pc, #388]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006d10:	4b61      	ldr	r3, [pc, #388]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006d12:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006d16:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d113      	bne.n	8006d46 <ai_platform_network_init+0x17e>
 8006d1e:	2600      	movs	r6, #0
 8006d20:	f7ff f886 	bl	8005e30 <_ai_platform_release_crc>
 8006d24:	4630      	mov	r0, r6
 8006d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d2a:	4a59      	ldr	r2, [pc, #356]	; (8006e90 <ai_platform_network_init+0x2c8>)
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	6093      	str	r3, [r2, #8]
 8006d30:	6893      	ldr	r3, [r2, #8]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d1fc      	bne.n	8006d30 <ai_platform_network_init+0x168>
 8006d36:	4b57      	ldr	r3, [pc, #348]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006d38:	6013      	str	r3, [r2, #0]
 8006d3a:	4b57      	ldr	r3, [pc, #348]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006d3c:	6812      	ldr	r2, [r2, #0]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	f43f af7a 	beq.w	8006c38 <ai_platform_network_init+0x70>
 8006d44:	e7fe      	b.n	8006d44 <ai_platform_network_init+0x17c>
 8006d46:	e7fe      	b.n	8006d46 <ai_platform_network_init+0x17e>
 8006d48:	4a54      	ldr	r2, [pc, #336]	; (8006e9c <ai_platform_network_init+0x2d4>)
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006d50:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d1fb      	bne.n	8006d50 <ai_platform_network_init+0x188>
 8006d58:	4b4e      	ldr	r3, [pc, #312]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006d5a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006d5e:	4b4e      	ldr	r3, [pc, #312]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006d60:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006d64:	429a      	cmp	r2, r3
 8006d66:	f43f af67 	beq.w	8006c38 <ai_platform_network_init+0x70>
 8006d6a:	e7fe      	b.n	8006d6a <ai_platform_network_init+0x1a2>
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	4628      	mov	r0, r5
 8006d70:	f105 081c 	add.w	r8, r5, #28
 8006d74:	686e      	ldr	r6, [r5, #4]
 8006d76:	f7ff f80b 	bl	8005d90 <ai_buffer_get_size>
 8006d7a:	4607      	mov	r7, r0
 8006d7c:	2101      	movs	r1, #1
 8006d7e:	4640      	mov	r0, r8
 8006d80:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006d84:	f7ff f804 	bl	8005d90 <ai_buffer_get_size>
 8006d88:	2f00      	cmp	r7, #0
 8006d8a:	d13e      	bne.n	8006e0a <ai_platform_network_init+0x242>
 8006d8c:	2800      	cmp	r0, #0
 8006d8e:	f000 808e 	beq.w	8006eae <ai_platform_network_init+0x2e6>
 8006d92:	f1b9 0f00 	cmp.w	r9, #0
 8006d96:	f000 8094 	beq.w	8006ec2 <ai_platform_network_init+0x2fa>
 8006d9a:	f04f 0c01 	mov.w	ip, #1
 8006d9e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006da0:	2600      	movs	r6, #0
 8006da2:	83e7      	strh	r7, [r4, #30]
 8006da4:	4563      	cmp	r3, ip
 8006da6:	83a6      	strh	r6, [r4, #28]
 8006da8:	d37a      	bcc.n	8006ea0 <ai_platform_network_init+0x2d8>
 8006daa:	f1bc 0f00 	cmp.w	ip, #0
 8006dae:	f000 809c 	beq.w	8006eea <ai_platform_network_init+0x322>
 8006db2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006db4:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 8006db8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006dba:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8006dbe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8006dc2:	e74c      	b.n	8006c5e <ai_platform_network_init+0x96>
 8006dc4:	4a35      	ldr	r2, [pc, #212]	; (8006e9c <ai_platform_network_init+0x2d4>)
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006dcc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1fb      	bne.n	8006dcc <ai_platform_network_init+0x204>
 8006dd4:	492f      	ldr	r1, [pc, #188]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006dd6:	4b30      	ldr	r3, [pc, #192]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006dd8:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006ddc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006de0:	429a      	cmp	r2, r3
 8006de2:	d09c      	beq.n	8006d1e <ai_platform_network_init+0x156>
 8006de4:	e7fe      	b.n	8006de4 <ai_platform_network_init+0x21c>
 8006de6:	4a2d      	ldr	r2, [pc, #180]	; (8006e9c <ai_platform_network_init+0x2d4>)
 8006de8:	2301      	movs	r3, #1
 8006dea:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006dee:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1fb      	bne.n	8006dee <ai_platform_network_init+0x226>
 8006df6:	4b27      	ldr	r3, [pc, #156]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006df8:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006dfc:	4b26      	ldr	r3, [pc, #152]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006dfe:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006e02:	429a      	cmp	r2, r3
 8006e04:	f43f af18 	beq.w	8006c38 <ai_platform_network_init+0x70>
 8006e08:	e7fe      	b.n	8006e08 <ai_platform_network_init+0x240>
 8006e0a:	2800      	cmp	r0, #0
 8006e0c:	d153      	bne.n	8006eb6 <ai_platform_network_init+0x2ee>
 8006e0e:	4680      	mov	r8, r0
 8006e10:	4684      	mov	ip, r0
 8006e12:	2e00      	cmp	r6, #0
 8006e14:	d063      	beq.n	8006ede <ai_platform_network_init+0x316>
 8006e16:	8be6      	ldrh	r6, [r4, #30]
 8006e18:	2e00      	cmp	r6, #0
 8006e1a:	d168      	bne.n	8006eee <ai_platform_network_init+0x326>
 8006e1c:	2212      	movs	r2, #18
 8006e1e:	2116      	movs	r1, #22
 8006e20:	f104 0010 	add.w	r0, r4, #16
 8006e24:	f000 fc7c 	bl	8007720 <core_set_error>
 8006e28:	e77c      	b.n	8006d24 <ai_platform_network_init+0x15c>
 8006e2a:	4a19      	ldr	r2, [pc, #100]	; (8006e90 <ai_platform_network_init+0x2c8>)
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	6093      	str	r3, [r2, #8]
 8006e30:	6893      	ldr	r3, [r2, #8]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1fc      	bne.n	8006e30 <ai_platform_network_init+0x268>
 8006e36:	4b17      	ldr	r3, [pc, #92]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	4b17      	ldr	r3, [pc, #92]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006e3c:	6812      	ldr	r2, [r2, #0]
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	f43f aefa 	beq.w	8006c38 <ai_platform_network_init+0x70>
 8006e44:	e7fe      	b.n	8006e44 <ai_platform_network_init+0x27c>
 8006e46:	4a12      	ldr	r2, [pc, #72]	; (8006e90 <ai_platform_network_init+0x2c8>)
 8006e48:	2301      	movs	r3, #1
 8006e4a:	6093      	str	r3, [r2, #8]
 8006e4c:	6893      	ldr	r3, [r2, #8]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d1fc      	bne.n	8006e4c <ai_platform_network_init+0x284>
 8006e52:	4910      	ldr	r1, [pc, #64]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006e54:	4b10      	ldr	r3, [pc, #64]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006e56:	6011      	str	r1, [r2, #0]
 8006e58:	6812      	ldr	r2, [r2, #0]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	f43f af5f 	beq.w	8006d1e <ai_platform_network_init+0x156>
 8006e60:	e7fe      	b.n	8006e60 <ai_platform_network_init+0x298>
 8006e62:	4a0b      	ldr	r2, [pc, #44]	; (8006e90 <ai_platform_network_init+0x2c8>)
 8006e64:	2301      	movs	r3, #1
 8006e66:	6093      	str	r3, [r2, #8]
 8006e68:	6893      	ldr	r3, [r2, #8]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1fc      	bne.n	8006e68 <ai_platform_network_init+0x2a0>
 8006e6e:	4b09      	ldr	r3, [pc, #36]	; (8006e94 <ai_platform_network_init+0x2cc>)
 8006e70:	6013      	str	r3, [r2, #0]
 8006e72:	4b09      	ldr	r3, [pc, #36]	; (8006e98 <ai_platform_network_init+0x2d0>)
 8006e74:	6812      	ldr	r2, [r2, #0]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	f43f aede 	beq.w	8006c38 <ai_platform_network_init+0x70>
 8006e7c:	e7fe      	b.n	8006e7c <ai_platform_network_init+0x2b4>
 8006e7e:	bf00      	nop
 8006e80:	a1c00100 	.word	0xa1c00100
 8006e84:	e0042000 	.word	0xe0042000
 8006e88:	5c001000 	.word	0x5c001000
 8006e8c:	a1facade 	.word	0xa1facade
 8006e90:	40023000 	.word	0x40023000
 8006e94:	f407a5c2 	.word	0xf407a5c2
 8006e98:	b5e8b5cd 	.word	0xb5e8b5cd
 8006e9c:	58024000 	.word	0x58024000
 8006ea0:	2213      	movs	r2, #19
 8006ea2:	2116      	movs	r1, #22
 8006ea4:	f104 0010 	add.w	r0, r4, #16
 8006ea8:	f000 fc3a 	bl	8007720 <core_set_error>
 8006eac:	e73a      	b.n	8006d24 <ai_platform_network_init+0x15c>
 8006eae:	4607      	mov	r7, r0
 8006eb0:	4680      	mov	r8, r0
 8006eb2:	4684      	mov	ip, r0
 8006eb4:	e773      	b.n	8006d9e <ai_platform_network_init+0x1d6>
 8006eb6:	f1b9 0f00 	cmp.w	r9, #0
 8006eba:	d002      	beq.n	8006ec2 <ai_platform_network_init+0x2fa>
 8006ebc:	f04f 0c01 	mov.w	ip, #1
 8006ec0:	e7a7      	b.n	8006e12 <ai_platform_network_init+0x24a>
 8006ec2:	2110      	movs	r1, #16
 8006ec4:	2213      	movs	r2, #19
 8006ec6:	2600      	movs	r6, #0
 8006ec8:	1860      	adds	r0, r4, r1
 8006eca:	f000 fc29 	bl	8007720 <core_set_error>
 8006ece:	e729      	b.n	8006d24 <ai_platform_network_init+0x15c>
 8006ed0:	2110      	movs	r1, #16
 8006ed2:	2211      	movs	r2, #17
 8006ed4:	462e      	mov	r6, r5
 8006ed6:	1860      	adds	r0, r4, r1
 8006ed8:	f000 fc22 	bl	8007720 <core_set_error>
 8006edc:	e722      	b.n	8006d24 <ai_platform_network_init+0x15c>
 8006ede:	2110      	movs	r1, #16
 8006ee0:	2212      	movs	r2, #18
 8006ee2:	1860      	adds	r0, r4, r1
 8006ee4:	f000 fc1c 	bl	8007720 <core_set_error>
 8006ee8:	e71c      	b.n	8006d24 <ai_platform_network_init+0x15c>
 8006eea:	4666      	mov	r6, ip
 8006eec:	e6b7      	b.n	8006c5e <ai_platform_network_init+0x96>
 8006eee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006ef0:	6a26      	ldr	r6, [r4, #32]
 8006ef2:	2701      	movs	r7, #1
 8006ef4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006ef6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006efa:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8006efe:	e74e      	b.n	8006d9e <ai_platform_network_init+0x1d6>

08006f00 <ai_platform_network_post_init>:
 8006f00:	b538      	push	{r3, r4, r5, lr}
 8006f02:	2800      	cmp	r0, #0
 8006f04:	d04e      	beq.n	8006fa4 <ai_platform_network_post_init+0xa4>
 8006f06:	4b8c      	ldr	r3, [pc, #560]	; (8007138 <ai_platform_network_post_init+0x238>)
 8006f08:	4604      	mov	r4, r0
 8006f0a:	6802      	ldr	r2, [r0, #0]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d149      	bne.n	8006fa4 <ai_platform_network_post_init+0xa4>
 8006f10:	f7fe ff8c 	bl	8005e2c <_ai_platform_acquire_crc>
 8006f14:	4b89      	ldr	r3, [pc, #548]	; (800713c <ai_platform_network_post_init+0x23c>)
 8006f16:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f20:	189a      	adds	r2, r3, r2
 8006f22:	2a01      	cmp	r2, #1
 8006f24:	f240 8095 	bls.w	8007052 <ai_platform_network_post_init+0x152>
 8006f28:	f240 4249 	movw	r2, #1097	; 0x449
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	f000 8090 	beq.w	8007052 <ai_platform_network_post_init+0x152>
 8006f32:	4a83      	ldr	r2, [pc, #524]	; (8007140 <ai_platform_network_post_init+0x240>)
 8006f34:	6813      	ldr	r3, [r2, #0]
 8006f36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f3a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006f3e:	f000 8096 	beq.w	800706e <ai_platform_network_post_init+0x16e>
 8006f42:	6813      	ldr	r3, [r2, #0]
 8006f44:	f240 4183 	movw	r1, #1155	; 0x483
 8006f48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f4c:	428b      	cmp	r3, r1
 8006f4e:	f000 80b8 	beq.w	80070c2 <ai_platform_network_post_init+0x1c2>
 8006f52:	6813      	ldr	r3, [r2, #0]
 8006f54:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f58:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006f5c:	f000 80de 	beq.w	800711c <ai_platform_network_post_init+0x21c>
 8006f60:	6813      	ldr	r3, [r2, #0]
 8006f62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	f000 80bd 	beq.w	80070e6 <ai_platform_network_post_init+0x1e6>
 8006f6c:	f7fe ff60 	bl	8005e30 <_ai_platform_release_crc>
 8006f70:	68e3      	ldr	r3, [r4, #12]
 8006f72:	f013 0502 	ands.w	r5, r3, #2
 8006f76:	f000 808c 	beq.w	8007092 <ai_platform_network_post_init+0x192>
 8006f7a:	4620      	mov	r0, r4
 8006f7c:	f001 fbc0 	bl	8008700 <ai_layers_post_init_all>
 8006f80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006f82:	b16b      	cbz	r3, 8006fa0 <ai_platform_network_post_init+0xa0>
 8006f84:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8006f86:	e007      	b.n	8006f98 <ai_platform_network_post_init+0x98>
 8006f88:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8006f8c:	4798      	blx	r3
 8006f8e:	692b      	ldr	r3, [r5, #16]
 8006f90:	b133      	cbz	r3, 8006fa0 <ai_platform_network_post_init+0xa0>
 8006f92:	42ab      	cmp	r3, r5
 8006f94:	461d      	mov	r5, r3
 8006f96:	d003      	beq.n	8006fa0 <ai_platform_network_post_init+0xa0>
 8006f98:	4629      	mov	r1, r5
 8006f9a:	2000      	movs	r0, #0
 8006f9c:	2d00      	cmp	r5, #0
 8006f9e:	d1f3      	bne.n	8006f88 <ai_platform_network_post_init+0x88>
 8006fa0:	2001      	movs	r0, #1
 8006fa2:	bd38      	pop	{r3, r4, r5, pc}
 8006fa4:	f7fe ff42 	bl	8005e2c <_ai_platform_acquire_crc>
 8006fa8:	4b64      	ldr	r3, [pc, #400]	; (800713c <ai_platform_network_post_init+0x23c>)
 8006faa:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006fb4:	185a      	adds	r2, r3, r1
 8006fb6:	2a01      	cmp	r2, #1
 8006fb8:	d92a      	bls.n	8007010 <ai_platform_network_post_init+0x110>
 8006fba:	f240 4249 	movw	r2, #1097	; 0x449
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d026      	beq.n	8007010 <ai_platform_network_post_init+0x110>
 8006fc2:	4a5f      	ldr	r2, [pc, #380]	; (8007140 <ai_platform_network_post_init+0x240>)
 8006fc4:	6813      	ldr	r3, [r2, #0]
 8006fc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006fca:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006fce:	d02c      	beq.n	800702a <ai_platform_network_post_init+0x12a>
 8006fd0:	6813      	ldr	r3, [r2, #0]
 8006fd2:	f240 4183 	movw	r1, #1155	; 0x483
 8006fd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006fda:	428b      	cmp	r3, r1
 8006fdc:	d060      	beq.n	80070a0 <ai_platform_network_post_init+0x1a0>
 8006fde:	6813      	ldr	r3, [r2, #0]
 8006fe0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006fe4:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006fe8:	f000 808b 	beq.w	8007102 <ai_platform_network_post_init+0x202>
 8006fec:	6813      	ldr	r3, [r2, #0]
 8006fee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d129      	bne.n	800704a <ai_platform_network_post_init+0x14a>
 8006ff6:	4a53      	ldr	r2, [pc, #332]	; (8007144 <ai_platform_network_post_init+0x244>)
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	6093      	str	r3, [r2, #8]
 8006ffc:	6893      	ldr	r3, [r2, #8]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d1fc      	bne.n	8006ffc <ai_platform_network_post_init+0xfc>
 8007002:	4951      	ldr	r1, [pc, #324]	; (8007148 <ai_platform_network_post_init+0x248>)
 8007004:	4b51      	ldr	r3, [pc, #324]	; (800714c <ai_platform_network_post_init+0x24c>)
 8007006:	6011      	str	r1, [r2, #0]
 8007008:	6812      	ldr	r2, [r2, #0]
 800700a:	429a      	cmp	r2, r3
 800700c:	d01d      	beq.n	800704a <ai_platform_network_post_init+0x14a>
 800700e:	e7fe      	b.n	800700e <ai_platform_network_post_init+0x10e>
 8007010:	4a4c      	ldr	r2, [pc, #304]	; (8007144 <ai_platform_network_post_init+0x244>)
 8007012:	2301      	movs	r3, #1
 8007014:	6093      	str	r3, [r2, #8]
 8007016:	6893      	ldr	r3, [r2, #8]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d1fc      	bne.n	8007016 <ai_platform_network_post_init+0x116>
 800701c:	494a      	ldr	r1, [pc, #296]	; (8007148 <ai_platform_network_post_init+0x248>)
 800701e:	4b4b      	ldr	r3, [pc, #300]	; (800714c <ai_platform_network_post_init+0x24c>)
 8007020:	6011      	str	r1, [r2, #0]
 8007022:	6812      	ldr	r2, [r2, #0]
 8007024:	429a      	cmp	r2, r3
 8007026:	d010      	beq.n	800704a <ai_platform_network_post_init+0x14a>
 8007028:	e7fe      	b.n	8007028 <ai_platform_network_post_init+0x128>
 800702a:	4a49      	ldr	r2, [pc, #292]	; (8007150 <ai_platform_network_post_init+0x250>)
 800702c:	2301      	movs	r3, #1
 800702e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007032:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1fb      	bne.n	8007032 <ai_platform_network_post_init+0x132>
 800703a:	4943      	ldr	r1, [pc, #268]	; (8007148 <ai_platform_network_post_init+0x248>)
 800703c:	4b43      	ldr	r3, [pc, #268]	; (800714c <ai_platform_network_post_init+0x24c>)
 800703e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8007042:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007046:	429a      	cmp	r2, r3
 8007048:	d110      	bne.n	800706c <ai_platform_network_post_init+0x16c>
 800704a:	f7fe fef1 	bl	8005e30 <_ai_platform_release_crc>
 800704e:	2000      	movs	r0, #0
 8007050:	bd38      	pop	{r3, r4, r5, pc}
 8007052:	4a3c      	ldr	r2, [pc, #240]	; (8007144 <ai_platform_network_post_init+0x244>)
 8007054:	2301      	movs	r3, #1
 8007056:	6093      	str	r3, [r2, #8]
 8007058:	6893      	ldr	r3, [r2, #8]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1fc      	bne.n	8007058 <ai_platform_network_post_init+0x158>
 800705e:	493a      	ldr	r1, [pc, #232]	; (8007148 <ai_platform_network_post_init+0x248>)
 8007060:	4b3a      	ldr	r3, [pc, #232]	; (800714c <ai_platform_network_post_init+0x24c>)
 8007062:	6011      	str	r1, [r2, #0]
 8007064:	6812      	ldr	r2, [r2, #0]
 8007066:	429a      	cmp	r2, r3
 8007068:	d080      	beq.n	8006f6c <ai_platform_network_post_init+0x6c>
 800706a:	e7fe      	b.n	800706a <ai_platform_network_post_init+0x16a>
 800706c:	e7fe      	b.n	800706c <ai_platform_network_post_init+0x16c>
 800706e:	4a38      	ldr	r2, [pc, #224]	; (8007150 <ai_platform_network_post_init+0x250>)
 8007070:	2301      	movs	r3, #1
 8007072:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007076:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1fb      	bne.n	8007076 <ai_platform_network_post_init+0x176>
 800707e:	4932      	ldr	r1, [pc, #200]	; (8007148 <ai_platform_network_post_init+0x248>)
 8007080:	4b32      	ldr	r3, [pc, #200]	; (800714c <ai_platform_network_post_init+0x24c>)
 8007082:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8007086:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800708a:	429a      	cmp	r2, r3
 800708c:	f43f af6e 	beq.w	8006f6c <ai_platform_network_post_init+0x6c>
 8007090:	e7fe      	b.n	8007090 <ai_platform_network_post_init+0x190>
 8007092:	2210      	movs	r2, #16
 8007094:	2111      	movs	r1, #17
 8007096:	18a0      	adds	r0, r4, r2
 8007098:	f000 fb42 	bl	8007720 <core_set_error>
 800709c:	4628      	mov	r0, r5
 800709e:	bd38      	pop	{r3, r4, r5, pc}
 80070a0:	4a2b      	ldr	r2, [pc, #172]	; (8007150 <ai_platform_network_post_init+0x250>)
 80070a2:	2301      	movs	r3, #1
 80070a4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80070a8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d1fb      	bne.n	80070a8 <ai_platform_network_post_init+0x1a8>
 80070b0:	4925      	ldr	r1, [pc, #148]	; (8007148 <ai_platform_network_post_init+0x248>)
 80070b2:	4b26      	ldr	r3, [pc, #152]	; (800714c <ai_platform_network_post_init+0x24c>)
 80070b4:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80070b8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80070bc:	429a      	cmp	r2, r3
 80070be:	d0c4      	beq.n	800704a <ai_platform_network_post_init+0x14a>
 80070c0:	e7fe      	b.n	80070c0 <ai_platform_network_post_init+0x1c0>
 80070c2:	4a23      	ldr	r2, [pc, #140]	; (8007150 <ai_platform_network_post_init+0x250>)
 80070c4:	2301      	movs	r3, #1
 80070c6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80070ca:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d1fb      	bne.n	80070ca <ai_platform_network_post_init+0x1ca>
 80070d2:	491d      	ldr	r1, [pc, #116]	; (8007148 <ai_platform_network_post_init+0x248>)
 80070d4:	4b1d      	ldr	r3, [pc, #116]	; (800714c <ai_platform_network_post_init+0x24c>)
 80070d6:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80070da:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80070de:	429a      	cmp	r2, r3
 80070e0:	f43f af44 	beq.w	8006f6c <ai_platform_network_post_init+0x6c>
 80070e4:	e7fe      	b.n	80070e4 <ai_platform_network_post_init+0x1e4>
 80070e6:	4a17      	ldr	r2, [pc, #92]	; (8007144 <ai_platform_network_post_init+0x244>)
 80070e8:	2301      	movs	r3, #1
 80070ea:	6093      	str	r3, [r2, #8]
 80070ec:	6893      	ldr	r3, [r2, #8]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1fc      	bne.n	80070ec <ai_platform_network_post_init+0x1ec>
 80070f2:	4915      	ldr	r1, [pc, #84]	; (8007148 <ai_platform_network_post_init+0x248>)
 80070f4:	4b15      	ldr	r3, [pc, #84]	; (800714c <ai_platform_network_post_init+0x24c>)
 80070f6:	6011      	str	r1, [r2, #0]
 80070f8:	6812      	ldr	r2, [r2, #0]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	f43f af36 	beq.w	8006f6c <ai_platform_network_post_init+0x6c>
 8007100:	e7fe      	b.n	8007100 <ai_platform_network_post_init+0x200>
 8007102:	4a10      	ldr	r2, [pc, #64]	; (8007144 <ai_platform_network_post_init+0x244>)
 8007104:	2301      	movs	r3, #1
 8007106:	6093      	str	r3, [r2, #8]
 8007108:	6893      	ldr	r3, [r2, #8]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d1fc      	bne.n	8007108 <ai_platform_network_post_init+0x208>
 800710e:	490e      	ldr	r1, [pc, #56]	; (8007148 <ai_platform_network_post_init+0x248>)
 8007110:	4b0e      	ldr	r3, [pc, #56]	; (800714c <ai_platform_network_post_init+0x24c>)
 8007112:	6011      	str	r1, [r2, #0]
 8007114:	6812      	ldr	r2, [r2, #0]
 8007116:	429a      	cmp	r2, r3
 8007118:	d097      	beq.n	800704a <ai_platform_network_post_init+0x14a>
 800711a:	e7fe      	b.n	800711a <ai_platform_network_post_init+0x21a>
 800711c:	4a09      	ldr	r2, [pc, #36]	; (8007144 <ai_platform_network_post_init+0x244>)
 800711e:	2301      	movs	r3, #1
 8007120:	6093      	str	r3, [r2, #8]
 8007122:	6893      	ldr	r3, [r2, #8]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d1fc      	bne.n	8007122 <ai_platform_network_post_init+0x222>
 8007128:	4907      	ldr	r1, [pc, #28]	; (8007148 <ai_platform_network_post_init+0x248>)
 800712a:	4b08      	ldr	r3, [pc, #32]	; (800714c <ai_platform_network_post_init+0x24c>)
 800712c:	6011      	str	r1, [r2, #0]
 800712e:	6812      	ldr	r2, [r2, #0]
 8007130:	429a      	cmp	r2, r3
 8007132:	f43f af1b 	beq.w	8006f6c <ai_platform_network_post_init+0x6c>
 8007136:	e7fe      	b.n	8007136 <ai_platform_network_post_init+0x236>
 8007138:	a1c00100 	.word	0xa1c00100
 800713c:	e0042000 	.word	0xe0042000
 8007140:	5c001000 	.word	0x5c001000
 8007144:	40023000 	.word	0x40023000
 8007148:	f407a5c2 	.word	0xf407a5c2
 800714c:	b5e8b5cd 	.word	0xb5e8b5cd
 8007150:	58024000 	.word	0x58024000

08007154 <ai_platform_network_process>:
 8007154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007158:	b085      	sub	sp, #20
 800715a:	460e      	mov	r6, r1
 800715c:	4605      	mov	r5, r0
 800715e:	9201      	str	r2, [sp, #4]
 8007160:	b120      	cbz	r0, 800716c <ai_platform_network_process+0x18>
 8007162:	4b24      	ldr	r3, [pc, #144]	; (80071f4 <ai_platform_network_process+0xa0>)
 8007164:	6802      	ldr	r2, [r0, #0]
 8007166:	429a      	cmp	r2, r3
 8007168:	bf18      	it	ne
 800716a:	2500      	movne	r5, #0
 800716c:	f7fe fe5e 	bl	8005e2c <_ai_platform_acquire_crc>
 8007170:	4b21      	ldr	r3, [pc, #132]	; (80071f8 <ai_platform_network_process+0xa4>)
 8007172:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800717c:	185a      	adds	r2, r3, r1
 800717e:	2a01      	cmp	r2, #1
 8007180:	d92b      	bls.n	80071da <ai_platform_network_process+0x86>
 8007182:	f240 4249 	movw	r2, #1097	; 0x449
 8007186:	4293      	cmp	r3, r2
 8007188:	d027      	beq.n	80071da <ai_platform_network_process+0x86>
 800718a:	4a1c      	ldr	r2, [pc, #112]	; (80071fc <ai_platform_network_process+0xa8>)
 800718c:	6813      	ldr	r3, [r2, #0]
 800718e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007192:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007196:	d039      	beq.n	800720c <ai_platform_network_process+0xb8>
 8007198:	6813      	ldr	r3, [r2, #0]
 800719a:	f240 4183 	movw	r1, #1155	; 0x483
 800719e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80071a2:	428b      	cmp	r3, r1
 80071a4:	f000 819c 	beq.w	80074e0 <ai_platform_network_process+0x38c>
 80071a8:	6813      	ldr	r3, [r2, #0]
 80071aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80071ae:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80071b2:	f000 8179 	beq.w	80074a8 <ai_platform_network_process+0x354>
 80071b6:	6813      	ldr	r3, [r2, #0]
 80071b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d136      	bne.n	800722e <ai_platform_network_process+0xda>
 80071c0:	4a0f      	ldr	r2, [pc, #60]	; (8007200 <ai_platform_network_process+0xac>)
 80071c2:	2301      	movs	r3, #1
 80071c4:	6093      	str	r3, [r2, #8]
 80071c6:	6893      	ldr	r3, [r2, #8]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1fc      	bne.n	80071c6 <ai_platform_network_process+0x72>
 80071cc:	4b0d      	ldr	r3, [pc, #52]	; (8007204 <ai_platform_network_process+0xb0>)
 80071ce:	6013      	str	r3, [r2, #0]
 80071d0:	4b0d      	ldr	r3, [pc, #52]	; (8007208 <ai_platform_network_process+0xb4>)
 80071d2:	6812      	ldr	r2, [r2, #0]
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d02a      	beq.n	800722e <ai_platform_network_process+0xda>
 80071d8:	e7fe      	b.n	80071d8 <ai_platform_network_process+0x84>
 80071da:	4a09      	ldr	r2, [pc, #36]	; (8007200 <ai_platform_network_process+0xac>)
 80071dc:	2301      	movs	r3, #1
 80071de:	6093      	str	r3, [r2, #8]
 80071e0:	6893      	ldr	r3, [r2, #8]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1fc      	bne.n	80071e0 <ai_platform_network_process+0x8c>
 80071e6:	4b07      	ldr	r3, [pc, #28]	; (8007204 <ai_platform_network_process+0xb0>)
 80071e8:	6013      	str	r3, [r2, #0]
 80071ea:	4b07      	ldr	r3, [pc, #28]	; (8007208 <ai_platform_network_process+0xb4>)
 80071ec:	6812      	ldr	r2, [r2, #0]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d01d      	beq.n	800722e <ai_platform_network_process+0xda>
 80071f2:	e7fe      	b.n	80071f2 <ai_platform_network_process+0x9e>
 80071f4:	a1c00100 	.word	0xa1c00100
 80071f8:	e0042000 	.word	0xe0042000
 80071fc:	5c001000 	.word	0x5c001000
 8007200:	40023000 	.word	0x40023000
 8007204:	f407a5c2 	.word	0xf407a5c2
 8007208:	b5e8b5cd 	.word	0xb5e8b5cd
 800720c:	4ab0      	ldr	r2, [pc, #704]	; (80074d0 <ai_platform_network_process+0x37c>)
 800720e:	2301      	movs	r3, #1
 8007210:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007214:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007218:	2b00      	cmp	r3, #0
 800721a:	d1fb      	bne.n	8007214 <ai_platform_network_process+0xc0>
 800721c:	4bad      	ldr	r3, [pc, #692]	; (80074d4 <ai_platform_network_process+0x380>)
 800721e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007222:	4bad      	ldr	r3, [pc, #692]	; (80074d8 <ai_platform_network_process+0x384>)
 8007224:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007228:	429a      	cmp	r2, r3
 800722a:	f040 812b 	bne.w	8007484 <ai_platform_network_process+0x330>
 800722e:	f7fe fdff 	bl	8005e30 <_ai_platform_release_crc>
 8007232:	2d00      	cmp	r5, #0
 8007234:	f000 8172 	beq.w	800751c <ai_platform_network_process+0x3c8>
 8007238:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 800723a:	2b00      	cmp	r3, #0
 800723c:	f000 8123 	beq.w	8007486 <ai_platform_network_process+0x332>
 8007240:	68eb      	ldr	r3, [r5, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8007248:	f003 0303 	and.w	r3, r3, #3
 800724c:	616a      	str	r2, [r5, #20]
 800724e:	2b03      	cmp	r3, #3
 8007250:	f040 811f 	bne.w	8007492 <ai_platform_network_process+0x33e>
 8007254:	2e00      	cmp	r6, #0
 8007256:	f000 8156 	beq.w	8007506 <ai_platform_network_process+0x3b2>
 800725a:	fab8 f788 	clz	r7, r8
 800725e:	097f      	lsrs	r7, r7, #5
 8007260:	f1b8 0f00 	cmp.w	r8, #0
 8007264:	f000 814f 	beq.w	8007506 <ai_platform_network_process+0x3b2>
 8007268:	f8b8 3000 	ldrh.w	r3, [r8]
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 814a 	beq.w	8007506 <ai_platform_network_process+0x3b2>
 8007272:	69b3      	ldr	r3, [r6, #24]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	e9cd 3502 	strd	r3, r5, [sp, #8]
 800727a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d072      	beq.n	8007368 <ai_platform_network_process+0x214>
 8007282:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8007286:	2c00      	cmp	r4, #0
 8007288:	d06e      	beq.n	8007368 <ai_platform_network_process+0x214>
 800728a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800728e:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8007292:	f8d3 a000 	ldr.w	sl, [r3]
 8007296:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 800729a:	f000 8133 	beq.w	8007504 <ai_platform_network_process+0x3b0>
 800729e:	69a3      	ldr	r3, [r4, #24]
 80072a0:	2101      	movs	r1, #1
 80072a2:	4630      	mov	r0, r6
 80072a4:	685d      	ldr	r5, [r3, #4]
 80072a6:	f7fe fd73 	bl	8005d90 <ai_buffer_get_size>
 80072aa:	4285      	cmp	r5, r0
 80072ac:	f0c0 8138 	bcc.w	8007520 <ai_platform_network_process+0x3cc>
 80072b0:	68e0      	ldr	r0, [r4, #12]
 80072b2:	69b1      	ldr	r1, [r6, #24]
 80072b4:	68c2      	ldr	r2, [r0, #12]
 80072b6:	68cb      	ldr	r3, [r1, #12]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	f040 8131 	bne.w	8007520 <ai_platform_network_process+0x3cc>
 80072be:	6882      	ldr	r2, [r0, #8]
 80072c0:	688b      	ldr	r3, [r1, #8]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	f040 812c 	bne.w	8007520 <ai_platform_network_process+0x3cc>
 80072c8:	6842      	ldr	r2, [r0, #4]
 80072ca:	684b      	ldr	r3, [r1, #4]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	f040 8127 	bne.w	8007520 <ai_platform_network_process+0x3cc>
 80072d2:	69a3      	ldr	r3, [r4, #24]
 80072d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80072d8:	f006 fe62 	bl	800dfa0 <ai_array_get_data_byte_size>
 80072dc:	4605      	mov	r5, r0
 80072de:	4620      	mov	r0, r4
 80072e0:	f006 fdb4 	bl	800de4c <get_tensor_byte_size>
 80072e4:	4285      	cmp	r5, r0
 80072e6:	f0c0 811b 	bcc.w	8007520 <ai_platform_network_process+0x3cc>
 80072ea:	69a3      	ldr	r3, [r4, #24]
 80072ec:	6818      	ldr	r0, [r3, #0]
 80072ee:	f006 fdc3 	bl	800de78 <ai_array_to_buffer_fmt>
 80072f2:	6833      	ldr	r3, [r6, #0]
 80072f4:	4058      	eors	r0, r3
 80072f6:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 80072fa:	f040 81ca 	bne.w	8007692 <ai_platform_network_process+0x53e>
 80072fe:	6873      	ldr	r3, [r6, #4]
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 81bd 	beq.w	8007680 <ai_platform_network_process+0x52c>
 8007306:	69b3      	ldr	r3, [r6, #24]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	f000 81ca 	beq.w	80076a4 <ai_platform_network_process+0x550>
 8007310:	9a02      	ldr	r2, [sp, #8]
 8007312:	4620      	mov	r0, r4
 8007314:	3701      	adds	r7, #1
 8007316:	361c      	adds	r6, #28
 8007318:	429a      	cmp	r2, r3
 800731a:	bf38      	it	cc
 800731c:	461a      	movcc	r2, r3
 800731e:	9202      	str	r2, [sp, #8]
 8007320:	f006 fd94 	bl	800de4c <get_tensor_byte_size>
 8007324:	f8c9 0008 	str.w	r0, [r9, #8]
 8007328:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	fb00 f303 	mul.w	r3, r0, r3
 8007332:	f8c9 300c 	str.w	r3, [r9, #12]
 8007336:	f856 1c18 	ldr.w	r1, [r6, #-24]
 800733a:	440b      	add	r3, r1
 800733c:	f8c9 1004 	str.w	r1, [r9, #4]
 8007340:	f84a 300b 	str.w	r3, [sl, fp]
 8007344:	69a0      	ldr	r0, [r4, #24]
 8007346:	6803      	ldr	r3, [r0, #0]
 8007348:	009a      	lsls	r2, r3, #2
 800734a:	f100 80bb 	bmi.w	80074c4 <ai_platform_network_process+0x370>
 800734e:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007352:	1a9b      	subs	r3, r3, r2
 8007354:	4419      	add	r1, r3
 8007356:	6081      	str	r1, [r0, #8]
 8007358:	69a3      	ldr	r3, [r4, #24]
 800735a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800735e:	60da      	str	r2, [r3, #12]
 8007360:	f8b8 3000 	ldrh.w	r3, [r8]
 8007364:	42bb      	cmp	r3, r7
 8007366:	d888      	bhi.n	800727a <ai_platform_network_process+0x126>
 8007368:	9d03      	ldr	r5, [sp, #12]
 800736a:	9b01      	ldr	r3, [sp, #4]
 800736c:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 800736e:	2b00      	cmp	r3, #0
 8007370:	f000 81a1 	beq.w	80076b6 <ai_platform_network_process+0x562>
 8007374:	2a01      	cmp	r2, #1
 8007376:	f240 817b 	bls.w	8007670 <ai_platform_network_process+0x51c>
 800737a:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 800737e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007382:	2b00      	cmp	r3, #0
 8007384:	f000 8174 	beq.w	8007670 <ai_platform_network_process+0x51c>
 8007388:	9e01      	ldr	r6, [sp, #4]
 800738a:	2700      	movs	r7, #0
 800738c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007390:	2b00      	cmp	r3, #0
 8007392:	f000 80d3 	beq.w	800753c <ai_platform_network_process+0x3e8>
 8007396:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 800739a:	2c00      	cmp	r4, #0
 800739c:	f000 80ce 	beq.w	800753c <ai_platform_network_process+0x3e8>
 80073a0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80073a4:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 80073a8:	f8d3 8000 	ldr.w	r8, [r3]
 80073ac:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 80073b0:	f000 819f 	beq.w	80076f2 <ai_platform_network_process+0x59e>
 80073b4:	69a3      	ldr	r3, [r4, #24]
 80073b6:	2101      	movs	r1, #1
 80073b8:	4630      	mov	r0, r6
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	9301      	str	r3, [sp, #4]
 80073be:	f7fe fce7 	bl	8005d90 <ai_buffer_get_size>
 80073c2:	9b01      	ldr	r3, [sp, #4]
 80073c4:	4283      	cmp	r3, r0
 80073c6:	f0c0 8153 	bcc.w	8007670 <ai_platform_network_process+0x51c>
 80073ca:	68e0      	ldr	r0, [r4, #12]
 80073cc:	69b1      	ldr	r1, [r6, #24]
 80073ce:	68c2      	ldr	r2, [r0, #12]
 80073d0:	68cb      	ldr	r3, [r1, #12]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	f040 814c 	bne.w	8007670 <ai_platform_network_process+0x51c>
 80073d8:	6882      	ldr	r2, [r0, #8]
 80073da:	688b      	ldr	r3, [r1, #8]
 80073dc:	429a      	cmp	r2, r3
 80073de:	f040 8147 	bne.w	8007670 <ai_platform_network_process+0x51c>
 80073e2:	6842      	ldr	r2, [r0, #4]
 80073e4:	684b      	ldr	r3, [r1, #4]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	f040 8142 	bne.w	8007670 <ai_platform_network_process+0x51c>
 80073ec:	69a3      	ldr	r3, [r4, #24]
 80073ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80073f2:	f006 fdd5 	bl	800dfa0 <ai_array_get_data_byte_size>
 80073f6:	9001      	str	r0, [sp, #4]
 80073f8:	4620      	mov	r0, r4
 80073fa:	f006 fd27 	bl	800de4c <get_tensor_byte_size>
 80073fe:	9b01      	ldr	r3, [sp, #4]
 8007400:	4283      	cmp	r3, r0
 8007402:	f0c0 8135 	bcc.w	8007670 <ai_platform_network_process+0x51c>
 8007406:	69a3      	ldr	r3, [r4, #24]
 8007408:	6818      	ldr	r0, [r3, #0]
 800740a:	f006 fd35 	bl	800de78 <ai_array_to_buffer_fmt>
 800740e:	6833      	ldr	r3, [r6, #0]
 8007410:	4058      	eors	r0, r3
 8007412:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8007416:	f040 815c 	bne.w	80076d2 <ai_platform_network_process+0x57e>
 800741a:	6873      	ldr	r3, [r6, #4]
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 8150 	beq.w	80076c2 <ai_platform_network_process+0x56e>
 8007422:	69b3      	ldr	r3, [r6, #24]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	2b00      	cmp	r3, #0
 8007428:	f000 815b 	beq.w	80076e2 <ai_platform_network_process+0x58e>
 800742c:	9a02      	ldr	r2, [sp, #8]
 800742e:	4620      	mov	r0, r4
 8007430:	3701      	adds	r7, #1
 8007432:	361c      	adds	r6, #28
 8007434:	429a      	cmp	r2, r3
 8007436:	bf38      	it	cc
 8007438:	461a      	movcc	r2, r3
 800743a:	9202      	str	r2, [sp, #8]
 800743c:	f006 fd06 	bl	800de4c <get_tensor_byte_size>
 8007440:	f8ca 0008 	str.w	r0, [sl, #8]
 8007444:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	fb00 f303 	mul.w	r3, r0, r3
 800744e:	f8ca 300c 	str.w	r3, [sl, #12]
 8007452:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8007456:	440b      	add	r3, r1
 8007458:	f8ca 1004 	str.w	r1, [sl, #4]
 800745c:	f848 300b 	str.w	r3, [r8, fp]
 8007460:	69a0      	ldr	r0, [r4, #24]
 8007462:	6803      	ldr	r3, [r0, #0]
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	d464      	bmi.n	8007532 <ai_platform_network_process+0x3de>
 8007468:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800746c:	1a9b      	subs	r3, r3, r2
 800746e:	4419      	add	r1, r3
 8007470:	6081      	str	r1, [r0, #8]
 8007472:	69a3      	ldr	r3, [r4, #24]
 8007474:	f8da 2004 	ldr.w	r2, [sl, #4]
 8007478:	60da      	str	r2, [r3, #12]
 800747a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800747e:	429f      	cmp	r7, r3
 8007480:	d384      	bcc.n	800738c <ai_platform_network_process+0x238>
 8007482:	e05b      	b.n	800753c <ai_platform_network_process+0x3e8>
 8007484:	e7fe      	b.n	8007484 <ai_platform_network_process+0x330>
 8007486:	68ea      	ldr	r2, [r5, #12]
 8007488:	616b      	str	r3, [r5, #20]
 800748a:	f002 0203 	and.w	r2, r2, #3
 800748e:	2a03      	cmp	r2, #3
 8007490:	d039      	beq.n	8007506 <ai_platform_network_process+0x3b2>
 8007492:	2230      	movs	r2, #48	; 0x30
 8007494:	2111      	movs	r1, #17
 8007496:	f105 0010 	add.w	r0, r5, #16
 800749a:	2400      	movs	r4, #0
 800749c:	f000 f940 	bl	8007720 <core_set_error>
 80074a0:	4620      	mov	r0, r4
 80074a2:	b005      	add	sp, #20
 80074a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a8:	4a0c      	ldr	r2, [pc, #48]	; (80074dc <ai_platform_network_process+0x388>)
 80074aa:	2301      	movs	r3, #1
 80074ac:	6093      	str	r3, [r2, #8]
 80074ae:	6893      	ldr	r3, [r2, #8]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d1fc      	bne.n	80074ae <ai_platform_network_process+0x35a>
 80074b4:	4b07      	ldr	r3, [pc, #28]	; (80074d4 <ai_platform_network_process+0x380>)
 80074b6:	6013      	str	r3, [r2, #0]
 80074b8:	4b07      	ldr	r3, [pc, #28]	; (80074d8 <ai_platform_network_process+0x384>)
 80074ba:	6812      	ldr	r2, [r2, #0]
 80074bc:	429a      	cmp	r2, r3
 80074be:	f43f aeb6 	beq.w	800722e <ai_platform_network_process+0xda>
 80074c2:	e7fe      	b.n	80074c2 <ai_platform_network_process+0x36e>
 80074c4:	f8b8 3000 	ldrh.w	r3, [r8]
 80074c8:	429f      	cmp	r7, r3
 80074ca:	f4ff aed6 	bcc.w	800727a <ai_platform_network_process+0x126>
 80074ce:	e74b      	b.n	8007368 <ai_platform_network_process+0x214>
 80074d0:	58024000 	.word	0x58024000
 80074d4:	f407a5c2 	.word	0xf407a5c2
 80074d8:	b5e8b5cd 	.word	0xb5e8b5cd
 80074dc:	40023000 	.word	0x40023000
 80074e0:	4a88      	ldr	r2, [pc, #544]	; (8007704 <ai_platform_network_process+0x5b0>)
 80074e2:	2301      	movs	r3, #1
 80074e4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80074e8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1fb      	bne.n	80074e8 <ai_platform_network_process+0x394>
 80074f0:	4b85      	ldr	r3, [pc, #532]	; (8007708 <ai_platform_network_process+0x5b4>)
 80074f2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80074f6:	4b85      	ldr	r3, [pc, #532]	; (800770c <ai_platform_network_process+0x5b8>)
 80074f8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80074fc:	429a      	cmp	r2, r3
 80074fe:	f43f ae96 	beq.w	800722e <ai_platform_network_process+0xda>
 8007502:	e7fe      	b.n	8007502 <ai_platform_network_process+0x3ae>
 8007504:	9d03      	ldr	r5, [sp, #12]
 8007506:	2400      	movs	r4, #0
 8007508:	2217      	movs	r2, #23
 800750a:	2112      	movs	r1, #18
 800750c:	f105 0010 	add.w	r0, r5, #16
 8007510:	f000 f906 	bl	8007720 <core_set_error>
 8007514:	4620      	mov	r0, r4
 8007516:	b005      	add	sp, #20
 8007518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800751c:	462c      	mov	r4, r5
 800751e:	e7bf      	b.n	80074a0 <ai_platform_network_process+0x34c>
 8007520:	9d03      	ldr	r5, [sp, #12]
 8007522:	2218      	movs	r2, #24
 8007524:	2112      	movs	r1, #18
 8007526:	2400      	movs	r4, #0
 8007528:	f105 0010 	add.w	r0, r5, #16
 800752c:	f000 f8f8 	bl	8007720 <core_set_error>
 8007530:	e7b6      	b.n	80074a0 <ai_platform_network_process+0x34c>
 8007532:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007536:	429f      	cmp	r7, r3
 8007538:	f4ff af28 	bcc.w	800738c <ai_platform_network_process+0x238>
 800753c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8007540:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8007542:	82ab      	strh	r3, [r5, #20]
 8007544:	2a00      	cmp	r2, #0
 8007546:	f040 808d 	bne.w	8007664 <ai_platform_network_process+0x510>
 800754a:	4616      	mov	r6, r2
 800754c:	4617      	mov	r7, r2
 800754e:	8aec      	ldrh	r4, [r5, #22]
 8007550:	429c      	cmp	r4, r3
 8007552:	d2a5      	bcs.n	80074a0 <ai_platform_network_process+0x34c>
 8007554:	46ab      	mov	fp, r5
 8007556:	2e00      	cmp	r6, #0
 8007558:	d030      	beq.n	80075bc <ai_platform_network_process+0x468>
 800755a:	f04f 0800 	mov.w	r8, #0
 800755e:	e014      	b.n	800758a <ai_platform_network_process+0x436>
 8007560:	6882      	ldr	r2, [r0, #8]
 8007562:	68c5      	ldr	r5, [r0, #12]
 8007564:	6863      	ldr	r3, [r4, #4]
 8007566:	1b52      	subs	r2, r2, r5
 8007568:	4413      	add	r3, r2
 800756a:	6083      	str	r3, [r0, #8]
 800756c:	698b      	ldr	r3, [r1, #24]
 800756e:	6862      	ldr	r2, [r4, #4]
 8007570:	60da      	str	r2, [r3, #12]
 8007572:	f859 200a 	ldr.w	r2, [r9, sl]
 8007576:	f108 0801 	add.w	r8, r8, #1
 800757a:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800757e:	440b      	add	r3, r1
 8007580:	4293      	cmp	r3, r2
 8007582:	d301      	bcc.n	8007588 <ai_platform_network_process+0x434>
 8007584:	68e3      	ldr	r3, [r4, #12]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	6063      	str	r3, [r4, #4]
 800758a:	8833      	ldrh	r3, [r6, #0]
 800758c:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8007590:	4543      	cmp	r3, r8
 8007592:	d913      	bls.n	80075bc <ai_platform_network_process+0x468>
 8007594:	6873      	ldr	r3, [r6, #4]
 8007596:	b18b      	cbz	r3, 80075bc <ai_platform_network_process+0x468>
 8007598:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 800759c:	b171      	cbz	r1, 80075bc <ai_platform_network_process+0x468>
 800759e:	6988      	ldr	r0, [r1, #24]
 80075a0:	68b2      	ldr	r2, [r6, #8]
 80075a2:	6803      	ldr	r3, [r0, #0]
 80075a4:	f8d2 9000 	ldr.w	r9, [r2]
 80075a8:	009d      	lsls	r5, r3, #2
 80075aa:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80075ae:	d5d7      	bpl.n	8007560 <ai_platform_network_process+0x40c>
 80075b0:	6880      	ldr	r0, [r0, #8]
 80075b2:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 80075b6:	f006 fd6d 	bl	800e094 <memcpy>
 80075ba:	e7da      	b.n	8007572 <ai_platform_network_process+0x41e>
 80075bc:	4658      	mov	r0, fp
 80075be:	f001 f8b3 	bl	8008728 <ai_layers_forward_all>
 80075c2:	2f00      	cmp	r7, #0
 80075c4:	d03f      	beq.n	8007646 <ai_platform_network_process+0x4f2>
 80075c6:	2400      	movs	r4, #0
 80075c8:	e016      	b.n	80075f8 <ai_platform_network_process+0x4a4>
 80075ca:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 80075ce:	f859 100a 	ldr.w	r1, [r9, sl]
 80075d2:	4413      	add	r3, r2
 80075d4:	428b      	cmp	r3, r1
 80075d6:	d302      	bcc.n	80075de <ai_platform_network_process+0x48a>
 80075d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80075dc:	1acb      	subs	r3, r1, r3
 80075de:	f8c8 3004 	str.w	r3, [r8, #4]
 80075e2:	6981      	ldr	r1, [r0, #24]
 80075e4:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 80075e8:	1b52      	subs	r2, r2, r5
 80075ea:	4413      	add	r3, r2
 80075ec:	608b      	str	r3, [r1, #8]
 80075ee:	6983      	ldr	r3, [r0, #24]
 80075f0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80075f4:	60da      	str	r2, [r3, #12]
 80075f6:	3401      	adds	r4, #1
 80075f8:	883b      	ldrh	r3, [r7, #0]
 80075fa:	42a3      	cmp	r3, r4
 80075fc:	d923      	bls.n	8007646 <ai_platform_network_process+0x4f2>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	b30b      	cbz	r3, 8007646 <ai_platform_network_process+0x4f2>
 8007602:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007606:	b1f0      	cbz	r0, 8007646 <ai_platform_network_process+0x4f2>
 8007608:	68ba      	ldr	r2, [r7, #8]
 800760a:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800760e:	6983      	ldr	r3, [r0, #24]
 8007610:	f8d2 9000 	ldr.w	r9, [r2]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800761a:	0092      	lsls	r2, r2, #2
 800761c:	d5d5      	bpl.n	80075ca <ai_platform_network_process+0x476>
 800761e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007622:	6899      	ldr	r1, [r3, #8]
 8007624:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007628:	f006 fd34 	bl	800e094 <memcpy>
 800762c:	f859 200a 	ldr.w	r2, [r9, sl]
 8007630:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8007634:	440b      	add	r3, r1
 8007636:	4293      	cmp	r3, r2
 8007638:	d302      	bcc.n	8007640 <ai_platform_network_process+0x4ec>
 800763a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	f8c8 3004 	str.w	r3, [r8, #4]
 8007644:	e7d7      	b.n	80075f6 <ai_platform_network_process+0x4a2>
 8007646:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 800764a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800764e:	3401      	adds	r4, #1
 8007650:	b2a4      	uxth	r4, r4
 8007652:	42a3      	cmp	r3, r4
 8007654:	f8ab 4016 	strh.w	r4, [fp, #22]
 8007658:	f63f af7d 	bhi.w	8007556 <ai_platform_network_process+0x402>
 800765c:	4620      	mov	r0, r4
 800765e:	b005      	add	sp, #20
 8007660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007664:	2a01      	cmp	r2, #1
 8007666:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8007668:	d029      	beq.n	80076be <ai_platform_network_process+0x56a>
 800766a:	f106 070c 	add.w	r7, r6, #12
 800766e:	e76e      	b.n	800754e <ai_platform_network_process+0x3fa>
 8007670:	2218      	movs	r2, #24
 8007672:	2113      	movs	r1, #19
 8007674:	f105 0010 	add.w	r0, r5, #16
 8007678:	2400      	movs	r4, #0
 800767a:	f000 f851 	bl	8007720 <core_set_error>
 800767e:	e70f      	b.n	80074a0 <ai_platform_network_process+0x34c>
 8007680:	9d03      	ldr	r5, [sp, #12]
 8007682:	4604      	mov	r4, r0
 8007684:	2217      	movs	r2, #23
 8007686:	2112      	movs	r1, #18
 8007688:	f105 0010 	add.w	r0, r5, #16
 800768c:	f000 f848 	bl	8007720 <core_set_error>
 8007690:	e706      	b.n	80074a0 <ai_platform_network_process+0x34c>
 8007692:	9d03      	ldr	r5, [sp, #12]
 8007694:	2219      	movs	r2, #25
 8007696:	2112      	movs	r1, #18
 8007698:	2400      	movs	r4, #0
 800769a:	f105 0010 	add.w	r0, r5, #16
 800769e:	f000 f83f 	bl	8007720 <core_set_error>
 80076a2:	e6fd      	b.n	80074a0 <ai_platform_network_process+0x34c>
 80076a4:	9d03      	ldr	r5, [sp, #12]
 80076a6:	4604      	mov	r4, r0
 80076a8:	2221      	movs	r2, #33	; 0x21
 80076aa:	2112      	movs	r1, #18
 80076ac:	f105 0010 	add.w	r0, r5, #16
 80076b0:	f000 f836 	bl	8007720 <core_set_error>
 80076b4:	e6f4      	b.n	80074a0 <ai_platform_network_process+0x34c>
 80076b6:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 80076ba:	82ab      	strh	r3, [r5, #20]
 80076bc:	e742      	b.n	8007544 <ai_platform_network_process+0x3f0>
 80076be:	2700      	movs	r7, #0
 80076c0:	e745      	b.n	800754e <ai_platform_network_process+0x3fa>
 80076c2:	4604      	mov	r4, r0
 80076c4:	2217      	movs	r2, #23
 80076c6:	2113      	movs	r1, #19
 80076c8:	f105 0010 	add.w	r0, r5, #16
 80076cc:	f000 f828 	bl	8007720 <core_set_error>
 80076d0:	e6e6      	b.n	80074a0 <ai_platform_network_process+0x34c>
 80076d2:	2219      	movs	r2, #25
 80076d4:	2113      	movs	r1, #19
 80076d6:	f105 0010 	add.w	r0, r5, #16
 80076da:	2400      	movs	r4, #0
 80076dc:	f000 f820 	bl	8007720 <core_set_error>
 80076e0:	e6de      	b.n	80074a0 <ai_platform_network_process+0x34c>
 80076e2:	4604      	mov	r4, r0
 80076e4:	2221      	movs	r2, #33	; 0x21
 80076e6:	2113      	movs	r1, #19
 80076e8:	f105 0010 	add.w	r0, r5, #16
 80076ec:	f000 f818 	bl	8007720 <core_set_error>
 80076f0:	e6d6      	b.n	80074a0 <ai_platform_network_process+0x34c>
 80076f2:	2217      	movs	r2, #23
 80076f4:	2113      	movs	r1, #19
 80076f6:	f105 0010 	add.w	r0, r5, #16
 80076fa:	4654      	mov	r4, sl
 80076fc:	f000 f810 	bl	8007720 <core_set_error>
 8007700:	e6ce      	b.n	80074a0 <ai_platform_network_process+0x34c>
 8007702:	bf00      	nop
 8007704:	58024000 	.word	0x58024000
 8007708:	f407a5c2 	.word	0xf407a5c2
 800770c:	b5e8b5cd 	.word	0xb5e8b5cd

08007710 <core_init>:
 8007710:	2001      	movs	r0, #1
 8007712:	4770      	bx	lr

08007714 <core_get_error>:
 8007714:	4603      	mov	r3, r0
 8007716:	2200      	movs	r2, #0
 8007718:	6800      	ldr	r0, [r0, #0]
 800771a:	601a      	str	r2, [r3, #0]
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop

08007720 <core_set_error>:
 8007720:	4603      	mov	r3, r0
 8007722:	7800      	ldrb	r0, [r0, #0]
 8007724:	b108      	cbz	r0, 800772a <core_set_error+0xa>
 8007726:	2000      	movs	r0, #0
 8007728:	4770      	bx	lr
 800772a:	7019      	strb	r1, [r3, #0]
 800772c:	2001      	movs	r0, #1
 800772e:	6819      	ldr	r1, [r3, #0]
 8007730:	f362 211f 	bfi	r1, r2, #8, #24
 8007734:	6019      	str	r1, [r3, #0]
 8007736:	4770      	bx	lr

08007738 <func_dummy>:
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop

0800773c <forward_conv2d_integer_SSSA>:
 800773c:	6983      	ldr	r3, [r0, #24]
 800773e:	881a      	ldrh	r2, [r3, #0]
 8007740:	2a00      	cmp	r2, #0
 8007742:	f000 812d 	beq.w	80079a0 <forward_conv2d_integer_SSSA+0x264>
 8007746:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800774a:	685d      	ldr	r5, [r3, #4]
 800774c:	b0ad      	sub	sp, #180	; 0xb4
 800774e:	686c      	ldr	r4, [r5, #4]
 8007750:	b104      	cbz	r4, 8007754 <forward_conv2d_integer_SSSA+0x18>
 8007752:	6824      	ldr	r4, [r4, #0]
 8007754:	2a01      	cmp	r2, #1
 8007756:	f000 82a2 	beq.w	8007c9e <forward_conv2d_integer_SSSA+0x562>
 800775a:	692b      	ldr	r3, [r5, #16]
 800775c:	9323      	str	r3, [sp, #140]	; 0x8c
 800775e:	b10b      	cbz	r3, 8007764 <forward_conv2d_integer_SSSA+0x28>
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	9323      	str	r3, [sp, #140]	; 0x8c
 8007764:	2a02      	cmp	r2, #2
 8007766:	f000 8118 	beq.w	800799a <forward_conv2d_integer_SSSA+0x25e>
 800776a:	69eb      	ldr	r3, [r5, #28]
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 8245 	beq.w	8007bfc <forward_conv2d_integer_SSSA+0x4c0>
 8007772:	8b2e      	ldrh	r6, [r5, #24]
 8007774:	6819      	ldr	r1, [r3, #0]
 8007776:	2e01      	cmp	r6, #1
 8007778:	f200 8114 	bhi.w	80079a4 <forward_conv2d_integer_SSSA+0x268>
 800777c:	2600      	movs	r6, #0
 800777e:	2a03      	cmp	r2, #3
 8007780:	f000 8290 	beq.w	8007ca4 <forward_conv2d_integer_SSSA+0x568>
 8007784:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 8007786:	2a00      	cmp	r2, #0
 8007788:	f000 828f 	beq.w	8007caa <forward_conv2d_integer_SSSA+0x56e>
 800778c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800778e:	6817      	ldr	r7, [r2, #0]
 8007790:	9527      	str	r5, [sp, #156]	; 0x9c
 8007792:	9722      	str	r7, [sp, #136]	; 0x88
 8007794:	2d00      	cmp	r5, #0
 8007796:	f000 8225 	beq.w	8007be4 <forward_conv2d_integer_SSSA+0x4a8>
 800779a:	f8d2 9004 	ldr.w	r9, [r2, #4]
 800779e:	68e7      	ldr	r7, [r4, #12]
 80077a0:	69b2      	ldr	r2, [r6, #24]
 80077a2:	687d      	ldr	r5, [r7, #4]
 80077a4:	6892      	ldr	r2, [r2, #8]
 80077a6:	9520      	str	r5, [sp, #128]	; 0x80
 80077a8:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80077aa:	921b      	str	r2, [sp, #108]	; 0x6c
 80077ac:	69ad      	ldr	r5, [r5, #24]
 80077ae:	f8d9 200c 	ldr.w	r2, [r9, #12]
 80077b2:	68ad      	ldr	r5, [r5, #8]
 80077b4:	f8d2 a004 	ldr.w	sl, [r2, #4]
 80077b8:	951e      	str	r5, [sp, #120]	; 0x78
 80077ba:	fa1f f58a 	uxth.w	r5, sl
 80077be:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80077c0:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80077c4:	9518      	str	r5, [sp, #96]	; 0x60
 80077c6:	68d5      	ldr	r5, [r2, #12]
 80077c8:	6892      	ldr	r2, [r2, #8]
 80077ca:	f8bd b080 	ldrh.w	fp, [sp, #128]	; 0x80
 80077ce:	9221      	str	r2, [sp, #132]	; 0x84
 80077d0:	68fa      	ldr	r2, [r7, #12]
 80077d2:	951f      	str	r5, [sp, #124]	; 0x7c
 80077d4:	9224      	str	r2, [sp, #144]	; 0x90
 80077d6:	68ba      	ldr	r2, [r7, #8]
 80077d8:	9226      	str	r2, [sp, #152]	; 0x98
 80077da:	8d02      	ldrh	r2, [r0, #40]	; 0x28
 80077dc:	9213      	str	r2, [sp, #76]	; 0x4c
 80077de:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 80077e0:	9215      	str	r2, [sp, #84]	; 0x54
 80077e2:	8832      	ldrh	r2, [r6, #0]
 80077e4:	9216      	str	r2, [sp, #88]	; 0x58
 80077e6:	88b2      	ldrh	r2, [r6, #4]
 80077e8:	9214      	str	r2, [sp, #80]	; 0x50
 80077ea:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80077ee:	69c6      	ldr	r6, [r0, #28]
 80077f0:	921d      	str	r2, [sp, #116]	; 0x74
 80077f2:	f8dc 2004 	ldr.w	r2, [ip, #4]
 80077f6:	9219      	str	r2, [sp, #100]	; 0x64
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	f000 81df 	beq.w	8007bbc <forward_conv2d_integer_SSSA+0x480>
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	2b00      	cmp	r3, #0
 8007802:	f000 81db 	beq.w	8007bbc <forward_conv2d_integer_SSSA+0x480>
 8007806:	699a      	ldr	r2, [r3, #24]
 8007808:	2a00      	cmp	r2, #0
 800780a:	bf08      	it	eq
 800780c:	4613      	moveq	r3, r2
 800780e:	9325      	str	r3, [sp, #148]	; 0x94
 8007810:	6827      	ldr	r7, [r4, #0]
 8007812:	f8d9 2000 	ldr.w	r2, [r9]
 8007816:	680b      	ldr	r3, [r1, #0]
 8007818:	2f00      	cmp	r7, #0
 800781a:	f000 81c8 	beq.w	8007bae <forward_conv2d_integer_SSSA+0x472>
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	2800      	cmp	r0, #0
 8007822:	f000 81c4 	beq.w	8007bae <forward_conv2d_integer_SSSA+0x472>
 8007826:	887d      	ldrh	r5, [r7, #2]
 8007828:	2d00      	cmp	r5, #0
 800782a:	f000 81c0 	beq.w	8007bae <forward_conv2d_integer_SSSA+0x472>
 800782e:	6800      	ldr	r0, [r0, #0]
 8007830:	edd0 7a00 	vldr	s15, [r0]
 8007834:	2a00      	cmp	r2, #0
 8007836:	f000 81ab 	beq.w	8007b90 <forward_conv2d_integer_SSSA+0x454>
 800783a:	6850      	ldr	r0, [r2, #4]
 800783c:	2800      	cmp	r0, #0
 800783e:	f000 81a7 	beq.w	8007b90 <forward_conv2d_integer_SSSA+0x454>
 8007842:	8855      	ldrh	r5, [r2, #2]
 8007844:	2d00      	cmp	r5, #0
 8007846:	f000 81a3 	beq.w	8007b90 <forward_conv2d_integer_SSSA+0x454>
 800784a:	6800      	ldr	r0, [r0, #0]
 800784c:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800784e:	ed90 0a00 	vldr	s0, [r0]
 8007852:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007854:	42a8      	cmp	r0, r5
 8007856:	f040 81a2 	bne.w	8007b9e <forward_conv2d_integer_SSSA+0x462>
 800785a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800785c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800785e:	42a8      	cmp	r0, r5
 8007860:	f040 819d 	bne.w	8007b9e <forward_conv2d_integer_SSSA+0x462>
 8007864:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007866:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007868:	42a8      	cmp	r0, r5
 800786a:	f040 8198 	bne.w	8007b9e <forward_conv2d_integer_SSSA+0x462>
 800786e:	9824      	ldr	r0, [sp, #144]	; 0x90
 8007870:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007872:	42a8      	cmp	r0, r5
 8007874:	f040 8193 	bne.w	8007b9e <forward_conv2d_integer_SSSA+0x462>
 8007878:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800787a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800787c:	42a8      	cmp	r0, r5
 800787e:	bf08      	it	eq
 8007880:	f1bb 0f03 	cmpeq.w	fp, #3
 8007884:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007886:	bf0c      	ite	eq
 8007888:	f04f 0c01 	moveq.w	ip, #1
 800788c:	f04f 0c00 	movne.w	ip, #0
 8007890:	2801      	cmp	r0, #1
 8007892:	f040 818a 	bne.w	8007baa <forward_conv2d_integer_SSSA+0x46e>
 8007896:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007898:	2801      	cmp	r0, #1
 800789a:	f040 8186 	bne.w	8007baa <forward_conv2d_integer_SSSA+0x46e>
 800789e:	9816      	ldr	r0, [sp, #88]	; 0x58
 80078a0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80078a2:	4328      	orrs	r0, r5
 80078a4:	f040 8181 	bne.w	8007baa <forward_conv2d_integer_SSSA+0x46e>
 80078a8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80078aa:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80078ac:	2801      	cmp	r0, #1
 80078ae:	bf08      	it	eq
 80078b0:	2d01      	cmpeq	r5, #1
 80078b2:	bf0c      	ite	eq
 80078b4:	2001      	moveq	r0, #1
 80078b6:	2000      	movne	r0, #0
 80078b8:	6989      	ldr	r1, [r1, #24]
 80078ba:	69a4      	ldr	r4, [r4, #24]
 80078bc:	6889      	ldr	r1, [r1, #8]
 80078be:	68a4      	ldr	r4, [r4, #8]
 80078c0:	911a      	str	r1, [sp, #104]	; 0x68
 80078c2:	f8d9 1018 	ldr.w	r1, [r9, #24]
 80078c6:	688d      	ldr	r5, [r1, #8]
 80078c8:	2f00      	cmp	r7, #0
 80078ca:	f000 8175 	beq.w	8007bb8 <forward_conv2d_integer_SSSA+0x47c>
 80078ce:	6879      	ldr	r1, [r7, #4]
 80078d0:	2900      	cmp	r1, #0
 80078d2:	f000 8185 	beq.w	8007be0 <forward_conv2d_integer_SSSA+0x4a4>
 80078d6:	887f      	ldrh	r7, [r7, #2]
 80078d8:	2f00      	cmp	r7, #0
 80078da:	f000 816d 	beq.w	8007bb8 <forward_conv2d_integer_SSSA+0x47c>
 80078de:	6849      	ldr	r1, [r1, #4]
 80078e0:	f991 1000 	ldrsb.w	r1, [r1]
 80078e4:	9117      	str	r1, [sp, #92]	; 0x5c
 80078e6:	2a00      	cmp	r2, #0
 80078e8:	f000 8164 	beq.w	8007bb4 <forward_conv2d_integer_SSSA+0x478>
 80078ec:	6851      	ldr	r1, [r2, #4]
 80078ee:	2900      	cmp	r1, #0
 80078f0:	f000 8174 	beq.w	8007bdc <forward_conv2d_integer_SSSA+0x4a0>
 80078f4:	8852      	ldrh	r2, [r2, #2]
 80078f6:	2a00      	cmp	r2, #0
 80078f8:	f000 815c 	beq.w	8007bb4 <forward_conv2d_integer_SSSA+0x478>
 80078fc:	684a      	ldr	r2, [r1, #4]
 80078fe:	f992 2000 	ldrsb.w	r2, [r2]
 8007902:	921c      	str	r2, [sp, #112]	; 0x70
 8007904:	b113      	cbz	r3, 800790c <forward_conv2d_integer_SSSA+0x1d0>
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	b103      	cbz	r3, 800790c <forward_conv2d_integer_SSSA+0x1d0>
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	2e01      	cmp	r6, #1
 800790e:	f000 815f 	beq.w	8007bd0 <forward_conv2d_integer_SSSA+0x494>
 8007912:	f8bd 8080 	ldrh.w	r8, [sp, #128]	; 0x80
 8007916:	4546      	cmp	r6, r8
 8007918:	bf0c      	ite	eq
 800791a:	f04f 0813 	moveq.w	r8, #19
 800791e:	f04f 0800 	movne.w	r8, #0
 8007922:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007924:	fa1f fa8a 	uxth.w	sl, sl
 8007928:	9921      	ldr	r1, [sp, #132]	; 0x84
 800792a:	fb01 f202 	mul.w	r2, r1, r2
 800792e:	fb0a 5202 	mla	r2, sl, r2, r5
 8007932:	4294      	cmp	r4, r2
 8007934:	f080 814a 	bcs.w	8007bcc <forward_conv2d_integer_SSSA+0x490>
 8007938:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800793a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800793c:	fb01 f602 	mul.w	r6, r1, r2
 8007940:	f8bd 2080 	ldrh.w	r2, [sp, #128]	; 0x80
 8007944:	fb02 4606 	mla	r6, r2, r6, r4
 8007948:	42b5      	cmp	r5, r6
 800794a:	bf2c      	ite	cs
 800794c:	2600      	movcs	r6, #0
 800794e:	2601      	movcc	r6, #1
 8007950:	2200      	movs	r2, #0
 8007952:	f10d 07a2 	add.w	r7, sp, #162	; 0xa2
 8007956:	f1a8 0811 	sub.w	r8, r8, #17
 800795a:	f8ad 20a2 	strh.w	r2, [sp, #162]	; 0xa2
 800795e:	4638      	mov	r0, r7
 8007960:	9229      	str	r2, [sp, #164]	; 0xa4
 8007962:	ed93 7a00 	vldr	s14, [r3]
 8007966:	ee67 7a87 	vmul.f32	s15, s15, s14
 800796a:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800796e:	f001 f9d9 	bl	8008d24 <align_factor>
 8007972:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007974:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	9029      	str	r0, [sp, #164]	; 0xa4
 800797a:	922a      	str	r2, [sp, #168]	; 0xa8
 800797c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007980:	f006 fae6 	bl	800df50 <ai_array_get_byte_size>
 8007984:	902b      	str	r0, [sp, #172]	; 0xac
 8007986:	f1b8 0f03 	cmp.w	r8, #3
 800798a:	f200 8192 	bhi.w	8007cb2 <forward_conv2d_integer_SSSA+0x576>
 800798e:	e8df f018 	tbh	[pc, r8, lsl #1]
 8007992:	00ce      	.short	0x00ce
 8007994:	005f0096 	.word	0x005f0096
 8007998:	000b      	.short	0x000b
 800799a:	2300      	movs	r3, #0
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	deff      	udf	#255	; 0xff
 80079a0:	6853      	ldr	r3, [r2, #4]
 80079a2:	deff      	udf	#255	; 0xff
 80079a4:	685e      	ldr	r6, [r3, #4]
 80079a6:	e6ea      	b.n	800777e <forward_conv2d_integer_SSSA+0x42>
 80079a8:	f8bd 8064 	ldrh.w	r8, [sp, #100]	; 0x64
 80079ac:	4658      	mov	r0, fp
 80079ae:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 80079b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80079b4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80079b6:	991b      	ldr	r1, [sp, #108]	; 0x6c
 80079b8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80079bc:	9303      	str	r3, [sp, #12]
 80079be:	4643      	mov	r3, r8
 80079c0:	9202      	str	r2, [sp, #8]
 80079c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80079c4:	e9cd 6100 	strd	r6, r1, [sp]
 80079c8:	4651      	mov	r1, sl
 80079ca:	f001 ffc5 	bl	8009958 <st_sssa8_convolve_rank1upd>
 80079ce:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80079d0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80079d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80079d4:	9310      	str	r3, [sp, #64]	; 0x40
 80079d6:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 80079da:	950d      	str	r5, [sp, #52]	; 0x34
 80079dc:	930e      	str	r3, [sp, #56]	; 0x38
 80079de:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 80079e2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80079e4:	9201      	str	r2, [sp, #4]
 80079e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80079e8:	465b      	mov	r3, fp
 80079ea:	f8bd 2090 	ldrh.w	r2, [sp, #144]	; 0x90
 80079ee:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 80079f2:	f8cd a000 	str.w	sl, [sp]
 80079f6:	950c      	str	r5, [sp, #48]	; 0x30
 80079f8:	f8cd 8008 	str.w	r8, [sp, #8]
 80079fc:	e9cd 700a 	strd	r7, r0, [sp, #40]	; 0x28
 8007a00:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007a02:	9008      	str	r0, [sp, #32]
 8007a04:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007a06:	9007      	str	r0, [sp, #28]
 8007a08:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007a0a:	9006      	str	r0, [sp, #24]
 8007a0c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007a0e:	9005      	str	r0, [sp, #20]
 8007a10:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007a12:	e9cd 6003 	strd	r6, r0, [sp, #12]
 8007a16:	4620      	mov	r0, r4
 8007a18:	ac29      	add	r4, sp, #164	; 0xa4
 8007a1a:	9409      	str	r4, [sp, #36]	; 0x24
 8007a1c:	f002 f828 	bl	8009a70 <st_sssa8_convolve>
 8007a20:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007a24:	0a1b      	lsrs	r3, r3, #8
 8007a26:	f000 8138 	beq.w	8007c9a <forward_conv2d_integer_SSSA+0x55e>
 8007a2a:	f8d9 000c 	ldr.w	r0, [r9, #12]
 8007a2e:	2201      	movs	r2, #1
 8007a30:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007a34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a38:	4298      	cmp	r0, r3
 8007a3a:	fb01 f202 	mul.w	r2, r1, r2
 8007a3e:	d1f9      	bne.n	8007a34 <forward_conv2d_integer_SSSA+0x2f8>
 8007a40:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8007a42:	4649      	mov	r1, r9
 8007a44:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8007a46:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007a48:	47a0      	blx	r4
 8007a4a:	b02d      	add	sp, #180	; 0xb4
 8007a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a50:	f8bd 6064 	ldrh.w	r6, [sp, #100]	; 0x64
 8007a54:	f8bd 8074 	ldrh.w	r8, [sp, #116]	; 0x74
 8007a58:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007a5a:	4632      	mov	r2, r6
 8007a5c:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007a60:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007a62:	4650      	mov	r0, sl
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	4643      	mov	r3, r8
 8007a68:	f001 f9ae 	bl	8008dc8 <st_sssa8_conv_dw_Wadapt>
 8007a6c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007a6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007a70:	4620      	mov	r0, r4
 8007a72:	920c      	str	r2, [sp, #48]	; 0x30
 8007a74:	ac29      	add	r4, sp, #164	; 0xa4
 8007a76:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a78:	9310      	str	r3, [sp, #64]	; 0x40
 8007a7a:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 8007a7e:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 8007a82:	930e      	str	r3, [sp, #56]	; 0x38
 8007a84:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8007a88:	f8cd a000 	str.w	sl, [sp]
 8007a8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a8e:	465b      	mov	r3, fp
 8007a90:	950d      	str	r5, [sp, #52]	; 0x34
 8007a92:	9602      	str	r6, [sp, #8]
 8007a94:	9409      	str	r4, [sp, #36]	; 0x24
 8007a96:	e9cd 720a 	strd	r7, r2, [sp, #40]	; 0x28
 8007a9a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007a9c:	9208      	str	r2, [sp, #32]
 8007a9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007aa0:	9207      	str	r2, [sp, #28]
 8007aa2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007aa4:	9206      	str	r2, [sp, #24]
 8007aa6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007aa8:	9205      	str	r2, [sp, #20]
 8007aaa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007aac:	e9cd 8203 	strd	r8, r2, [sp, #12]
 8007ab0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007ab2:	9201      	str	r2, [sp, #4]
 8007ab4:	f8bd 2090 	ldrh.w	r2, [sp, #144]	; 0x90
 8007ab8:	f001 fa42 	bl	8008f40 <st_sssa8_convolve_dw>
 8007abc:	e7b0      	b.n	8007a20 <forward_conv2d_integer_SSSA+0x2e4>
 8007abe:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 8007ac2:	465a      	mov	r2, fp
 8007ac4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007ac6:	981a      	ldr	r0, [sp, #104]	; 0x68
 8007ac8:	4643      	mov	r3, r8
 8007aca:	f003 f953 	bl	800ad74 <st_sssa8_convolve_1x1_WeightsPrefetch>
 8007ace:	2e00      	cmp	r6, #0
 8007ad0:	f040 8097 	bne.w	8007c02 <forward_conv2d_integer_SSSA+0x4c6>
 8007ad4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 8007adc:	ac29      	add	r4, sp, #164	; 0xa4
 8007ade:	930c      	str	r3, [sp, #48]	; 0x30
 8007ae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ae2:	f8bd 2090 	ldrh.w	r2, [sp, #144]	; 0x90
 8007ae6:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 8007aea:	950d      	str	r5, [sp, #52]	; 0x34
 8007aec:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007af0:	9603      	str	r6, [sp, #12]
 8007af2:	9409      	str	r4, [sp, #36]	; 0x24
 8007af4:	e9cd 730a 	strd	r7, r3, [sp, #40]	; 0x28
 8007af8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007afa:	9308      	str	r3, [sp, #32]
 8007afc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007afe:	9307      	str	r3, [sp, #28]
 8007b00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b02:	9306      	str	r3, [sp, #24]
 8007b04:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b06:	9305      	str	r3, [sp, #20]
 8007b08:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007b0a:	9304      	str	r3, [sp, #16]
 8007b0c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007b0e:	9301      	str	r3, [sp, #4]
 8007b10:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007b12:	9300      	str	r3, [sp, #0]
 8007b14:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 8007b18:	930e      	str	r3, [sp, #56]	; 0x38
 8007b1a:	f8bd 3064 	ldrh.w	r3, [sp, #100]	; 0x64
 8007b1e:	9302      	str	r3, [sp, #8]
 8007b20:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8007b24:	930f      	str	r3, [sp, #60]	; 0x3c
 8007b26:	465b      	mov	r3, fp
 8007b28:	f003 f932 	bl	800ad90 <st_sssa8_convolve_1x1>
 8007b2c:	e778      	b.n	8007a20 <forward_conv2d_integer_SSSA+0x2e4>
 8007b2e:	f8bd 6064 	ldrh.w	r6, [sp, #100]	; 0x64
 8007b32:	4658      	mov	r0, fp
 8007b34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007b36:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007b38:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8007b3a:	f8dd a060 	ldr.w	sl, [sp, #96]	; 0x60
 8007b3e:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007b42:	9303      	str	r3, [sp, #12]
 8007b44:	4633      	mov	r3, r6
 8007b46:	9202      	str	r2, [sp, #8]
 8007b48:	4652      	mov	r2, sl
 8007b4a:	e9cd 6100 	strd	r6, r1, [sp]
 8007b4e:	4641      	mov	r1, r8
 8007b50:	f001 ff02 	bl	8009958 <st_sssa8_convolve_rank1upd>
 8007b54:	981e      	ldr	r0, [sp, #120]	; 0x78
 8007b56:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8007b5a:	465a      	mov	r2, fp
 8007b5c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007b5e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b60:	9509      	str	r5, [sp, #36]	; 0x24
 8007b62:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8007b64:	930a      	str	r3, [sp, #40]	; 0x28
 8007b66:	4643      	mov	r3, r8
 8007b68:	f8bd 1090 	ldrh.w	r1, [sp, #144]	; 0x90
 8007b6c:	9508      	str	r5, [sp, #32]
 8007b6e:	f8cd a000 	str.w	sl, [sp]
 8007b72:	e9cd 7006 	strd	r7, r0, [sp, #24]
 8007b76:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007b78:	9004      	str	r0, [sp, #16]
 8007b7a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007b7c:	9003      	str	r0, [sp, #12]
 8007b7e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007b80:	e9cd 6001 	strd	r6, r0, [sp, #4]
 8007b84:	4620      	mov	r0, r4
 8007b86:	ac29      	add	r4, sp, #164	; 0xa4
 8007b88:	9405      	str	r4, [sp, #20]
 8007b8a:	f002 fd05 	bl	800a598 <st_sssa8_convolve_rgb>
 8007b8e:	e747      	b.n	8007a20 <forward_conv2d_integer_SSSA+0x2e4>
 8007b90:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007b92:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8007b94:	ed9f 0a48 	vldr	s0, [pc, #288]	; 8007cb8 <forward_conv2d_integer_SSSA+0x57c>
 8007b98:	42a8      	cmp	r0, r5
 8007b9a:	f43f ae5e 	beq.w	800785a <forward_conv2d_integer_SSSA+0x11e>
 8007b9e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8007ba0:	f04f 0c00 	mov.w	ip, #0
 8007ba4:	2801      	cmp	r0, #1
 8007ba6:	f43f ae76 	beq.w	8007896 <forward_conv2d_integer_SSSA+0x15a>
 8007baa:	2000      	movs	r0, #0
 8007bac:	e684      	b.n	80078b8 <forward_conv2d_integer_SSSA+0x17c>
 8007bae:	eddf 7a42 	vldr	s15, [pc, #264]	; 8007cb8 <forward_conv2d_integer_SSSA+0x57c>
 8007bb2:	e63f      	b.n	8007834 <forward_conv2d_integer_SSSA+0xf8>
 8007bb4:	921c      	str	r2, [sp, #112]	; 0x70
 8007bb6:	e6a5      	b.n	8007904 <forward_conv2d_integer_SSSA+0x1c8>
 8007bb8:	9717      	str	r7, [sp, #92]	; 0x5c
 8007bba:	e694      	b.n	80078e6 <forward_conv2d_integer_SSSA+0x1aa>
 8007bbc:	6a03      	ldr	r3, [r0, #32]
 8007bbe:	9325      	str	r3, [sp, #148]	; 0x94
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	f43f ae25 	beq.w	8007810 <forward_conv2d_integer_SSSA+0xd4>
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	9325      	str	r3, [sp, #148]	; 0x94
 8007bca:	e621      	b.n	8007810 <forward_conv2d_integer_SSSA+0xd4>
 8007bcc:	2600      	movs	r6, #0
 8007bce:	e6bf      	b.n	8007950 <forward_conv2d_integer_SSSA+0x214>
 8007bd0:	f1bc 0f00 	cmp.w	ip, #0
 8007bd4:	d00b      	beq.n	8007bee <forward_conv2d_integer_SSSA+0x4b2>
 8007bd6:	f04f 0811 	mov.w	r8, #17
 8007bda:	e6a2      	b.n	8007922 <forward_conv2d_integer_SSSA+0x1e6>
 8007bdc:	911c      	str	r1, [sp, #112]	; 0x70
 8007bde:	e691      	b.n	8007904 <forward_conv2d_integer_SSSA+0x1c8>
 8007be0:	9117      	str	r1, [sp, #92]	; 0x5c
 8007be2:	e680      	b.n	80078e6 <forward_conv2d_integer_SSSA+0x1aa>
 8007be4:	4a35      	ldr	r2, [pc, #212]	; (8007cbc <forward_conv2d_integer_SSSA+0x580>)
 8007be6:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007bea:	9227      	str	r2, [sp, #156]	; 0x9c
 8007bec:	e5d7      	b.n	800779e <forward_conv2d_integer_SSSA+0x62>
 8007bee:	2800      	cmp	r0, #0
 8007bf0:	bf0c      	ite	eq
 8007bf2:	f04f 0814 	moveq.w	r8, #20
 8007bf6:	f04f 0812 	movne.w	r8, #18
 8007bfa:	e692      	b.n	8007922 <forward_conv2d_integer_SSSA+0x1e6>
 8007bfc:	4619      	mov	r1, r3
 8007bfe:	461e      	mov	r6, r3
 8007c00:	e5bd      	b.n	800777e <forward_conv2d_integer_SSSA+0x42>
 8007c02:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007c04:	2a00      	cmp	r2, #0
 8007c06:	f43f af0b 	beq.w	8007a20 <forward_conv2d_integer_SSSA+0x2e4>
 8007c0a:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
 8007c0e:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 8007c12:	9120      	str	r1, [sp, #128]	; 0x80
 8007c14:	f8bd 1074 	ldrh.w	r1, [sp, #116]	; 0x74
 8007c18:	9821      	ldr	r0, [sp, #132]	; 0x84
 8007c1a:	911f      	str	r1, [sp, #124]	; 0x7c
 8007c1c:	9926      	ldr	r1, [sp, #152]	; 0x98
 8007c1e:	fb00 fa0a 	mul.w	sl, r0, sl
 8007c22:	9621      	str	r6, [sp, #132]	; 0x84
 8007c24:	b280      	uxth	r0, r0
 8007c26:	fb01 f303 	mul.w	r3, r1, r3
 8007c2a:	2600      	movs	r6, #0
 8007c2c:	f8cd 9088 	str.w	r9, [sp, #136]	; 0x88
 8007c30:	b289      	uxth	r1, r1
 8007c32:	4699      	mov	r9, r3
 8007c34:	465b      	mov	r3, fp
 8007c36:	4693      	mov	fp, r2
 8007c38:	901e      	str	r0, [sp, #120]	; 0x78
 8007c3a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007c3c:	3601      	adds	r6, #1
 8007c3e:	4620      	mov	r0, r4
 8007c40:	950d      	str	r5, [sp, #52]	; 0x34
 8007c42:	920e      	str	r2, [sp, #56]	; 0x38
 8007c44:	4455      	add	r5, sl
 8007c46:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007c48:	444c      	add	r4, r9
 8007c4a:	931d      	str	r3, [sp, #116]	; 0x74
 8007c4c:	920c      	str	r2, [sp, #48]	; 0x30
 8007c4e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007c50:	9119      	str	r1, [sp, #100]	; 0x64
 8007c52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007c56:	e9cd 720a 	strd	r7, r2, [sp, #40]	; 0x28
 8007c5a:	aa29      	add	r2, sp, #164	; 0xa4
 8007c5c:	9209      	str	r2, [sp, #36]	; 0x24
 8007c5e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007c60:	9208      	str	r2, [sp, #32]
 8007c62:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007c64:	9207      	str	r2, [sp, #28]
 8007c66:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007c68:	9206      	str	r2, [sp, #24]
 8007c6a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007c6c:	9205      	str	r2, [sp, #20]
 8007c6e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007c70:	9204      	str	r2, [sp, #16]
 8007c72:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007c74:	9203      	str	r2, [sp, #12]
 8007c76:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007c78:	9202      	str	r2, [sp, #8]
 8007c7a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007c7c:	9201      	str	r2, [sp, #4]
 8007c7e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007c80:	9200      	str	r2, [sp, #0]
 8007c82:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007c84:	920f      	str	r2, [sp, #60]	; 0x3c
 8007c86:	2201      	movs	r2, #1
 8007c88:	f003 f882 	bl	800ad90 <st_sssa8_convolve_1x1>
 8007c8c:	45b3      	cmp	fp, r6
 8007c8e:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007c90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007c92:	d1d2      	bne.n	8007c3a <forward_conv2d_integer_SSSA+0x4fe>
 8007c94:	f8dd 9088 	ldr.w	r9, [sp, #136]	; 0x88
 8007c98:	e6c2      	b.n	8007a20 <forward_conv2d_integer_SSSA+0x2e4>
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	e6d0      	b.n	8007a40 <forward_conv2d_integer_SSSA+0x304>
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	deff      	udf	#255	; 0xff
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	deff      	udf	#255	; 0xff
 8007caa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007cac:	b913      	cbnz	r3, 8007cb4 <forward_conv2d_integer_SSSA+0x578>
 8007cae:	699b      	ldr	r3, [r3, #24]
 8007cb0:	deff      	udf	#255	; 0xff
 8007cb2:	e7fe      	b.n	8007cb2 <forward_conv2d_integer_SSSA+0x576>
 8007cb4:	68d3      	ldr	r3, [r2, #12]
 8007cb6:	deff      	udf	#255	; 0xff
 8007cb8:	00000000 	.word	0x00000000
 8007cbc:	08007739 	.word	0x08007739

08007cc0 <forward_conv2d_nl_pool_integer_SSSA>:
 8007cc0:	6982      	ldr	r2, [r0, #24]
 8007cc2:	8813      	ldrh	r3, [r2, #0]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	f000 8193 	beq.w	8007ff0 <forward_conv2d_nl_pool_integer_SSSA+0x330>
 8007cca:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cce:	ed2d 8b02 	vpush	{d8}
 8007cd2:	6851      	ldr	r1, [r2, #4]
 8007cd4:	b0d5      	sub	sp, #340	; 0x154
 8007cd6:	4680      	mov	r8, r0
 8007cd8:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8007cdc:	f1b9 0f00 	cmp.w	r9, #0
 8007ce0:	d001      	beq.n	8007ce6 <forward_conv2d_nl_pool_integer_SSSA+0x26>
 8007ce2:	f8d9 9000 	ldr.w	r9, [r9]
 8007ce6:	2b01      	cmp	r3, #1
 8007ce8:	f000 834e 	beq.w	8008388 <forward_conv2d_nl_pool_integer_SSSA+0x6c8>
 8007cec:	690a      	ldr	r2, [r1, #16]
 8007cee:	9216      	str	r2, [sp, #88]	; 0x58
 8007cf0:	b10a      	cbz	r2, 8007cf6 <forward_conv2d_nl_pool_integer_SSSA+0x36>
 8007cf2:	6812      	ldr	r2, [r2, #0]
 8007cf4:	9216      	str	r2, [sp, #88]	; 0x58
 8007cf6:	2b02      	cmp	r3, #2
 8007cf8:	f000 8177 	beq.w	8007fea <forward_conv2d_nl_pool_integer_SSSA+0x32a>
 8007cfc:	69ca      	ldr	r2, [r1, #28]
 8007cfe:	2a00      	cmp	r2, #0
 8007d00:	f000 8310 	beq.w	8008324 <forward_conv2d_nl_pool_integer_SSSA+0x664>
 8007d04:	8b08      	ldrh	r0, [r1, #24]
 8007d06:	f8d2 b000 	ldr.w	fp, [r2]
 8007d0a:	2801      	cmp	r0, #1
 8007d0c:	f200 8172 	bhi.w	8007ff4 <forward_conv2d_nl_pool_integer_SSSA+0x334>
 8007d10:	2000      	movs	r0, #0
 8007d12:	901c      	str	r0, [sp, #112]	; 0x70
 8007d14:	2b03      	cmp	r3, #3
 8007d16:	f000 833a 	beq.w	800838e <forward_conv2d_nl_pool_integer_SSSA+0x6ce>
 8007d1a:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	f000 8331 	beq.w	8008384 <forward_conv2d_nl_pool_integer_SSSA+0x6c4>
 8007d22:	f8d8 1024 	ldr.w	r1, [r8, #36]	; 0x24
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8007d2c:	9130      	str	r1, [sp, #192]	; 0xc0
 8007d2e:	9019      	str	r0, [sp, #100]	; 0x64
 8007d30:	2900      	cmp	r1, #0
 8007d32:	f000 82f2 	beq.w	800831a <forward_conv2d_nl_pool_integer_SSSA+0x65a>
 8007d36:	689b      	ldr	r3, [r3, #8]
 8007d38:	9317      	str	r3, [sp, #92]	; 0x5c
 8007d3a:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007d3e:	f8d9 000c 	ldr.w	r0, [r9, #12]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	6845      	ldr	r5, [r0, #4]
 8007d46:	461e      	mov	r6, r3
 8007d48:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8007d4a:	9514      	str	r5, [sp, #80]	; 0x50
 8007d4c:	b2b6      	uxth	r6, r6
 8007d4e:	68e4      	ldr	r4, [r4, #12]
 8007d50:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 8007d54:	9624      	str	r6, [sp, #144]	; 0x90
 8007d56:	f8bd 6050 	ldrh.w	r6, [sp, #80]	; 0x50
 8007d5a:	f8d8 502c 	ldr.w	r5, [r8, #44]	; 0x2c
 8007d5e:	ee08 6a90 	vmov	s17, r6
 8007d62:	68e6      	ldr	r6, [r4, #12]
 8007d64:	68a4      	ldr	r4, [r4, #8]
 8007d66:	9321      	str	r3, [sp, #132]	; 0x84
 8007d68:	9435      	str	r4, [sp, #212]	; 0xd4
 8007d6a:	680b      	ldr	r3, [r1, #0]
 8007d6c:	f8db 700c 	ldr.w	r7, [fp, #12]
 8007d70:	f8d8 c054 	ldr.w	ip, [r8, #84]	; 0x54
 8007d74:	961d      	str	r6, [sp, #116]	; 0x74
 8007d76:	e9d0 0402 	ldrd	r0, r4, [r0, #8]
 8007d7a:	9039      	str	r0, [sp, #228]	; 0xe4
 8007d7c:	f8b8 0028 	ldrh.w	r0, [r8, #40]	; 0x28
 8007d80:	9033      	str	r0, [sp, #204]	; 0xcc
 8007d82:	b2a8      	uxth	r0, r5
 8007d84:	9034      	str	r0, [sp, #208]	; 0xd0
 8007d86:	b298      	uxth	r0, r3
 8007d88:	9015      	str	r0, [sp, #84]	; 0x54
 8007d8a:	8888      	ldrh	r0, [r1, #4]
 8007d8c:	6889      	ldr	r1, [r1, #8]
 8007d8e:	902c      	str	r0, [sp, #176]	; 0xb0
 8007d90:	68b8      	ldr	r0, [r7, #8]
 8007d92:	901f      	str	r0, [sp, #124]	; 0x7c
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	9027      	str	r0, [sp, #156]	; 0x9c
 8007d98:	f8d8 001c 	ldr.w	r0, [r8, #28]
 8007d9c:	901a      	str	r0, [sp, #104]	; 0x68
 8007d9e:	f8d8 0040 	ldr.w	r0, [r8, #64]	; 0x40
 8007da2:	9036      	str	r0, [sp, #216]	; 0xd8
 8007da4:	f8d8 0048 	ldr.w	r0, [r8, #72]	; 0x48
 8007da8:	9037      	str	r0, [sp, #220]	; 0xdc
 8007daa:	f8d8 004c 	ldr.w	r0, [r8, #76]	; 0x4c
 8007dae:	9018      	str	r0, [sp, #96]	; 0x60
 8007db0:	f8dc 0000 	ldr.w	r0, [ip]
 8007db4:	902d      	str	r0, [sp, #180]	; 0xb4
 8007db6:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007dba:	9038      	str	r0, [sp, #224]	; 0xe0
 8007dbc:	2a00      	cmp	r2, #0
 8007dbe:	f000 8286 	beq.w	80082ce <forward_conv2d_nl_pool_integer_SSSA+0x60e>
 8007dc2:	6892      	ldr	r2, [r2, #8]
 8007dc4:	2a00      	cmp	r2, #0
 8007dc6:	f000 8282 	beq.w	80082ce <forward_conv2d_nl_pool_integer_SSSA+0x60e>
 8007dca:	6990      	ldr	r0, [r2, #24]
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	bf08      	it	eq
 8007dd0:	4602      	moveq	r2, r0
 8007dd2:	9228      	str	r2, [sp, #160]	; 0xa0
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007dd8:	b2aa      	uxth	r2, r5
 8007dda:	f8da 6018 	ldr.w	r6, [sl, #24]
 8007dde:	fa13 f581 	uxtah	r5, r3, r1
 8007de2:	4423      	add	r3, r4
 8007de4:	9222      	str	r2, [sp, #136]	; 0x88
 8007de6:	f240 4101 	movw	r1, #1025	; 0x401
 8007dea:	4425      	add	r5, r4
 8007dec:	9320      	str	r3, [sp, #128]	; 0x80
 8007dee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007df0:	f50d 7c82 	add.w	ip, sp, #260	; 0x104
 8007df4:	6987      	ldr	r7, [r0, #24]
 8007df6:	ac49      	add	r4, sp, #292	; 0x124
 8007df8:	1aed      	subs	r5, r5, r3
 8007dfa:	f8cd c140 	str.w	ip, [sp, #320]	; 0x140
 8007dfe:	fbb5 f3f2 	udiv	r3, r5, r2
 8007e02:	aa45      	add	r2, sp, #276	; 0x114
 8007e04:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8007e06:	9313      	str	r3, [sp, #76]	; 0x4c
 8007e08:	2300      	movs	r3, #0
 8007e0a:	9252      	str	r2, [sp, #328]	; 0x148
 8007e0c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007e10:	69ad      	ldr	r5, [r5, #24]
 8007e12:	934d      	str	r3, [sp, #308]	; 0x134
 8007e14:	9341      	str	r3, [sp, #260]	; 0x104
 8007e16:	9345      	str	r3, [sp, #276]	; 0x114
 8007e18:	9344      	str	r3, [sp, #272]	; 0x110
 8007e1a:	9348      	str	r3, [sp, #288]	; 0x120
 8007e1c:	9353      	str	r3, [sp, #332]	; 0x14c
 8007e1e:	952a      	str	r5, [sp, #168]	; 0xa8
 8007e20:	e9cd 3342 	strd	r3, r3, [sp, #264]	; 0x108
 8007e24:	e9cd 3346 	strd	r3, r3, [sp, #280]	; 0x118
 8007e28:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8007e2c:	e9cd 214e 	strd	r2, r1, [sp, #312]	; 0x138
 8007e30:	f240 4102 	movw	r1, #1026	; 0x402
 8007e34:	931e      	str	r3, [sp, #120]	; 0x78
 8007e36:	f8d8 3058 	ldr.w	r3, [r8, #88]	; 0x58
 8007e3a:	9151      	str	r1, [sp, #324]	; 0x144
 8007e3c:	4601      	mov	r1, r0
 8007e3e:	a84d      	add	r0, sp, #308	; 0x134
 8007e40:	932e      	str	r3, [sp, #184]	; 0xb8
 8007e42:	f006 f8bd 	bl	800dfc0 <core_tensor_clone>
 8007e46:	4639      	mov	r1, r7
 8007e48:	4620      	mov	r0, r4
 8007e4a:	f006 f8eb 	bl	800e024 <core_array_clone>
 8007e4e:	9453      	str	r4, [sp, #332]	; 0x14c
 8007e50:	f8da 300c 	ldr.w	r3, [sl, #12]
 8007e54:	f8d9 1000 	ldr.w	r1, [r9]
 8007e58:	689b      	ldr	r3, [r3, #8]
 8007e5a:	f9bd 40b4 	ldrsh.w	r4, [sp, #180]	; 0xb4
 8007e5e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e60:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007e62:	f8da 2000 	ldr.w	r2, [sl]
 8007e66:	699b      	ldr	r3, [r3, #24]
 8007e68:	689b      	ldr	r3, [r3, #8]
 8007e6a:	9329      	str	r3, [sp, #164]	; 0xa4
 8007e6c:	f8db 3000 	ldr.w	r3, [fp]
 8007e70:	2900      	cmp	r1, #0
 8007e72:	f000 81b3 	beq.w	80081dc <forward_conv2d_nl_pool_integer_SSSA+0x51c>
 8007e76:	6848      	ldr	r0, [r1, #4]
 8007e78:	2800      	cmp	r0, #0
 8007e7a:	f000 81af 	beq.w	80081dc <forward_conv2d_nl_pool_integer_SSSA+0x51c>
 8007e7e:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8007e82:	f1bc 0f00 	cmp.w	ip, #0
 8007e86:	f000 81a9 	beq.w	80081dc <forward_conv2d_nl_pool_integer_SSSA+0x51c>
 8007e8a:	6800      	ldr	r0, [r0, #0]
 8007e8c:	edd0 7a00 	vldr	s15, [r0]
 8007e90:	2a00      	cmp	r2, #0
 8007e92:	f000 81a0 	beq.w	80081d6 <forward_conv2d_nl_pool_integer_SSSA+0x516>
 8007e96:	6850      	ldr	r0, [r2, #4]
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	f000 819c 	beq.w	80081d6 <forward_conv2d_nl_pool_integer_SSSA+0x516>
 8007e9e:	f8b2 c002 	ldrh.w	ip, [r2, #2]
 8007ea2:	f1bc 0f00 	cmp.w	ip, #0
 8007ea6:	f000 8196 	beq.w	80081d6 <forward_conv2d_nl_pool_integer_SSSA+0x516>
 8007eaa:	6800      	ldr	r0, [r0, #0]
 8007eac:	ed90 0a00 	vldr	s0, [r0]
 8007eb0:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8007eb2:	2801      	cmp	r0, #1
 8007eb4:	f040 818c 	bne.w	80081d0 <forward_conv2d_nl_pool_integer_SSSA+0x510>
 8007eb8:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8007eba:	2801      	cmp	r0, #1
 8007ebc:	f040 8188 	bne.w	80081d0 <forward_conv2d_nl_pool_integer_SSSA+0x510>
 8007ec0:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007ec2:	9d2c      	ldr	r5, [sp, #176]	; 0xb0
 8007ec4:	4328      	orrs	r0, r5
 8007ec6:	f040 8183 	bne.w	80081d0 <forward_conv2d_nl_pool_integer_SSSA+0x510>
 8007eca:	e9dd 0533 	ldrd	r0, r5, [sp, #204]	; 0xcc
 8007ece:	2801      	cmp	r0, #1
 8007ed0:	bf08      	it	eq
 8007ed2:	2d01      	cmpeq	r5, #1
 8007ed4:	bf0c      	ite	eq
 8007ed6:	2001      	moveq	r0, #1
 8007ed8:	2000      	movne	r0, #0
 8007eda:	9023      	str	r0, [sp, #140]	; 0x8c
 8007edc:	981c      	ldr	r0, [sp, #112]	; 0x70
 8007ede:	f8d9 c018 	ldr.w	ip, [r9, #24]
 8007ee2:	f8db e018 	ldr.w	lr, [fp, #24]
 8007ee6:	f8dc 5008 	ldr.w	r5, [ip, #8]
 8007eea:	6980      	ldr	r0, [r0, #24]
 8007eec:	951c      	str	r5, [sp, #112]	; 0x70
 8007eee:	6880      	ldr	r0, [r0, #8]
 8007ef0:	f8de 5008 	ldr.w	r5, [lr, #8]
 8007ef4:	902f      	str	r0, [sp, #188]	; 0xbc
 8007ef6:	952b      	str	r5, [sp, #172]	; 0xac
 8007ef8:	2900      	cmp	r1, #0
 8007efa:	f000 81e2 	beq.w	80082c2 <forward_conv2d_nl_pool_integer_SSSA+0x602>
 8007efe:	6848      	ldr	r0, [r1, #4]
 8007f00:	2800      	cmp	r0, #0
 8007f02:	f000 8208 	beq.w	8008316 <forward_conv2d_nl_pool_integer_SSSA+0x656>
 8007f06:	8849      	ldrh	r1, [r1, #2]
 8007f08:	2900      	cmp	r1, #0
 8007f0a:	f000 81da 	beq.w	80082c2 <forward_conv2d_nl_pool_integer_SSSA+0x602>
 8007f0e:	6841      	ldr	r1, [r0, #4]
 8007f10:	f991 1000 	ldrsb.w	r1, [r1]
 8007f14:	9131      	str	r1, [sp, #196]	; 0xc4
 8007f16:	2a00      	cmp	r2, #0
 8007f18:	f000 81d7 	beq.w	80082ca <forward_conv2d_nl_pool_integer_SSSA+0x60a>
 8007f1c:	6851      	ldr	r1, [r2, #4]
 8007f1e:	2900      	cmp	r1, #0
 8007f20:	f000 81f7 	beq.w	8008312 <forward_conv2d_nl_pool_integer_SSSA+0x652>
 8007f24:	8852      	ldrh	r2, [r2, #2]
 8007f26:	2a00      	cmp	r2, #0
 8007f28:	f000 81cf 	beq.w	80082ca <forward_conv2d_nl_pool_integer_SSSA+0x60a>
 8007f2c:	684a      	ldr	r2, [r1, #4]
 8007f2e:	f992 2000 	ldrsb.w	r2, [r2]
 8007f32:	9232      	str	r2, [sp, #200]	; 0xc8
 8007f34:	b113      	cbz	r3, 8007f3c <forward_conv2d_nl_pool_integer_SSSA+0x27c>
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	b103      	cbz	r3, 8007f3c <forward_conv2d_nl_pool_integer_SSSA+0x27c>
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007f3e:	2a01      	cmp	r2, #1
 8007f40:	f000 81e0 	beq.w	8008304 <forward_conv2d_nl_pool_integer_SSSA+0x644>
 8007f44:	4611      	mov	r1, r2
 8007f46:	f8bd 2050 	ldrh.w	r2, [sp, #80]	; 0x50
 8007f4a:	4291      	cmp	r1, r2
 8007f4c:	bf0c      	ite	eq
 8007f4e:	2213      	moveq	r2, #19
 8007f50:	2200      	movne	r2, #0
 8007f52:	9226      	str	r2, [sp, #152]	; 0x98
 8007f54:	f04f 0900 	mov.w	r9, #0
 8007f58:	f10d 00f6 	add.w	r0, sp, #246	; 0xf6
 8007f5c:	f8ad 90f6 	strh.w	r9, [sp, #246]	; 0xf6
 8007f60:	f8cd 90f8 	str.w	r9, [sp, #248]	; 0xf8
 8007f64:	ed93 7a00 	vldr	s14, [r3]
 8007f68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007f6c:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8007f70:	f000 fed8 	bl	8008d24 <align_factor>
 8007f74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f76:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8007f78:	699b      	ldr	r3, [r3, #24]
 8007f7a:	903e      	str	r0, [sp, #248]	; 0xf8
 8007f7c:	923f      	str	r2, [sp, #252]	; 0xfc
 8007f7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007f82:	f005 ffe5 	bl	800df50 <ai_array_get_byte_size>
 8007f86:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007f88:	9040      	str	r0, [sp, #256]	; 0x100
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 80e8 	beq.w	8008160 <forward_conv2d_nl_pool_integer_SSSA+0x4a0>
 8007f90:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8007f92:	f8bd 2084 	ldrh.w	r2, [sp, #132]	; 0x84
 8007f96:	f8bd 3050 	ldrh.w	r3, [sp, #80]	; 0x50
 8007f9a:	fb01 f202 	mul.w	r2, r1, r2
 8007f9e:	9421      	str	r4, [sp, #132]	; 0x84
 8007fa0:	9225      	str	r2, [sp, #148]	; 0x94
 8007fa2:	b28a      	uxth	r2, r1
 8007fa4:	9939      	ldr	r1, [sp, #228]	; 0xe4
 8007fa6:	9223      	str	r2, [sp, #140]	; 0x8c
 8007fa8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007faa:	fb01 f202 	mul.w	r2, r1, r2
 8007fae:	fb03 f202 	mul.w	r2, r3, r2
 8007fb2:	fb01 f303 	mul.w	r3, r1, r3
 8007fb6:	9239      	str	r2, [sp, #228]	; 0xe4
 8007fb8:	933a      	str	r3, [sp, #232]	; 0xe8
 8007fba:	b28b      	uxth	r3, r1
 8007fbc:	ee08 3a10 	vmov	s16, r3
 8007fc0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007fc2:	e9cd 3919 	strd	r3, r9, [sp, #100]	; 0x64
 8007fc6:	f9bd 3078 	ldrsh.w	r3, [sp, #120]	; 0x78
 8007fca:	931b      	str	r3, [sp, #108]	; 0x6c
 8007fcc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007fce:	3301      	adds	r3, #1
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f340 80d1 	ble.w	8008178 <forward_conv2d_nl_pool_integer_SSSA+0x4b8>
 8007fd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007fd8:	2b13      	cmp	r3, #19
 8007fda:	f000 813d 	beq.w	8008258 <forward_conv2d_nl_pool_integer_SSSA+0x598>
 8007fde:	2b14      	cmp	r3, #20
 8007fe0:	f000 8103 	beq.w	80081ea <forward_conv2d_nl_pool_integer_SSSA+0x52a>
 8007fe4:	2b12      	cmp	r3, #18
 8007fe6:	d008      	beq.n	8007ffa <forward_conv2d_nl_pool_integer_SSSA+0x33a>
 8007fe8:	e7fe      	b.n	8007fe8 <forward_conv2d_nl_pool_integer_SSSA+0x328>
 8007fea:	2300      	movs	r3, #0
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	deff      	udf	#255	; 0xff
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	deff      	udf	#255	; 0xff
 8007ff4:	6850      	ldr	r0, [r2, #4]
 8007ff6:	901c      	str	r0, [sp, #112]	; 0x70
 8007ff8:	e68c      	b.n	8007d14 <forward_conv2d_nl_pool_integer_SSSA+0x54>
 8007ffa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8007ffc:	429c      	cmp	r4, r3
 8007ffe:	ab3f      	add	r3, sp, #252	; 0xfc
 8008000:	d103      	bne.n	800800a <forward_conv2d_nl_pool_integer_SSSA+0x34a>
 8008002:	f1b9 0f00 	cmp.w	r9, #0
 8008006:	f000 8190 	beq.w	800832a <forward_conv2d_nl_pool_integer_SSSA+0x66a>
 800800a:	9310      	str	r3, [sp, #64]	; 0x40
 800800c:	2301      	movs	r3, #1
 800800e:	aa3e      	add	r2, sp, #248	; 0xf8
 8008010:	ee18 1a10 	vmov	r1, s16
 8008014:	930f      	str	r3, [sp, #60]	; 0x3c
 8008016:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008018:	981c      	ldr	r0, [sp, #112]	; 0x70
 800801a:	930e      	str	r3, [sp, #56]	; 0x38
 800801c:	68b3      	ldr	r3, [r6, #8]
 800801e:	9209      	str	r2, [sp, #36]	; 0x24
 8008020:	930d      	str	r3, [sp, #52]	; 0x34
 8008022:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8008024:	f8bd 2064 	ldrh.w	r2, [sp, #100]	; 0x64
 8008028:	930c      	str	r3, [sp, #48]	; 0x30
 800802a:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 800802c:	930b      	str	r3, [sp, #44]	; 0x2c
 800802e:	f10d 03f6 	add.w	r3, sp, #246	; 0xf6
 8008032:	930a      	str	r3, [sp, #40]	; 0x28
 8008034:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8008036:	9308      	str	r3, [sp, #32]
 8008038:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800803a:	9307      	str	r3, [sp, #28]
 800803c:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800803e:	9306      	str	r3, [sp, #24]
 8008040:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008042:	9305      	str	r3, [sp, #20]
 8008044:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008046:	9304      	str	r3, [sp, #16]
 8008048:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800804a:	9301      	str	r3, [sp, #4]
 800804c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8008054:	9303      	str	r3, [sp, #12]
 8008056:	f8bd 309c 	ldrh.w	r3, [sp, #156]	; 0x9c
 800805a:	9302      	str	r3, [sp, #8]
 800805c:	ee18 3a90 	vmov	r3, s17
 8008060:	f002 fe96 	bl	800ad90 <st_sssa8_convolve_1x1>
 8008064:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008066:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008068:	4293      	cmp	r3, r2
 800806a:	f000 80ba 	beq.w	80081e2 <forward_conv2d_nl_pool_integer_SSSA+0x522>
 800806e:	1ad3      	subs	r3, r2, r3
 8008070:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008072:	429a      	cmp	r2, r3
 8008074:	9320      	str	r3, [sp, #128]	; 0x80
 8008076:	bf28      	it	cs
 8008078:	461a      	movcs	r2, r3
 800807a:	9219      	str	r2, [sp, #100]	; 0x64
 800807c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800807e:	2b00      	cmp	r3, #0
 8008080:	f040 8097 	bne.w	80081b2 <forward_conv2d_nl_pool_integer_SSSA+0x4f2>
 8008084:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008086:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 8008088:	4413      	add	r3, r2
 800808a:	931c      	str	r3, [sp, #112]	; 0x70
 800808c:	3401      	adds	r4, #1
 800808e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008090:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8008092:	4651      	mov	r1, sl
 8008094:	b224      	sxth	r4, r4
 8008096:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008098:	9d30      	ldr	r5, [sp, #192]	; 0xc0
 800809a:	47a8      	blx	r5
 800809c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800809e:	429c      	cmp	r4, r3
 80080a0:	db34      	blt.n	800810c <forward_conv2d_nl_pool_integer_SSSA+0x44c>
 80080a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80080a4:	2201      	movs	r2, #1
 80080a6:	f8dd b084 	ldr.w	fp, [sp, #132]	; 0x84
 80080aa:	a84d      	add	r0, sp, #308	; 0x134
 80080ac:	9308      	str	r3, [sp, #32]
 80080ae:	4491      	add	r9, r2
 80080b0:	f8bd 3060 	ldrh.w	r3, [sp, #96]	; 0x60
 80080b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80080b6:	1ae4      	subs	r4, r4, r3
 80080b8:	9305      	str	r3, [sp, #20]
 80080ba:	fa1f f38b 	uxth.w	r3, fp
 80080be:	9207      	str	r2, [sp, #28]
 80080c0:	f8bd 2078 	ldrh.w	r2, [sp, #120]	; 0x78
 80080c4:	b224      	sxth	r4, r4
 80080c6:	9303      	str	r3, [sp, #12]
 80080c8:	f8bd 30d4 	ldrh.w	r3, [sp, #212]	; 0xd4
 80080cc:	9201      	str	r2, [sp, #4]
 80080ce:	1a52      	subs	r2, r2, r1
 80080d0:	9306      	str	r3, [sp, #24]
 80080d2:	f8bd 30dc 	ldrh.w	r3, [sp, #220]	; 0xdc
 80080d6:	b292      	uxth	r2, r2
 80080d8:	9d2e      	ldr	r5, [sp, #184]	; 0xb8
 80080da:	9304      	str	r3, [sp, #16]
 80080dc:	f8bd 30e0 	ldrh.w	r3, [sp, #224]	; 0xe0
 80080e0:	9302      	str	r3, [sp, #8]
 80080e2:	f8bd 30d8 	ldrh.w	r3, [sp, #216]	; 0xd8
 80080e6:	9300      	str	r3, [sp, #0]
 80080e8:	e9dd 1323 	ldrd	r1, r3, [sp, #140]	; 0x8c
 80080ec:	47a8      	blx	r5
 80080ee:	465a      	mov	r2, fp
 80080f0:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 80080f4:	992a      	ldr	r1, [sp, #168]	; 0xa8
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80080fc:	b21a      	sxth	r2, r3
 80080fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008100:	695b      	ldr	r3, [r3, #20]
 8008102:	9221      	str	r2, [sp, #132]	; 0x84
 8008104:	68da      	ldr	r2, [r3, #12]
 8008106:	688b      	ldr	r3, [r1, #8]
 8008108:	4413      	add	r3, r2
 800810a:	608b      	str	r3, [r1, #8]
 800810c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8008110:	68b2      	ldr	r2, [r6, #8]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	eb02 0b03 	add.w	fp, r2, r3
 8008118:	f8c6 b008 	str.w	fp, [r6, #8]
 800811c:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8008120:	b13b      	cbz	r3, 8008132 <forward_conv2d_nl_pool_integer_SSSA+0x472>
 8008122:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	68da      	ldr	r2, [r3, #12]
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	4413      	add	r3, r2
 800812c:	60bb      	str	r3, [r7, #8]
 800812e:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008132:	68f3      	ldr	r3, [r6, #12]
 8008134:	4650      	mov	r0, sl
 8008136:	9314      	str	r3, [sp, #80]	; 0x50
 8008138:	f005 fe88 	bl	800de4c <get_tensor_byte_size>
 800813c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800813e:	4418      	add	r0, r3
 8008140:	4583      	cmp	fp, r0
 8008142:	d306      	bcc.n	8008152 <forward_conv2d_nl_pool_integer_SSSA+0x492>
 8008144:	68f3      	ldr	r3, [r6, #12]
 8008146:	60b3      	str	r3, [r6, #8]
 8008148:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 800814c:	b10b      	cbz	r3, 8008152 <forward_conv2d_nl_pool_integer_SSSA+0x492>
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	60bb      	str	r3, [r7, #8]
 8008152:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008154:	3b01      	subs	r3, #1
 8008156:	9313      	str	r3, [sp, #76]	; 0x4c
 8008158:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800815a:	4599      	cmp	r9, r3
 800815c:	f4ff af36 	bcc.w	8007fcc <forward_conv2d_nl_pool_integer_SSSA+0x30c>
 8008160:	68f3      	ldr	r3, [r6, #12]
 8008162:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8008164:	60b3      	str	r3, [r6, #8]
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	60bb      	str	r3, [r7, #8]
 800816a:	68d3      	ldr	r3, [r2, #12]
 800816c:	6093      	str	r3, [r2, #8]
 800816e:	b055      	add	sp, #340	; 0x154
 8008170:	ecbd 8b02 	vpop	{d8}
 8008174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008178:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800817a:	2b00      	cmp	r3, #0
 800817c:	da8e      	bge.n	800809c <forward_conv2d_nl_pool_integer_SSSA+0x3dc>
 800817e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008180:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008184:	fb03 1314 	mls	r3, r3, r4, r1
 8008188:	429a      	cmp	r2, r3
 800818a:	d901      	bls.n	8008190 <forward_conv2d_nl_pool_integer_SSSA+0x4d0>
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	4403      	add	r3, r0
 8008190:	429a      	cmp	r2, r3
 8008192:	d203      	bcs.n	800819c <forward_conv2d_nl_pool_integer_SSSA+0x4dc>
 8008194:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008196:	42a0      	cmp	r0, r4
 8008198:	f040 80a2 	bne.w	80082e0 <forward_conv2d_nl_pool_integer_SSSA+0x620>
 800819c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800819e:	b2a4      	uxth	r4, r4
 80081a0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80081a2:	4413      	add	r3, r2
 80081a4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80081a6:	1b1b      	subs	r3, r3, r4
 80081a8:	4414      	add	r4, r2
 80081aa:	b21b      	sxth	r3, r3
 80081ac:	b224      	sxth	r4, r4
 80081ae:	931a      	str	r3, [sp, #104]	; 0x68
 80081b0:	e774      	b.n	800809c <forward_conv2d_nl_pool_integer_SSSA+0x3dc>
 80081b2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80081b4:	461a      	mov	r2, r3
 80081b6:	1a5b      	subs	r3, r3, r1
 80081b8:	d505      	bpl.n	80081c6 <forward_conv2d_nl_pool_integer_SSSA+0x506>
 80081ba:	1a8a      	subs	r2, r1, r2
 80081bc:	983a      	ldr	r0, [sp, #232]	; 0xe8
 80081be:	991c      	ldr	r1, [sp, #112]	; 0x70
 80081c0:	fb00 1202 	mla	r2, r0, r2, r1
 80081c4:	921c      	str	r2, [sp, #112]	; 0x70
 80081c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	9315      	str	r3, [sp, #84]	; 0x54
 80081ce:	e75d      	b.n	800808c <forward_conv2d_nl_pool_integer_SSSA+0x3cc>
 80081d0:	2000      	movs	r0, #0
 80081d2:	9023      	str	r0, [sp, #140]	; 0x8c
 80081d4:	e682      	b.n	8007edc <forward_conv2d_nl_pool_integer_SSSA+0x21c>
 80081d6:	ed9f 0a6f 	vldr	s0, [pc, #444]	; 8008394 <forward_conv2d_nl_pool_integer_SSSA+0x6d4>
 80081da:	e669      	b.n	8007eb0 <forward_conv2d_nl_pool_integer_SSSA+0x1f0>
 80081dc:	eddf 7a6d 	vldr	s15, [pc, #436]	; 8008394 <forward_conv2d_nl_pool_integer_SSSA+0x6d4>
 80081e0:	e656      	b.n	8007e90 <forward_conv2d_nl_pool_integer_SSSA+0x1d0>
 80081e2:	2300      	movs	r3, #0
 80081e4:	9319      	str	r3, [sp, #100]	; 0x64
 80081e6:	9320      	str	r3, [sp, #128]	; 0x80
 80081e8:	e748      	b.n	800807c <forward_conv2d_nl_pool_integer_SSSA+0x3bc>
 80081ea:	f1b9 0f00 	cmp.w	r9, #0
 80081ee:	d103      	bne.n	80081f8 <forward_conv2d_nl_pool_integer_SSSA+0x538>
 80081f0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80081f2:	429c      	cmp	r4, r3
 80081f4:	f000 80b1 	beq.w	800835a <forward_conv2d_nl_pool_integer_SSSA+0x69a>
 80081f8:	f8bd 309c 	ldrh.w	r3, [sp, #156]	; 0x9c
 80081fc:	f8bd b07c 	ldrh.w	fp, [sp, #124]	; 0x7c
 8008200:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8008202:	a93e      	add	r1, sp, #248	; 0xf8
 8008204:	981c      	ldr	r0, [sp, #112]	; 0x70
 8008206:	9210      	str	r2, [sp, #64]	; 0x40
 8008208:	2201      	movs	r2, #1
 800820a:	920f      	str	r2, [sp, #60]	; 0x3c
 800820c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800820e:	920e      	str	r2, [sp, #56]	; 0x38
 8008210:	68b2      	ldr	r2, [r6, #8]
 8008212:	9302      	str	r3, [sp, #8]
 8008214:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8008216:	9109      	str	r1, [sp, #36]	; 0x24
 8008218:	ee18 1a10 	vmov	r1, s16
 800821c:	930c      	str	r3, [sp, #48]	; 0x30
 800821e:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8008220:	920d      	str	r2, [sp, #52]	; 0x34
 8008222:	930b      	str	r3, [sp, #44]	; 0x2c
 8008224:	f10d 03f6 	add.w	r3, sp, #246	; 0xf6
 8008228:	f8bd 2064 	ldrh.w	r2, [sp, #100]	; 0x64
 800822c:	930a      	str	r3, [sp, #40]	; 0x28
 800822e:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8008230:	f8cd b00c 	str.w	fp, [sp, #12]
 8008234:	9308      	str	r3, [sp, #32]
 8008236:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8008238:	9307      	str	r3, [sp, #28]
 800823a:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800823c:	9306      	str	r3, [sp, #24]
 800823e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008240:	9305      	str	r3, [sp, #20]
 8008242:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008244:	9304      	str	r3, [sp, #16]
 8008246:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008248:	9301      	str	r3, [sp, #4]
 800824a:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	ee18 3a90 	vmov	r3, s17
 8008252:	f001 fc0d 	bl	8009a70 <st_sssa8_convolve>
 8008256:	e705      	b.n	8008064 <forward_conv2d_nl_pool_integer_SSSA+0x3a4>
 8008258:	f1b9 0f00 	cmp.w	r9, #0
 800825c:	d102      	bne.n	8008264 <forward_conv2d_nl_pool_integer_SSSA+0x5a4>
 800825e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008260:	429c      	cmp	r4, r3
 8008262:	d06b      	beq.n	800833c <forward_conv2d_nl_pool_integer_SSSA+0x67c>
 8008264:	f8bd 209c 	ldrh.w	r2, [sp, #156]	; 0x9c
 8008268:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 800826c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800826e:	a83e      	add	r0, sp, #248	; 0xf8
 8008270:	9110      	str	r1, [sp, #64]	; 0x40
 8008272:	2101      	movs	r1, #1
 8008274:	910f      	str	r1, [sp, #60]	; 0x3c
 8008276:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8008278:	910e      	str	r1, [sp, #56]	; 0x38
 800827a:	68b1      	ldr	r1, [r6, #8]
 800827c:	9303      	str	r3, [sp, #12]
 800827e:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8008280:	9009      	str	r0, [sp, #36]	; 0x24
 8008282:	930c      	str	r3, [sp, #48]	; 0x30
 8008284:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8008286:	9202      	str	r2, [sp, #8]
 8008288:	930b      	str	r3, [sp, #44]	; 0x2c
 800828a:	f10d 03f6 	add.w	r3, sp, #246	; 0xf6
 800828e:	910d      	str	r1, [sp, #52]	; 0x34
 8008290:	ee18 1a10 	vmov	r1, s16
 8008294:	930a      	str	r3, [sp, #40]	; 0x28
 8008296:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 8008298:	f8bd 2064 	ldrh.w	r2, [sp, #100]	; 0x64
 800829c:	9308      	str	r3, [sp, #32]
 800829e:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 80082a0:	981c      	ldr	r0, [sp, #112]	; 0x70
 80082a2:	9307      	str	r3, [sp, #28]
 80082a4:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 80082a6:	9306      	str	r3, [sp, #24]
 80082a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80082aa:	9305      	str	r3, [sp, #20]
 80082ac:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80082ae:	9304      	str	r3, [sp, #16]
 80082b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80082b2:	9301      	str	r3, [sp, #4]
 80082b4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	ee18 3a90 	vmov	r3, s17
 80082bc:	f000 fe40 	bl	8008f40 <st_sssa8_convolve_dw>
 80082c0:	e6d0      	b.n	8008064 <forward_conv2d_nl_pool_integer_SSSA+0x3a4>
 80082c2:	9131      	str	r1, [sp, #196]	; 0xc4
 80082c4:	2a00      	cmp	r2, #0
 80082c6:	f47f ae29 	bne.w	8007f1c <forward_conv2d_nl_pool_integer_SSSA+0x25c>
 80082ca:	9232      	str	r2, [sp, #200]	; 0xc8
 80082cc:	e632      	b.n	8007f34 <forward_conv2d_nl_pool_integer_SSSA+0x274>
 80082ce:	f8d8 2020 	ldr.w	r2, [r8, #32]
 80082d2:	9228      	str	r2, [sp, #160]	; 0xa0
 80082d4:	2a00      	cmp	r2, #0
 80082d6:	f43f ad7d 	beq.w	8007dd4 <forward_conv2d_nl_pool_integer_SSSA+0x114>
 80082da:	6892      	ldr	r2, [r2, #8]
 80082dc:	9228      	str	r2, [sp, #160]	; 0xa0
 80082de:	e579      	b.n	8007dd4 <forward_conv2d_nl_pool_integer_SSSA+0x114>
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	4402      	add	r2, r0
 80082e4:	4293      	cmp	r3, r2
 80082e6:	f4bf af59 	bcs.w	800819c <forward_conv2d_nl_pool_integer_SSSA+0x4dc>
 80082ea:	3901      	subs	r1, #1
 80082ec:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80082ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082f2:	f801 2f01 	strb.w	r2, [r1, #1]!
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	4402      	add	r2, r0
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d3f6      	bcc.n	80082ee <forward_conv2d_nl_pool_integer_SSSA+0x62e>
 8008300:	9513      	str	r5, [sp, #76]	; 0x4c
 8008302:	e74b      	b.n	800819c <forward_conv2d_nl_pool_integer_SSSA+0x4dc>
 8008304:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8008306:	2a00      	cmp	r2, #0
 8008308:	bf0c      	ite	eq
 800830a:	2214      	moveq	r2, #20
 800830c:	2212      	movne	r2, #18
 800830e:	9226      	str	r2, [sp, #152]	; 0x98
 8008310:	e620      	b.n	8007f54 <forward_conv2d_nl_pool_integer_SSSA+0x294>
 8008312:	9132      	str	r1, [sp, #200]	; 0xc8
 8008314:	e60e      	b.n	8007f34 <forward_conv2d_nl_pool_integer_SSSA+0x274>
 8008316:	9031      	str	r0, [sp, #196]	; 0xc4
 8008318:	e5fd      	b.n	8007f16 <forward_conv2d_nl_pool_integer_SSSA+0x256>
 800831a:	4b1f      	ldr	r3, [pc, #124]	; (8008398 <forward_conv2d_nl_pool_integer_SSSA+0x6d8>)
 800831c:	f8cd a05c 	str.w	sl, [sp, #92]	; 0x5c
 8008320:	9330      	str	r3, [sp, #192]	; 0xc0
 8008322:	e50a      	b.n	8007d3a <forward_conv2d_nl_pool_integer_SSSA+0x7a>
 8008324:	4693      	mov	fp, r2
 8008326:	921c      	str	r2, [sp, #112]	; 0x70
 8008328:	e4f4      	b.n	8007d14 <forward_conv2d_nl_pool_integer_SSSA+0x54>
 800832a:	ee18 2a90 	vmov	r2, s17
 800832e:	9924      	ldr	r1, [sp, #144]	; 0x90
 8008330:	982b      	ldr	r0, [sp, #172]	; 0xac
 8008332:	9314      	str	r3, [sp, #80]	; 0x50
 8008334:	f002 fd1e 	bl	800ad74 <st_sssa8_convolve_1x1_WeightsPrefetch>
 8008338:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800833a:	e666      	b.n	800800a <forward_conv2d_nl_pool_integer_SSSA+0x34a>
 800833c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800833e:	f8bd 209c 	ldrh.w	r2, [sp, #156]	; 0x9c
 8008342:	9300      	str	r3, [sp, #0]
 8008344:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8008348:	9924      	ldr	r1, [sp, #144]	; 0x90
 800834a:	982b      	ldr	r0, [sp, #172]	; 0xac
 800834c:	923b      	str	r2, [sp, #236]	; 0xec
 800834e:	9314      	str	r3, [sp, #80]	; 0x50
 8008350:	f000 fd3a 	bl	8008dc8 <st_sssa8_conv_dw_Wadapt>
 8008354:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 8008356:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008358:	e788      	b.n	800826c <forward_conv2d_nl_pool_integer_SSSA+0x5ac>
 800835a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800835c:	ee18 0a90 	vmov	r0, s17
 8008360:	f8bd b07c 	ldrh.w	fp, [sp, #124]	; 0x7c
 8008364:	9303      	str	r3, [sp, #12]
 8008366:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8008368:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800836a:	9302      	str	r3, [sp, #8]
 800836c:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 800836e:	992b      	ldr	r1, [sp, #172]	; 0xac
 8008370:	9301      	str	r3, [sp, #4]
 8008372:	f8bd 309c 	ldrh.w	r3, [sp, #156]	; 0x9c
 8008376:	f8cd b000 	str.w	fp, [sp]
 800837a:	9314      	str	r3, [sp, #80]	; 0x50
 800837c:	f001 faec 	bl	8009958 <st_sssa8_convolve_rank1upd>
 8008380:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008382:	e73d      	b.n	8008200 <forward_conv2d_nl_pool_integer_SSSA+0x540>
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	deff      	udf	#255	; 0xff
 8008388:	2300      	movs	r3, #0
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	deff      	udf	#255	; 0xff
 800838e:	2300      	movs	r3, #0
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	deff      	udf	#255	; 0xff
 8008394:	00000000 	.word	0x00000000
 8008398:	08007739 	.word	0x08007739

0800839c <forward_dense_integer_SSSA>:
 800839c:	6982      	ldr	r2, [r0, #24]
 800839e:	8813      	ldrh	r3, [r2, #0]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	f000 80c8 	beq.w	8008536 <forward_dense_integer_SSSA+0x19a>
 80083a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083aa:	6852      	ldr	r2, [r2, #4]
 80083ac:	b093      	sub	sp, #76	; 0x4c
 80083ae:	6854      	ldr	r4, [r2, #4]
 80083b0:	b104      	cbz	r4, 80083b4 <forward_dense_integer_SSSA+0x18>
 80083b2:	6824      	ldr	r4, [r4, #0]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	f000 8161 	beq.w	800867c <forward_dense_integer_SSSA+0x2e0>
 80083ba:	6911      	ldr	r1, [r2, #16]
 80083bc:	b101      	cbz	r1, 80083c0 <forward_dense_integer_SSSA+0x24>
 80083be:	6809      	ldr	r1, [r1, #0]
 80083c0:	2b02      	cmp	r3, #2
 80083c2:	f000 815e 	beq.w	8008682 <forward_dense_integer_SSSA+0x2e6>
 80083c6:	69d5      	ldr	r5, [r2, #28]
 80083c8:	2d00      	cmp	r5, #0
 80083ca:	f000 8108 	beq.w	80085de <forward_dense_integer_SSSA+0x242>
 80083ce:	8b16      	ldrh	r6, [r2, #24]
 80083d0:	6828      	ldr	r0, [r5, #0]
 80083d2:	2e01      	cmp	r6, #1
 80083d4:	f240 812d 	bls.w	8008632 <forward_dense_integer_SSSA+0x296>
 80083d8:	686d      	ldr	r5, [r5, #4]
 80083da:	2b03      	cmp	r3, #3
 80083dc:	f000 8154 	beq.w	8008688 <forward_dense_integer_SSSA+0x2ec>
 80083e0:	f8d2 9028 	ldr.w	r9, [r2, #40]	; 0x28
 80083e4:	69ab      	ldr	r3, [r5, #24]
 80083e6:	f1b9 0f00 	cmp.w	r9, #0
 80083ea:	f000 810f 	beq.w	800860c <forward_dense_integer_SSSA+0x270>
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	68e2      	ldr	r2, [r4, #12]
 80083f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80083f4:	68cb      	ldr	r3, [r1, #12]
 80083f6:	6856      	ldr	r6, [r2, #4]
 80083f8:	f8d9 9000 	ldr.w	r9, [r9]
 80083fc:	f8d4 e018 	ldr.w	lr, [r4, #24]
 8008400:	698d      	ldr	r5, [r1, #24]
 8008402:	960f      	str	r6, [sp, #60]	; 0x3c
 8008404:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 8008408:	68db      	ldr	r3, [r3, #12]
 800840a:	fb03 f302 	mul.w	r3, r3, r2
 800840e:	b2b2      	uxth	r2, r6
 8008410:	930c      	str	r3, [sp, #48]	; 0x30
 8008412:	fa1f f38a 	uxth.w	r3, sl
 8008416:	f1b9 0f00 	cmp.w	r9, #0
 800841a:	d003      	beq.n	8008424 <forward_dense_integer_SSSA+0x88>
 800841c:	f8d9 6018 	ldr.w	r6, [r9, #24]
 8008420:	f8d6 9008 	ldr.w	r9, [r6, #8]
 8008424:	6827      	ldr	r7, [r4, #0]
 8008426:	f8d0 b000 	ldr.w	fp, [r0]
 800842a:	680c      	ldr	r4, [r1, #0]
 800842c:	6981      	ldr	r1, [r0, #24]
 800842e:	2f00      	cmp	r7, #0
 8008430:	f000 8083 	beq.w	800853a <forward_dense_integer_SSSA+0x19e>
 8008434:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8008438:	f1bc 0f00 	cmp.w	ip, #0
 800843c:	f000 80b1 	beq.w	80085a2 <forward_dense_integer_SSSA+0x206>
 8008440:	8878      	ldrh	r0, [r7, #2]
 8008442:	2800      	cmp	r0, #0
 8008444:	f000 809c 	beq.w	8008580 <forward_dense_integer_SSSA+0x1e4>
 8008448:	f8dc 6000 	ldr.w	r6, [ip]
 800844c:	edd6 7a00 	vldr	s15, [r6]
 8008450:	2c00      	cmp	r4, #0
 8008452:	f000 809a 	beq.w	800858a <forward_dense_integer_SSSA+0x1ee>
 8008456:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800845a:	f1b8 0f00 	cmp.w	r8, #0
 800845e:	f000 80a9 	beq.w	80085b4 <forward_dense_integer_SSSA+0x218>
 8008462:	8860      	ldrh	r0, [r4, #2]
 8008464:	2800      	cmp	r0, #0
 8008466:	d074      	beq.n	8008552 <forward_dense_integer_SSSA+0x1b6>
 8008468:	68ae      	ldr	r6, [r5, #8]
 800846a:	f8de 5008 	ldr.w	r5, [lr, #8]
 800846e:	6889      	ldr	r1, [r1, #8]
 8008470:	950d      	str	r5, [sp, #52]	; 0x34
 8008472:	f8d8 5000 	ldr.w	r5, [r8]
 8008476:	ed95 0a00 	vldr	s0, [r5]
 800847a:	f1bc 0f00 	cmp.w	ip, #0
 800847e:	d076      	beq.n	800856e <forward_dense_integer_SSSA+0x1d2>
 8008480:	8878      	ldrh	r0, [r7, #2]
 8008482:	2800      	cmp	r0, #0
 8008484:	f000 80a3 	beq.w	80085ce <forward_dense_integer_SSSA+0x232>
 8008488:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800848c:	f990 7000 	ldrsb.w	r7, [r0]
 8008490:	2c00      	cmp	r4, #0
 8008492:	f000 80eb 	beq.w	800866c <forward_dense_integer_SSSA+0x2d0>
 8008496:	f1b8 0f00 	cmp.w	r8, #0
 800849a:	f000 809d 	beq.w	80085d8 <forward_dense_integer_SSSA+0x23c>
 800849e:	8860      	ldrh	r0, [r4, #2]
 80084a0:	2800      	cmp	r0, #0
 80084a2:	d167      	bne.n	8008574 <forward_dense_integer_SSSA+0x1d8>
 80084a4:	900a      	str	r0, [sp, #40]	; 0x28
 80084a6:	910e      	str	r1, [sp, #56]	; 0x38
 80084a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80084ac:	f1bb 0f00 	cmp.w	fp, #0
 80084b0:	f000 80de 	beq.w	8008670 <forward_dense_integer_SSSA+0x2d4>
 80084b4:	f8db 0004 	ldr.w	r0, [fp, #4]
 80084b8:	2800      	cmp	r0, #0
 80084ba:	f000 80d9 	beq.w	8008670 <forward_dense_integer_SSSA+0x2d4>
 80084be:	6800      	ldr	r0, [r0, #0]
 80084c0:	2400      	movs	r4, #0
 80084c2:	f10d 0842 	add.w	r8, sp, #66	; 0x42
 80084c6:	f8ad 4042 	strh.w	r4, [sp, #66]	; 0x42
 80084ca:	9411      	str	r4, [sp, #68]	; 0x44
 80084cc:	ed90 7a00 	vldr	s14, [r0]
 80084d0:	4640      	mov	r0, r8
 80084d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084d6:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80084da:	f000 fc23 	bl	8008d24 <align_factor>
 80084de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084e0:	9011      	str	r0, [sp, #68]	; 0x44
 80084e2:	b32b      	cbz	r3, 8008530 <forward_dense_integer_SSSA+0x194>
 80084e4:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80084e8:	4699      	mov	r9, r3
 80084ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ec:	fa1f fa8a 	uxth.w	sl, sl
 80084f0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80084f2:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 80084f6:	970d      	str	r7, [sp, #52]	; 0x34
 80084f8:	461f      	mov	r7, r3
 80084fa:	9a08      	ldr	r2, [sp, #32]
 80084fc:	990e      	ldr	r1, [sp, #56]	; 0x38
 80084fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008500:	3401      	adds	r4, #1
 8008502:	4628      	mov	r0, r5
 8008504:	9605      	str	r6, [sp, #20]
 8008506:	9306      	str	r3, [sp, #24]
 8008508:	4456      	add	r6, sl
 800850a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800850c:	445d      	add	r5, fp
 800850e:	9304      	str	r3, [sp, #16]
 8008510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008512:	9303      	str	r3, [sp, #12]
 8008514:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008516:	e9cd 8301 	strd	r8, r3, [sp, #4]
 800851a:	ab11      	add	r3, sp, #68	; 0x44
 800851c:	9300      	str	r3, [sp, #0]
 800851e:	463b      	mov	r3, r7
 8008520:	e9cd 1208 	strd	r1, r2, [sp, #32]
 8008524:	f002 fc8a 	bl	800ae3c <st_sssa8_fully_connected>
 8008528:	454c      	cmp	r4, r9
 800852a:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 800852e:	d1e6      	bne.n	80084fe <forward_dense_integer_SSSA+0x162>
 8008530:	b013      	add	sp, #76	; 0x4c
 8008532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008536:	685b      	ldr	r3, [r3, #4]
 8008538:	deff      	udf	#255	; 0xff
 800853a:	2c00      	cmp	r4, #0
 800853c:	d056      	beq.n	80085ec <forward_dense_integer_SSSA+0x250>
 800853e:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8008542:	f1b8 0f00 	cmp.w	r8, #0
 8008546:	d05d      	beq.n	8008604 <forward_dense_integer_SSSA+0x268>
 8008548:	8860      	ldrh	r0, [r4, #2]
 800854a:	2800      	cmp	r0, #0
 800854c:	d173      	bne.n	8008636 <forward_dense_integer_SSSA+0x29a>
 800854e:	eddf 7a50 	vldr	s15, [pc, #320]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 8008552:	68ae      	ldr	r6, [r5, #8]
 8008554:	f8de 5008 	ldr.w	r5, [lr, #8]
 8008558:	6889      	ldr	r1, [r1, #8]
 800855a:	950d      	str	r5, [sp, #52]	; 0x34
 800855c:	2f00      	cmp	r7, #0
 800855e:	d041      	beq.n	80085e4 <forward_dense_integer_SSSA+0x248>
 8008560:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8008564:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 8008568:	f1bc 0f00 	cmp.w	ip, #0
 800856c:	d188      	bne.n	8008480 <forward_dense_integer_SSSA+0xe4>
 800856e:	4667      	mov	r7, ip
 8008570:	2800      	cmp	r0, #0
 8008572:	d097      	beq.n	80084a4 <forward_dense_integer_SSSA+0x108>
 8008574:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008578:	f990 0000 	ldrsb.w	r0, [r0]
 800857c:	900a      	str	r0, [sp, #40]	; 0x28
 800857e:	e792      	b.n	80084a6 <forward_dense_integer_SSSA+0x10a>
 8008580:	eddf 7a43 	vldr	s15, [pc, #268]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 8008584:	2c00      	cmp	r4, #0
 8008586:	f47f af66 	bne.w	8008456 <forward_dense_integer_SSSA+0xba>
 800858a:	68ae      	ldr	r6, [r5, #8]
 800858c:	f8de 5008 	ldr.w	r5, [lr, #8]
 8008590:	6889      	ldr	r1, [r1, #8]
 8008592:	950d      	str	r5, [sp, #52]	; 0x34
 8008594:	2800      	cmp	r0, #0
 8008596:	d15a      	bne.n	800864e <forward_dense_integer_SSSA+0x2b2>
 8008598:	4607      	mov	r7, r0
 800859a:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 800859e:	900a      	str	r0, [sp, #40]	; 0x28
 80085a0:	e781      	b.n	80084a6 <forward_dense_integer_SSSA+0x10a>
 80085a2:	b31c      	cbz	r4, 80085ec <forward_dense_integer_SSSA+0x250>
 80085a4:	f8d4 8004 	ldr.w	r8, [r4, #4]
 80085a8:	eddf 7a39 	vldr	s15, [pc, #228]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 80085ac:	f1b8 0f00 	cmp.w	r8, #0
 80085b0:	f47f af57 	bne.w	8008462 <forward_dense_integer_SSSA+0xc6>
 80085b4:	f8de 0008 	ldr.w	r0, [lr, #8]
 80085b8:	68ae      	ldr	r6, [r5, #8]
 80085ba:	6889      	ldr	r1, [r1, #8]
 80085bc:	900d      	str	r0, [sp, #52]	; 0x34
 80085be:	f1bc 0f00 	cmp.w	ip, #0
 80085c2:	d00e      	beq.n	80085e2 <forward_dense_integer_SSSA+0x246>
 80085c4:	8878      	ldrh	r0, [r7, #2]
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d149      	bne.n	800865e <forward_dense_integer_SSSA+0x2c2>
 80085ca:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 80085ce:	2700      	movs	r7, #0
 80085d0:	f1b8 0f00 	cmp.w	r8, #0
 80085d4:	f47f af63 	bne.w	800849e <forward_dense_integer_SSSA+0x102>
 80085d8:	2000      	movs	r0, #0
 80085da:	900a      	str	r0, [sp, #40]	; 0x28
 80085dc:	e763      	b.n	80084a6 <forward_dense_integer_SSSA+0x10a>
 80085de:	4628      	mov	r0, r5
 80085e0:	e6fb      	b.n	80083da <forward_dense_integer_SSSA+0x3e>
 80085e2:	4667      	mov	r7, ip
 80085e4:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 80085e8:	970a      	str	r7, [sp, #40]	; 0x28
 80085ea:	e75c      	b.n	80084a6 <forward_dense_integer_SSSA+0x10a>
 80085ec:	eddf 7a28 	vldr	s15, [pc, #160]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 80085f0:	4627      	mov	r7, r4
 80085f2:	f8de 0008 	ldr.w	r0, [lr, #8]
 80085f6:	eeb0 0a67 	vmov.f32	s0, s15
 80085fa:	68ae      	ldr	r6, [r5, #8]
 80085fc:	6889      	ldr	r1, [r1, #8]
 80085fe:	900d      	str	r0, [sp, #52]	; 0x34
 8008600:	970a      	str	r7, [sp, #40]	; 0x28
 8008602:	e750      	b.n	80084a6 <forward_dense_integer_SSSA+0x10a>
 8008604:	eddf 7a22 	vldr	s15, [pc, #136]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 8008608:	4647      	mov	r7, r8
 800860a:	e7f2      	b.n	80085f2 <forward_dense_integer_SSSA+0x256>
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	68e2      	ldr	r2, [r4, #12]
 8008610:	930b      	str	r3, [sp, #44]	; 0x2c
 8008612:	68cb      	ldr	r3, [r1, #12]
 8008614:	6856      	ldr	r6, [r2, #4]
 8008616:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800861a:	698d      	ldr	r5, [r1, #24]
 800861c:	960f      	str	r6, [sp, #60]	; 0x3c
 800861e:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 8008622:	68db      	ldr	r3, [r3, #12]
 8008624:	fb03 f302 	mul.w	r3, r3, r2
 8008628:	b2b2      	uxth	r2, r6
 800862a:	930c      	str	r3, [sp, #48]	; 0x30
 800862c:	fa1f f38a 	uxth.w	r3, sl
 8008630:	e6f8      	b.n	8008424 <forward_dense_integer_SSSA+0x88>
 8008632:	2500      	movs	r5, #0
 8008634:	e6d1      	b.n	80083da <forward_dense_integer_SSSA+0x3e>
 8008636:	f8de 0008 	ldr.w	r0, [lr, #8]
 800863a:	68ae      	ldr	r6, [r5, #8]
 800863c:	900d      	str	r0, [sp, #52]	; 0x34
 800863e:	f8d8 0000 	ldr.w	r0, [r8]
 8008642:	6889      	ldr	r1, [r1, #8]
 8008644:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 8008648:	ed90 0a00 	vldr	s0, [r0]
 800864c:	e792      	b.n	8008574 <forward_dense_integer_SSSA+0x1d8>
 800864e:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8008652:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 8008656:	f990 7000 	ldrsb.w	r7, [r0]
 800865a:	940a      	str	r4, [sp, #40]	; 0x28
 800865c:	e723      	b.n	80084a6 <forward_dense_integer_SSSA+0x10a>
 800865e:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8008662:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8008690 <forward_dense_integer_SSSA+0x2f4>
 8008666:	f990 7000 	ldrsb.w	r7, [r0]
 800866a:	e7b5      	b.n	80085d8 <forward_dense_integer_SSSA+0x23c>
 800866c:	940a      	str	r4, [sp, #40]	; 0x28
 800866e:	e71a      	b.n	80084a6 <forward_dense_integer_SSSA+0x10a>
 8008670:	2300      	movs	r3, #0
 8008672:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8008676:	9311      	str	r3, [sp, #68]	; 0x44
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	deff      	udf	#255	; 0xff
 800867c:	2300      	movs	r3, #0
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	deff      	udf	#255	; 0xff
 8008682:	2300      	movs	r3, #0
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	deff      	udf	#255	; 0xff
 8008688:	2300      	movs	r3, #0
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	deff      	udf	#255	; 0xff
 800868e:	bf00      	nop
 8008690:	00000000 	.word	0x00000000

08008694 <ai_check_custom_types>:
 8008694:	b082      	sub	sp, #8
 8008696:	4b12      	ldr	r3, [pc, #72]	; (80086e0 <ai_check_custom_types+0x4c>)
 8008698:	9301      	str	r3, [sp, #4]
 800869a:	b118      	cbz	r0, 80086a4 <ai_check_custom_types+0x10>
 800869c:	7803      	ldrb	r3, [r0, #0]
 800869e:	2b03      	cmp	r3, #3
 80086a0:	d002      	beq.n	80086a8 <ai_check_custom_types+0x14>
 80086a2:	2000      	movs	r0, #0
 80086a4:	b002      	add	sp, #8
 80086a6:	4770      	bx	lr
 80086a8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d004      	beq.n	80086ba <ai_check_custom_types+0x26>
 80086b0:	2001      	movs	r0, #1
 80086b2:	f080 0001 	eor.w	r0, r0, #1
 80086b6:	b002      	add	sp, #8
 80086b8:	4770      	bx	lr
 80086ba:	7842      	ldrb	r2, [r0, #1]
 80086bc:	3001      	adds	r0, #1
 80086be:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d1f4      	bne.n	80086b0 <ai_check_custom_types+0x1c>
 80086c6:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80086ca:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d1ee      	bne.n	80086b0 <ai_check_custom_types+0x1c>
 80086d2:	7842      	ldrb	r2, [r0, #1]
 80086d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80086d8:	429a      	cmp	r2, r3
 80086da:	d1e9      	bne.n	80086b0 <ai_check_custom_types+0x1c>
 80086dc:	2000      	movs	r0, #0
 80086de:	e7e8      	b.n	80086b2 <ai_check_custom_types+0x1e>
 80086e0:	84048403 	.word	0x84048403

080086e4 <ai_layers_init_all>:
 80086e4:	2100      	movs	r1, #0
 80086e6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80086e8:	b13b      	cbz	r3, 80086fa <ai_layers_init_all+0x16>
 80086ea:	691a      	ldr	r2, [r3, #16]
 80086ec:	3101      	adds	r1, #1
 80086ee:	60d8      	str	r0, [r3, #12]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	4613      	mov	r3, r2
 80086f4:	d001      	beq.n	80086fa <ai_layers_init_all+0x16>
 80086f6:	2a00      	cmp	r2, #0
 80086f8:	d1f6      	bne.n	80086e8 <ai_layers_init_all+0x4>
 80086fa:	4608      	mov	r0, r1
 80086fc:	4770      	bx	lr
 80086fe:	bf00      	nop

08008700 <ai_layers_post_init_all>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	2500      	movs	r5, #0
 8008704:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8008706:	b16c      	cbz	r4, 8008724 <ai_layers_post_init_all+0x24>
 8008708:	6863      	ldr	r3, [r4, #4]
 800870a:	07db      	lsls	r3, r3, #31
 800870c:	d504      	bpl.n	8008718 <ai_layers_post_init_all+0x18>
 800870e:	6a23      	ldr	r3, [r4, #32]
 8008710:	4620      	mov	r0, r4
 8008712:	b10b      	cbz	r3, 8008718 <ai_layers_post_init_all+0x18>
 8008714:	3501      	adds	r5, #1
 8008716:	4798      	blx	r3
 8008718:	6923      	ldr	r3, [r4, #16]
 800871a:	42a3      	cmp	r3, r4
 800871c:	461c      	mov	r4, r3
 800871e:	d001      	beq.n	8008724 <ai_layers_post_init_all+0x24>
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1f0      	bne.n	8008706 <ai_layers_post_init_all+0x6>
 8008724:	4628      	mov	r0, r5
 8008726:	bd38      	pop	{r3, r4, r5, pc}

08008728 <ai_layers_forward_all>:
 8008728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800872c:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8008730:	4604      	mov	r4, r0
 8008732:	f1b8 0f00 	cmp.w	r8, #0
 8008736:	d02a      	beq.n	800878e <ai_layers_forward_all+0x66>
 8008738:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800873a:	6381      	str	r1, [r0, #56]	; 0x38
 800873c:	b319      	cbz	r1, 8008786 <ai_layers_forward_all+0x5e>
 800873e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8008740:	2001      	movs	r0, #1
 8008742:	47c0      	blx	r8
 8008744:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008746:	b1f6      	cbz	r6, 8008786 <ai_layers_forward_all+0x5e>
 8008748:	2700      	movs	r7, #0
 800874a:	4631      	mov	r1, r6
 800874c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800874e:	2002      	movs	r0, #2
 8008750:	47c0      	blx	r8
 8008752:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8008754:	4628      	mov	r0, r5
 8008756:	696b      	ldr	r3, [r5, #20]
 8008758:	4798      	blx	r3
 800875a:	692e      	ldr	r6, [r5, #16]
 800875c:	2003      	movs	r0, #3
 800875e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008760:	42b5      	cmp	r5, r6
 8008762:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008764:	d007      	beq.n	8008776 <ai_layers_forward_all+0x4e>
 8008766:	47c0      	blx	r8
 8008768:	3701      	adds	r7, #1
 800876a:	63a6      	str	r6, [r4, #56]	; 0x38
 800876c:	2e00      	cmp	r6, #0
 800876e:	d1ec      	bne.n	800874a <ai_layers_forward_all+0x22>
 8008770:	4638      	mov	r0, r7
 8008772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008776:	2003      	movs	r0, #3
 8008778:	3701      	adds	r7, #1
 800877a:	47c0      	blx	r8
 800877c:	2300      	movs	r3, #0
 800877e:	4638      	mov	r0, r7
 8008780:	63a3      	str	r3, [r4, #56]	; 0x38
 8008782:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008786:	2700      	movs	r7, #0
 8008788:	4638      	mov	r0, r7
 800878a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800878e:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8008790:	6385      	str	r5, [r0, #56]	; 0x38
 8008792:	2d00      	cmp	r5, #0
 8008794:	d0f7      	beq.n	8008786 <ai_layers_forward_all+0x5e>
 8008796:	4647      	mov	r7, r8
 8008798:	696b      	ldr	r3, [r5, #20]
 800879a:	4628      	mov	r0, r5
 800879c:	4798      	blx	r3
 800879e:	462b      	mov	r3, r5
 80087a0:	692d      	ldr	r5, [r5, #16]
 80087a2:	429d      	cmp	r5, r3
 80087a4:	d004      	beq.n	80087b0 <ai_layers_forward_all+0x88>
 80087a6:	3701      	adds	r7, #1
 80087a8:	63a5      	str	r5, [r4, #56]	; 0x38
 80087aa:	2d00      	cmp	r5, #0
 80087ac:	d1f4      	bne.n	8008798 <ai_layers_forward_all+0x70>
 80087ae:	e7df      	b.n	8008770 <ai_layers_forward_all+0x48>
 80087b0:	2300      	movs	r3, #0
 80087b2:	3701      	adds	r7, #1
 80087b4:	63a3      	str	r3, [r4, #56]	; 0x38
 80087b6:	e7db      	b.n	8008770 <ai_layers_forward_all+0x48>

080087b8 <pool_func_mp_array_integer_INT8>:
 80087b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087bc:	b093      	sub	sp, #76	; 0x4c
 80087be:	468c      	mov	ip, r1
 80087c0:	469a      	mov	sl, r3
 80087c2:	6804      	ldr	r4, [r0, #0]
 80087c4:	f8bd 1074 	ldrh.w	r1, [sp, #116]	; 0x74
 80087c8:	f8bd 3070 	ldrh.w	r3, [sp, #112]	; 0x70
 80087cc:	910e      	str	r1, [sp, #56]	; 0x38
 80087ce:	f8bd 1078 	ldrh.w	r1, [sp, #120]	; 0x78
 80087d2:	930d      	str	r3, [sp, #52]	; 0x34
 80087d4:	910f      	str	r1, [sp, #60]	; 0x3c
 80087d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80087d8:	f8bd 107c 	ldrh.w	r1, [sp, #124]	; 0x7c
 80087dc:	6980      	ldr	r0, [r0, #24]
 80087de:	9110      	str	r1, [sp, #64]	; 0x40
 80087e0:	f8bd b080 	ldrh.w	fp, [sp, #128]	; 0x80
 80087e4:	6999      	ldr	r1, [r3, #24]
 80087e6:	f8bd 7084 	ldrh.w	r7, [sp, #132]	; 0x84
 80087ea:	f8bd e088 	ldrh.w	lr, [sp, #136]	; 0x88
 80087ee:	f8bd 808c 	ldrh.w	r8, [sp, #140]	; 0x8c
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2c00      	cmp	r4, #0
 80087f6:	d05c      	beq.n	80088b2 <pool_func_mp_array_integer_INT8+0xfa>
 80087f8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80087fc:	f1b9 0f00 	cmp.w	r9, #0
 8008800:	d041      	beq.n	8008886 <pool_func_mp_array_integer_INT8+0xce>
 8008802:	8865      	ldrh	r5, [r4, #2]
 8008804:	2d00      	cmp	r5, #0
 8008806:	d06d      	beq.n	80088e4 <pool_func_mp_array_integer_INT8+0x12c>
 8008808:	f8d9 6000 	ldr.w	r6, [r9]
 800880c:	ed96 0a00 	vldr	s0, [r6]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d06b      	beq.n	80088ec <pool_func_mp_array_integer_INT8+0x134>
 8008814:	685e      	ldr	r6, [r3, #4]
 8008816:	2e00      	cmp	r6, #0
 8008818:	d03c      	beq.n	8008894 <pool_func_mp_array_integer_INT8+0xdc>
 800881a:	885d      	ldrh	r5, [r3, #2]
 800881c:	9511      	str	r5, [sp, #68]	; 0x44
 800881e:	2d00      	cmp	r5, #0
 8008820:	d050      	beq.n	80088c4 <pool_func_mp_array_integer_INT8+0x10c>
 8008822:	6835      	ldr	r5, [r6, #0]
 8008824:	6880      	ldr	r0, [r0, #8]
 8008826:	6889      	ldr	r1, [r1, #8]
 8008828:	edd5 0a00 	vldr	s1, [r5]
 800882c:	f1b9 0f00 	cmp.w	r9, #0
 8008830:	d052      	beq.n	80088d8 <pool_func_mp_array_integer_INT8+0x120>
 8008832:	8864      	ldrh	r4, [r4, #2]
 8008834:	2c00      	cmp	r4, #0
 8008836:	d037      	beq.n	80088a8 <pool_func_mp_array_integer_INT8+0xf0>
 8008838:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800883c:	f994 4000 	ldrsb.w	r4, [r4]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d04d      	beq.n	80088e0 <pool_func_mp_array_integer_INT8+0x128>
 8008844:	2e00      	cmp	r6, #0
 8008846:	d032      	beq.n	80088ae <pool_func_mp_array_integer_INT8+0xf6>
 8008848:	885b      	ldrh	r3, [r3, #2]
 800884a:	9311      	str	r3, [sp, #68]	; 0x44
 800884c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800884e:	2b00      	cmp	r3, #0
 8008850:	d046      	beq.n	80088e0 <pool_func_mp_array_integer_INT8+0x128>
 8008852:	6873      	ldr	r3, [r6, #4]
 8008854:	f993 5000 	ldrsb.w	r5, [r3]
 8008858:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800885a:	f8cd a000 	str.w	sl, [sp]
 800885e:	9304      	str	r3, [sp, #16]
 8008860:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008862:	9303      	str	r3, [sp, #12]
 8008864:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008866:	9302      	str	r3, [sp, #8]
 8008868:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800886a:	9301      	str	r3, [sp, #4]
 800886c:	4613      	mov	r3, r2
 800886e:	4662      	mov	r2, ip
 8008870:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 8008874:	e9cd e807 	strd	lr, r8, [sp, #28]
 8008878:	e9cd b705 	strd	fp, r7, [sp, #20]
 800887c:	f004 ffa6 	bl	800d7cc <st_int8_maxpool>
 8008880:	b013      	add	sp, #76	; 0x4c
 8008882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008886:	2b00      	cmp	r3, #0
 8008888:	d03c      	beq.n	8008904 <pool_func_mp_array_integer_INT8+0x14c>
 800888a:	685e      	ldr	r6, [r3, #4]
 800888c:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 8008890:	2e00      	cmp	r6, #0
 8008892:	d1c2      	bne.n	800881a <pool_func_mp_array_integer_INT8+0x62>
 8008894:	6880      	ldr	r0, [r0, #8]
 8008896:	6889      	ldr	r1, [r1, #8]
 8008898:	f1b9 0f00 	cmp.w	r9, #0
 800889c:	d02d      	beq.n	80088fa <pool_func_mp_array_integer_INT8+0x142>
 800889e:	8864      	ldrh	r4, [r4, #2]
 80088a0:	2c00      	cmp	r4, #0
 80088a2:	d151      	bne.n	8008948 <pool_func_mp_array_integer_INT8+0x190>
 80088a4:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 80088a8:	2400      	movs	r4, #0
 80088aa:	2e00      	cmp	r6, #0
 80088ac:	d1cc      	bne.n	8008848 <pool_func_mp_array_integer_INT8+0x90>
 80088ae:	2500      	movs	r5, #0
 80088b0:	e7d2      	b.n	8008858 <pool_func_mp_array_integer_INT8+0xa0>
 80088b2:	b33b      	cbz	r3, 8008904 <pool_func_mp_array_integer_INT8+0x14c>
 80088b4:	685e      	ldr	r6, [r3, #4]
 80088b6:	b376      	cbz	r6, 8008916 <pool_func_mp_array_integer_INT8+0x15e>
 80088b8:	885d      	ldrh	r5, [r3, #2]
 80088ba:	9511      	str	r5, [sp, #68]	; 0x44
 80088bc:	2d00      	cmp	r5, #0
 80088be:	d133      	bne.n	8008928 <pool_func_mp_array_integer_INT8+0x170>
 80088c0:	ed9f 0a25 	vldr	s0, [pc, #148]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 80088c4:	6880      	ldr	r0, [r0, #8]
 80088c6:	6889      	ldr	r1, [r1, #8]
 80088c8:	b1c4      	cbz	r4, 80088fc <pool_func_mp_array_integer_INT8+0x144>
 80088ca:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80088ce:	eddf 0a22 	vldr	s1, [pc, #136]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 80088d2:	f1b9 0f00 	cmp.w	r9, #0
 80088d6:	d1ac      	bne.n	8008832 <pool_func_mp_array_integer_INT8+0x7a>
 80088d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80088da:	464c      	mov	r4, r9
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1b8      	bne.n	8008852 <pool_func_mp_array_integer_INT8+0x9a>
 80088e0:	461d      	mov	r5, r3
 80088e2:	e7b9      	b.n	8008858 <pool_func_mp_array_integer_INT8+0xa0>
 80088e4:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d193      	bne.n	8008814 <pool_func_mp_array_integer_INT8+0x5c>
 80088ec:	6880      	ldr	r0, [r0, #8]
 80088ee:	6889      	ldr	r1, [r1, #8]
 80088f0:	bb15      	cbnz	r5, 8008938 <pool_func_mp_array_integer_INT8+0x180>
 80088f2:	462c      	mov	r4, r5
 80088f4:	eddf 0a18 	vldr	s1, [pc, #96]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 80088f8:	e7ae      	b.n	8008858 <pool_func_mp_array_integer_INT8+0xa0>
 80088fa:	464c      	mov	r4, r9
 80088fc:	eddf 0a16 	vldr	s1, [pc, #88]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 8008900:	4625      	mov	r5, r4
 8008902:	e7a9      	b.n	8008858 <pool_func_mp_array_integer_INT8+0xa0>
 8008904:	ed9f 0a14 	vldr	s0, [pc, #80]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 8008908:	461c      	mov	r4, r3
 800890a:	6880      	ldr	r0, [r0, #8]
 800890c:	461d      	mov	r5, r3
 800890e:	eef0 0a40 	vmov.f32	s1, s0
 8008912:	6889      	ldr	r1, [r1, #8]
 8008914:	e7a0      	b.n	8008858 <pool_func_mp_array_integer_INT8+0xa0>
 8008916:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 800891a:	4634      	mov	r4, r6
 800891c:	6880      	ldr	r0, [r0, #8]
 800891e:	4635      	mov	r5, r6
 8008920:	eef0 0a40 	vmov.f32	s1, s0
 8008924:	6889      	ldr	r1, [r1, #8]
 8008926:	e797      	b.n	8008858 <pool_func_mp_array_integer_INT8+0xa0>
 8008928:	6833      	ldr	r3, [r6, #0]
 800892a:	6880      	ldr	r0, [r0, #8]
 800892c:	6889      	ldr	r1, [r1, #8]
 800892e:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 8008932:	edd3 0a00 	vldr	s1, [r3]
 8008936:	e78c      	b.n	8008852 <pool_func_mp_array_integer_INT8+0x9a>
 8008938:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800893c:	461d      	mov	r5, r3
 800893e:	eddf 0a06 	vldr	s1, [pc, #24]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 8008942:	f994 4000 	ldrsb.w	r4, [r4]
 8008946:	e787      	b.n	8008858 <pool_func_mp_array_integer_INT8+0xa0>
 8008948:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800894c:	eddf 0a02 	vldr	s1, [pc, #8]	; 8008958 <pool_func_mp_array_integer_INT8+0x1a0>
 8008950:	f993 4000 	ldrsb.w	r4, [r3]
 8008954:	e7ab      	b.n	80088ae <pool_func_mp_array_integer_INT8+0xf6>
 8008956:	bf00      	nop
 8008958:	00000000 	.word	0x00000000

0800895c <forward_mp_integer_INT8>:
 800895c:	6983      	ldr	r3, [r0, #24]
 800895e:	881a      	ldrh	r2, [r3, #0]
 8008960:	2a00      	cmp	r2, #0
 8008962:	d074      	beq.n	8008a4e <forward_mp_integer_INT8+0xf2>
 8008964:	6859      	ldr	r1, [r3, #4]
 8008966:	684b      	ldr	r3, [r1, #4]
 8008968:	b103      	cbz	r3, 800896c <forward_mp_integer_INT8+0x10>
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	2a01      	cmp	r2, #1
 800896e:	f000 80e0 	beq.w	8008b32 <forward_mp_integer_INT8+0x1d6>
 8008972:	690a      	ldr	r2, [r1, #16]
 8008974:	2a00      	cmp	r2, #0
 8008976:	f000 80df 	beq.w	8008b38 <forward_mp_integer_INT8+0x1dc>
 800897a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800897e:	68de      	ldr	r6, [r3, #12]
 8008980:	b095      	sub	sp, #84	; 0x54
 8008982:	6811      	ldr	r1, [r2, #0]
 8008984:	681c      	ldr	r4, [r3, #0]
 8008986:	f8d3 b018 	ldr.w	fp, [r3, #24]
 800898a:	f8b6 c004 	ldrh.w	ip, [r6, #4]
 800898e:	8932      	ldrh	r2, [r6, #8]
 8008990:	89b3      	ldrh	r3, [r6, #12]
 8008992:	8b86      	ldrh	r6, [r0, #28]
 8008994:	6b07      	ldr	r7, [r0, #48]	; 0x30
 8008996:	960d      	str	r6, [sp, #52]	; 0x34
 8008998:	8c06      	ldrh	r6, [r0, #32]
 800899a:	68cd      	ldr	r5, [r1, #12]
 800899c:	960e      	str	r6, [sp, #56]	; 0x38
 800899e:	88be      	ldrh	r6, [r7, #4]
 80089a0:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 80089a4:	960f      	str	r6, [sp, #60]	; 0x3c
 80089a6:	883e      	ldrh	r6, [r7, #0]
 80089a8:	f8b5 800c 	ldrh.w	r8, [r5, #12]
 80089ac:	9610      	str	r6, [sp, #64]	; 0x40
 80089ae:	8c86      	ldrh	r6, [r0, #36]	; 0x24
 80089b0:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 80089b2:	9611      	str	r6, [sp, #68]	; 0x44
 80089b4:	f8d1 a018 	ldr.w	sl, [r1, #24]
 80089b8:	680e      	ldr	r6, [r1, #0]
 80089ba:	9012      	str	r0, [sp, #72]	; 0x48
 80089bc:	2c00      	cmp	r4, #0
 80089be:	d060      	beq.n	8008a82 <forward_mp_integer_INT8+0x126>
 80089c0:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80089c4:	f1b9 0f00 	cmp.w	r9, #0
 80089c8:	d043      	beq.n	8008a52 <forward_mp_integer_INT8+0xf6>
 80089ca:	8865      	ldrh	r5, [r4, #2]
 80089cc:	2d00      	cmp	r5, #0
 80089ce:	d06e      	beq.n	8008aae <forward_mp_integer_INT8+0x152>
 80089d0:	f8d9 1000 	ldr.w	r1, [r9]
 80089d4:	ed91 0a00 	vldr	s0, [r1]
 80089d8:	2e00      	cmp	r6, #0
 80089da:	d06c      	beq.n	8008ab6 <forward_mp_integer_INT8+0x15a>
 80089dc:	6877      	ldr	r7, [r6, #4]
 80089de:	2f00      	cmp	r7, #0
 80089e0:	d03e      	beq.n	8008a60 <forward_mp_integer_INT8+0x104>
 80089e2:	8871      	ldrh	r1, [r6, #2]
 80089e4:	9113      	str	r1, [sp, #76]	; 0x4c
 80089e6:	2900      	cmp	r1, #0
 80089e8:	d053      	beq.n	8008a92 <forward_mp_integer_INT8+0x136>
 80089ea:	683d      	ldr	r5, [r7, #0]
 80089ec:	f8db 0008 	ldr.w	r0, [fp, #8]
 80089f0:	f8da 1008 	ldr.w	r1, [sl, #8]
 80089f4:	edd5 0a00 	vldr	s1, [r5]
 80089f8:	f1b9 0f00 	cmp.w	r9, #0
 80089fc:	d055      	beq.n	8008aaa <forward_mp_integer_INT8+0x14e>
 80089fe:	8864      	ldrh	r4, [r4, #2]
 8008a00:	2c00      	cmp	r4, #0
 8008a02:	d039      	beq.n	8008a78 <forward_mp_integer_INT8+0x11c>
 8008a04:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008a08:	f994 4000 	ldrsb.w	r4, [r4]
 8008a0c:	2e00      	cmp	r6, #0
 8008a0e:	d036      	beq.n	8008a7e <forward_mp_integer_INT8+0x122>
 8008a10:	2f00      	cmp	r7, #0
 8008a12:	d034      	beq.n	8008a7e <forward_mp_integer_INT8+0x122>
 8008a14:	8875      	ldrh	r5, [r6, #2]
 8008a16:	9513      	str	r5, [sp, #76]	; 0x4c
 8008a18:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8008a1a:	b115      	cbz	r5, 8008a22 <forward_mp_integer_INT8+0xc6>
 8008a1c:	687d      	ldr	r5, [r7, #4]
 8008a1e:	f995 5000 	ldrsb.w	r5, [r5]
 8008a22:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 8008a26:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8008a28:	9406      	str	r4, [sp, #24]
 8008a2a:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008a2c:	9405      	str	r4, [sp, #20]
 8008a2e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8008a30:	9404      	str	r4, [sp, #16]
 8008a32:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8008a34:	9403      	str	r4, [sp, #12]
 8008a36:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008a38:	9402      	str	r4, [sp, #8]
 8008a3a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008a3c:	e9cd e807 	strd	lr, r8, [sp, #28]
 8008a40:	e9cd c400 	strd	ip, r4, [sp]
 8008a44:	f004 fec2 	bl	800d7cc <st_int8_maxpool>
 8008a48:	b015      	add	sp, #84	; 0x54
 8008a4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a4e:	6853      	ldr	r3, [r2, #4]
 8008a50:	deff      	udf	#255	; 0xff
 8008a52:	2e00      	cmp	r6, #0
 8008a54:	d039      	beq.n	8008aca <forward_mp_integer_INT8+0x16e>
 8008a56:	6877      	ldr	r7, [r6, #4]
 8008a58:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008a5c:	2f00      	cmp	r7, #0
 8008a5e:	d1c0      	bne.n	80089e2 <forward_mp_integer_INT8+0x86>
 8008a60:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008a64:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008a68:	f1b9 0f00 	cmp.w	r9, #0
 8008a6c:	d05c      	beq.n	8008b28 <forward_mp_integer_INT8+0x1cc>
 8008a6e:	8864      	ldrh	r4, [r4, #2]
 8008a70:	2c00      	cmp	r4, #0
 8008a72:	d152      	bne.n	8008b1a <forward_mp_integer_INT8+0x1be>
 8008a74:	eddf 0a31 	vldr	s1, [pc, #196]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008a78:	2400      	movs	r4, #0
 8008a7a:	2f00      	cmp	r7, #0
 8008a7c:	d1ca      	bne.n	8008a14 <forward_mp_integer_INT8+0xb8>
 8008a7e:	2500      	movs	r5, #0
 8008a80:	e7cf      	b.n	8008a22 <forward_mp_integer_INT8+0xc6>
 8008a82:	b316      	cbz	r6, 8008aca <forward_mp_integer_INT8+0x16e>
 8008a84:	6877      	ldr	r7, [r6, #4]
 8008a86:	b35f      	cbz	r7, 8008ae0 <forward_mp_integer_INT8+0x184>
 8008a88:	8871      	ldrh	r1, [r6, #2]
 8008a8a:	9113      	str	r1, [sp, #76]	; 0x4c
 8008a8c:	bb99      	cbnz	r1, 8008af6 <forward_mp_integer_INT8+0x19a>
 8008a8e:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008a92:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008a96:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008a9a:	b194      	cbz	r4, 8008ac2 <forward_mp_integer_INT8+0x166>
 8008a9c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8008aa0:	eddf 0a26 	vldr	s1, [pc, #152]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008aa4:	f1b9 0f00 	cmp.w	r9, #0
 8008aa8:	d1a9      	bne.n	80089fe <forward_mp_integer_INT8+0xa2>
 8008aaa:	464c      	mov	r4, r9
 8008aac:	e7b4      	b.n	8008a18 <forward_mp_integer_INT8+0xbc>
 8008aae:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008ab2:	2e00      	cmp	r6, #0
 8008ab4:	d192      	bne.n	80089dc <forward_mp_integer_INT8+0x80>
 8008ab6:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008aba:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008abe:	bb25      	cbnz	r5, 8008b0a <forward_mp_integer_INT8+0x1ae>
 8008ac0:	462c      	mov	r4, r5
 8008ac2:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008ac6:	4625      	mov	r5, r4
 8008ac8:	e7ab      	b.n	8008a22 <forward_mp_integer_INT8+0xc6>
 8008aca:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008ace:	4634      	mov	r4, r6
 8008ad0:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008ad4:	4635      	mov	r5, r6
 8008ad6:	eef0 0a40 	vmov.f32	s1, s0
 8008ada:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008ade:	e7a0      	b.n	8008a22 <forward_mp_integer_INT8+0xc6>
 8008ae0:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008ae4:	463c      	mov	r4, r7
 8008ae6:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008aea:	463d      	mov	r5, r7
 8008aec:	eef0 0a40 	vmov.f32	s1, s0
 8008af0:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008af4:	e795      	b.n	8008a22 <forward_mp_integer_INT8+0xc6>
 8008af6:	683d      	ldr	r5, [r7, #0]
 8008af8:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008afc:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008b00:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008b04:	edd5 0a00 	vldr	s1, [r5]
 8008b08:	e788      	b.n	8008a1c <forward_mp_integer_INT8+0xc0>
 8008b0a:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008b0e:	4635      	mov	r5, r6
 8008b10:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008b14:	f994 4000 	ldrsb.w	r4, [r4]
 8008b18:	e783      	b.n	8008a22 <forward_mp_integer_INT8+0xc6>
 8008b1a:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008b1e:	eddf 0a07 	vldr	s1, [pc, #28]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008b22:	f994 4000 	ldrsb.w	r4, [r4]
 8008b26:	e7aa      	b.n	8008a7e <forward_mp_integer_INT8+0x122>
 8008b28:	464c      	mov	r4, r9
 8008b2a:	eddf 0a04 	vldr	s1, [pc, #16]	; 8008b3c <forward_mp_integer_INT8+0x1e0>
 8008b2e:	464d      	mov	r5, r9
 8008b30:	e777      	b.n	8008a22 <forward_mp_integer_INT8+0xc6>
 8008b32:	2300      	movs	r3, #0
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	deff      	udf	#255	; 0xff
 8008b38:	68d3      	ldr	r3, [r2, #12]
 8008b3a:	deff      	udf	#255	; 0xff
 8008b3c:	00000000 	.word	0x00000000

08008b40 <forward_ap_integer_INT8>:
 8008b40:	6983      	ldr	r3, [r0, #24]
 8008b42:	881a      	ldrh	r2, [r3, #0]
 8008b44:	2a00      	cmp	r2, #0
 8008b46:	d074      	beq.n	8008c32 <forward_ap_integer_INT8+0xf2>
 8008b48:	6859      	ldr	r1, [r3, #4]
 8008b4a:	684b      	ldr	r3, [r1, #4]
 8008b4c:	b103      	cbz	r3, 8008b50 <forward_ap_integer_INT8+0x10>
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2a01      	cmp	r2, #1
 8008b52:	f000 80e0 	beq.w	8008d16 <forward_ap_integer_INT8+0x1d6>
 8008b56:	690a      	ldr	r2, [r1, #16]
 8008b58:	2a00      	cmp	r2, #0
 8008b5a:	f000 80df 	beq.w	8008d1c <forward_ap_integer_INT8+0x1dc>
 8008b5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b62:	68de      	ldr	r6, [r3, #12]
 8008b64:	b095      	sub	sp, #84	; 0x54
 8008b66:	6811      	ldr	r1, [r2, #0]
 8008b68:	681c      	ldr	r4, [r3, #0]
 8008b6a:	f8d3 b018 	ldr.w	fp, [r3, #24]
 8008b6e:	f8b6 c004 	ldrh.w	ip, [r6, #4]
 8008b72:	8932      	ldrh	r2, [r6, #8]
 8008b74:	89b3      	ldrh	r3, [r6, #12]
 8008b76:	8b86      	ldrh	r6, [r0, #28]
 8008b78:	6b07      	ldr	r7, [r0, #48]	; 0x30
 8008b7a:	960d      	str	r6, [sp, #52]	; 0x34
 8008b7c:	8c06      	ldrh	r6, [r0, #32]
 8008b7e:	68cd      	ldr	r5, [r1, #12]
 8008b80:	960e      	str	r6, [sp, #56]	; 0x38
 8008b82:	88be      	ldrh	r6, [r7, #4]
 8008b84:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 8008b88:	960f      	str	r6, [sp, #60]	; 0x3c
 8008b8a:	883e      	ldrh	r6, [r7, #0]
 8008b8c:	f8b5 800c 	ldrh.w	r8, [r5, #12]
 8008b90:	9610      	str	r6, [sp, #64]	; 0x40
 8008b92:	8c86      	ldrh	r6, [r0, #36]	; 0x24
 8008b94:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8008b96:	9611      	str	r6, [sp, #68]	; 0x44
 8008b98:	f8d1 a018 	ldr.w	sl, [r1, #24]
 8008b9c:	680e      	ldr	r6, [r1, #0]
 8008b9e:	9012      	str	r0, [sp, #72]	; 0x48
 8008ba0:	2c00      	cmp	r4, #0
 8008ba2:	d060      	beq.n	8008c66 <forward_ap_integer_INT8+0x126>
 8008ba4:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8008ba8:	f1b9 0f00 	cmp.w	r9, #0
 8008bac:	d043      	beq.n	8008c36 <forward_ap_integer_INT8+0xf6>
 8008bae:	8865      	ldrh	r5, [r4, #2]
 8008bb0:	2d00      	cmp	r5, #0
 8008bb2:	d06e      	beq.n	8008c92 <forward_ap_integer_INT8+0x152>
 8008bb4:	f8d9 1000 	ldr.w	r1, [r9]
 8008bb8:	ed91 0a00 	vldr	s0, [r1]
 8008bbc:	2e00      	cmp	r6, #0
 8008bbe:	d06c      	beq.n	8008c9a <forward_ap_integer_INT8+0x15a>
 8008bc0:	6877      	ldr	r7, [r6, #4]
 8008bc2:	2f00      	cmp	r7, #0
 8008bc4:	d03e      	beq.n	8008c44 <forward_ap_integer_INT8+0x104>
 8008bc6:	8871      	ldrh	r1, [r6, #2]
 8008bc8:	9113      	str	r1, [sp, #76]	; 0x4c
 8008bca:	2900      	cmp	r1, #0
 8008bcc:	d053      	beq.n	8008c76 <forward_ap_integer_INT8+0x136>
 8008bce:	683d      	ldr	r5, [r7, #0]
 8008bd0:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008bd4:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008bd8:	edd5 0a00 	vldr	s1, [r5]
 8008bdc:	f1b9 0f00 	cmp.w	r9, #0
 8008be0:	d055      	beq.n	8008c8e <forward_ap_integer_INT8+0x14e>
 8008be2:	8864      	ldrh	r4, [r4, #2]
 8008be4:	2c00      	cmp	r4, #0
 8008be6:	d039      	beq.n	8008c5c <forward_ap_integer_INT8+0x11c>
 8008be8:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008bec:	f994 4000 	ldrsb.w	r4, [r4]
 8008bf0:	2e00      	cmp	r6, #0
 8008bf2:	d036      	beq.n	8008c62 <forward_ap_integer_INT8+0x122>
 8008bf4:	2f00      	cmp	r7, #0
 8008bf6:	d034      	beq.n	8008c62 <forward_ap_integer_INT8+0x122>
 8008bf8:	8875      	ldrh	r5, [r6, #2]
 8008bfa:	9513      	str	r5, [sp, #76]	; 0x4c
 8008bfc:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8008bfe:	b115      	cbz	r5, 8008c06 <forward_ap_integer_INT8+0xc6>
 8008c00:	687d      	ldr	r5, [r7, #4]
 8008c02:	f995 5000 	ldrsb.w	r5, [r5]
 8008c06:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 8008c0a:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8008c0c:	9406      	str	r4, [sp, #24]
 8008c0e:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008c10:	9405      	str	r4, [sp, #20]
 8008c12:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8008c14:	9404      	str	r4, [sp, #16]
 8008c16:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8008c18:	9403      	str	r4, [sp, #12]
 8008c1a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008c1c:	9402      	str	r4, [sp, #8]
 8008c1e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8008c20:	e9cd e807 	strd	lr, r8, [sp, #28]
 8008c24:	e9cd c400 	strd	ip, r4, [sp]
 8008c28:	f004 fbf6 	bl	800d418 <st_int8_avepool>
 8008c2c:	b015      	add	sp, #84	; 0x54
 8008c2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c32:	6853      	ldr	r3, [r2, #4]
 8008c34:	deff      	udf	#255	; 0xff
 8008c36:	2e00      	cmp	r6, #0
 8008c38:	d039      	beq.n	8008cae <forward_ap_integer_INT8+0x16e>
 8008c3a:	6877      	ldr	r7, [r6, #4]
 8008c3c:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008c40:	2f00      	cmp	r7, #0
 8008c42:	d1c0      	bne.n	8008bc6 <forward_ap_integer_INT8+0x86>
 8008c44:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008c48:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008c4c:	f1b9 0f00 	cmp.w	r9, #0
 8008c50:	d05c      	beq.n	8008d0c <forward_ap_integer_INT8+0x1cc>
 8008c52:	8864      	ldrh	r4, [r4, #2]
 8008c54:	2c00      	cmp	r4, #0
 8008c56:	d152      	bne.n	8008cfe <forward_ap_integer_INT8+0x1be>
 8008c58:	eddf 0a31 	vldr	s1, [pc, #196]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008c5c:	2400      	movs	r4, #0
 8008c5e:	2f00      	cmp	r7, #0
 8008c60:	d1ca      	bne.n	8008bf8 <forward_ap_integer_INT8+0xb8>
 8008c62:	2500      	movs	r5, #0
 8008c64:	e7cf      	b.n	8008c06 <forward_ap_integer_INT8+0xc6>
 8008c66:	b316      	cbz	r6, 8008cae <forward_ap_integer_INT8+0x16e>
 8008c68:	6877      	ldr	r7, [r6, #4]
 8008c6a:	b35f      	cbz	r7, 8008cc4 <forward_ap_integer_INT8+0x184>
 8008c6c:	8871      	ldrh	r1, [r6, #2]
 8008c6e:	9113      	str	r1, [sp, #76]	; 0x4c
 8008c70:	bb99      	cbnz	r1, 8008cda <forward_ap_integer_INT8+0x19a>
 8008c72:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008c76:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008c7a:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008c7e:	b194      	cbz	r4, 8008ca6 <forward_ap_integer_INT8+0x166>
 8008c80:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8008c84:	eddf 0a26 	vldr	s1, [pc, #152]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008c88:	f1b9 0f00 	cmp.w	r9, #0
 8008c8c:	d1a9      	bne.n	8008be2 <forward_ap_integer_INT8+0xa2>
 8008c8e:	464c      	mov	r4, r9
 8008c90:	e7b4      	b.n	8008bfc <forward_ap_integer_INT8+0xbc>
 8008c92:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008c96:	2e00      	cmp	r6, #0
 8008c98:	d192      	bne.n	8008bc0 <forward_ap_integer_INT8+0x80>
 8008c9a:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008c9e:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008ca2:	bb25      	cbnz	r5, 8008cee <forward_ap_integer_INT8+0x1ae>
 8008ca4:	462c      	mov	r4, r5
 8008ca6:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008caa:	4625      	mov	r5, r4
 8008cac:	e7ab      	b.n	8008c06 <forward_ap_integer_INT8+0xc6>
 8008cae:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008cb2:	4634      	mov	r4, r6
 8008cb4:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008cb8:	4635      	mov	r5, r6
 8008cba:	eef0 0a40 	vmov.f32	s1, s0
 8008cbe:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008cc2:	e7a0      	b.n	8008c06 <forward_ap_integer_INT8+0xc6>
 8008cc4:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008cc8:	463c      	mov	r4, r7
 8008cca:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008cce:	463d      	mov	r5, r7
 8008cd0:	eef0 0a40 	vmov.f32	s1, s0
 8008cd4:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008cd8:	e795      	b.n	8008c06 <forward_ap_integer_INT8+0xc6>
 8008cda:	683d      	ldr	r5, [r7, #0]
 8008cdc:	f8db 0008 	ldr.w	r0, [fp, #8]
 8008ce0:	f8da 1008 	ldr.w	r1, [sl, #8]
 8008ce4:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008ce8:	edd5 0a00 	vldr	s1, [r5]
 8008cec:	e788      	b.n	8008c00 <forward_ap_integer_INT8+0xc0>
 8008cee:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008cf2:	4635      	mov	r5, r6
 8008cf4:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008cf8:	f994 4000 	ldrsb.w	r4, [r4]
 8008cfc:	e783      	b.n	8008c06 <forward_ap_integer_INT8+0xc6>
 8008cfe:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8008d02:	eddf 0a07 	vldr	s1, [pc, #28]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008d06:	f994 4000 	ldrsb.w	r4, [r4]
 8008d0a:	e7aa      	b.n	8008c62 <forward_ap_integer_INT8+0x122>
 8008d0c:	464c      	mov	r4, r9
 8008d0e:	eddf 0a04 	vldr	s1, [pc, #16]	; 8008d20 <forward_ap_integer_INT8+0x1e0>
 8008d12:	464d      	mov	r5, r9
 8008d14:	e777      	b.n	8008c06 <forward_ap_integer_INT8+0xc6>
 8008d16:	2300      	movs	r3, #0
 8008d18:	685b      	ldr	r3, [r3, #4]
 8008d1a:	deff      	udf	#255	; 0xff
 8008d1c:	68d3      	ldr	r3, [r2, #12]
 8008d1e:	deff      	udf	#255	; 0xff
 8008d20:	00000000 	.word	0x00000000

08008d24 <align_factor>:
 8008d24:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008d28:	4602      	mov	r2, r0
 8008d2a:	b508      	push	{r3, lr}
 8008d2c:	eeb4 0a67 	vcmp.f32	s0, s15
 8008d30:	2300      	movs	r3, #0
 8008d32:	8003      	strh	r3, [r0, #0]
 8008d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d38:	d524      	bpl.n	8008d84 <align_factor+0x60>
 8008d3a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d42:	dd1f      	ble.n	8008d84 <align_factor+0x60>
 8008d44:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008d48:	2301      	movs	r3, #1
 8008d4a:	e005      	b.n	8008d58 <align_factor+0x34>
 8008d4c:	8013      	strh	r3, [r2, #0]
 8008d4e:	b28b      	uxth	r3, r1
 8008d50:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008d54:	2b21      	cmp	r3, #33	; 0x21
 8008d56:	d02b      	beq.n	8008db0 <align_factor+0x8c>
 8008d58:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008d5c:	1c59      	adds	r1, r3, #1
 8008d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d62:	d4f3      	bmi.n	8008d4c <align_factor+0x28>
 8008d64:	eddf 7a17 	vldr	s15, [pc, #92]	; 8008dc4 <align_factor+0xa0>
 8008d68:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008d6c:	ee17 0a90 	vmov	r0, s15
 8008d70:	f7f7 fb2e 	bl	80003d0 <__aeabi_f2lz>
 8008d74:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8008d78:	d003      	beq.n	8008d82 <align_factor+0x5e>
 8008d7a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8008d7e:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
 8008d82:	bd08      	pop	{r3, pc}
 8008d84:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8008d88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008d8c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8008d90:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8008d94:	e005      	b.n	8008da2 <align_factor+0x7e>
 8008d96:	8013      	strh	r3, [r2, #0]
 8008d98:	b28b      	uxth	r3, r1
 8008d9a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008d9e:	4283      	cmp	r3, r0
 8008da0:	d00a      	beq.n	8008db8 <align_factor+0x94>
 8008da2:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8008da6:	1e59      	subs	r1, r3, #1
 8008da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dac:	dcf3      	bgt.n	8008d96 <align_factor+0x72>
 8008dae:	e7d9      	b.n	8008d64 <align_factor+0x40>
 8008db0:	2300      	movs	r3, #0
 8008db2:	4618      	mov	r0, r3
 8008db4:	8013      	strh	r3, [r2, #0]
 8008db6:	bd08      	pop	{r3, pc}
 8008db8:	f64f 73e2 	movw	r3, #65506	; 0xffe2
 8008dbc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008dc0:	8013      	strh	r3, [r2, #0]
 8008dc2:	e7cf      	b.n	8008d64 <align_factor+0x40>
 8008dc4:	4f000000 	.word	0x4f000000

08008dc8 <st_sssa8_conv_dw_Wadapt>:
 8008dc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	088c      	lsrs	r4, r1, #2
 8008dce:	b089      	sub	sp, #36	; 0x24
 8008dd0:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8008dd2:	9007      	str	r0, [sp, #28]
 8008dd4:	9404      	str	r4, [sp, #16]
 8008dd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dda:	d055      	beq.n	8008e88 <st_sssa8_conv_dw_Wadapt+0xc0>
 8008ddc:	fb03 f902 	mul.w	r9, r3, r2
 8008de0:	461f      	mov	r7, r3
 8008de2:	4616      	mov	r6, r2
 8008de4:	1e62      	subs	r2, r4, #1
 8008de6:	f3c9 094f 	ubfx	r9, r9, #1, #16
 8008dea:	f100 0a04 	add.w	sl, r0, #4
 8008dee:	b292      	uxth	r2, r2
 8008df0:	4680      	mov	r8, r0
 8008df2:	fb16 fb07 	smulbb	fp, r6, r7
 8008df6:	f109 33ff 	add.w	r3, r9, #4294967295
 8008dfa:	eb0a 0a82 	add.w	sl, sl, r2, lsl #2
 8008dfe:	b29b      	uxth	r3, r3
 8008e00:	f00b 0401 	and.w	r4, fp, #1
 8008e04:	004f      	lsls	r7, r1, #1
 8008e06:	011a      	lsls	r2, r3, #4
 8008e08:	9401      	str	r4, [sp, #4]
 8008e0a:	3220      	adds	r2, #32
 8008e0c:	9203      	str	r2, [sp, #12]
 8008e0e:	1c5a      	adds	r2, r3, #1
 8008e10:	fb03 1301 	mla	r3, r3, r1, r1
 8008e14:	0112      	lsls	r2, r2, #4
 8008e16:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 8008e1a:	9202      	str	r2, [sp, #8]
 8008e1c:	4644      	mov	r4, r8
 8008e1e:	f1b9 0f00 	cmp.w	r9, #0
 8008e22:	d06d      	beq.n	8008f00 <st_sssa8_conv_dw_Wadapt+0x138>
 8008e24:	9b03      	ldr	r3, [sp, #12]
 8008e26:	f105 0210 	add.w	r2, r5, #16
 8008e2a:	eb05 0e03 	add.w	lr, r5, r3
 8008e2e:	3210      	adds	r2, #16
 8008e30:	5866      	ldr	r6, [r4, r1]
 8008e32:	6823      	ldr	r3, [r4, #0]
 8008e34:	443c      	add	r4, r7
 8008e36:	4572      	cmp	r2, lr
 8008e38:	eac6 4023 	pkhtb	r0, r6, r3, asr #16
 8008e3c:	eac3 4306 	pkhbt	r3, r3, r6, lsl #16
 8008e40:	ea4f 2630 	mov.w	r6, r0, ror #8
 8008e44:	ea4f 2c33 	mov.w	ip, r3, ror #8
 8008e48:	fa2f f080 	sxtb16	r0, r0
 8008e4c:	fa2f f383 	sxtb16	r3, r3
 8008e50:	fa2f f686 	sxtb16	r6, r6
 8008e54:	f842 3c20 	str.w	r3, [r2, #-32]
 8008e58:	f842 0c18 	str.w	r0, [r2, #-24]
 8008e5c:	fa2f f38c 	sxtb16	r3, ip
 8008e60:	f842 6c14 	str.w	r6, [r2, #-20]
 8008e64:	f842 3c1c 	str.w	r3, [r2, #-28]
 8008e68:	d1e1      	bne.n	8008e2e <st_sssa8_conv_dw_Wadapt+0x66>
 8008e6a:	9b02      	ldr	r3, [sp, #8]
 8008e6c:	eb0b 0408 	add.w	r4, fp, r8
 8008e70:	18ea      	adds	r2, r5, r3
 8008e72:	9b01      	ldr	r3, [sp, #4]
 8008e74:	bb6b      	cbnz	r3, 8008ed2 <st_sssa8_conv_dw_Wadapt+0x10a>
 8008e76:	4615      	mov	r5, r2
 8008e78:	f108 0804 	add.w	r8, r8, #4
 8008e7c:	45d0      	cmp	r8, sl
 8008e7e:	d1cd      	bne.n	8008e1c <st_sssa8_conv_dw_Wadapt+0x54>
 8008e80:	9b04      	ldr	r3, [sp, #16]
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	b29b      	uxth	r3, r3
 8008e86:	9304      	str	r3, [sp, #16]
 8008e88:	f011 0303 	ands.w	r3, r1, #3
 8008e8c:	d035      	beq.n	8008efa <st_sssa8_conv_dw_Wadapt+0x132>
 8008e8e:	e9dd 2005 	ldrd	r2, r0, [sp, #20]
 8008e92:	fb12 f000 	smulbb	r0, r2, r0
 8008e96:	b280      	uxth	r0, r0
 8008e98:	b378      	cbz	r0, 8008efa <st_sssa8_conv_dw_Wadapt+0x132>
 8008e9a:	2901      	cmp	r1, #1
 8008e9c:	d132      	bne.n	8008f04 <st_sssa8_conv_dw_Wadapt+0x13c>
 8008e9e:	0047      	lsls	r7, r0, #1
 8008ea0:	f8dd c010 	ldr.w	ip, [sp, #16]
 8008ea4:	eb05 0040 	add.w	r0, r5, r0, lsl #1
 8008ea8:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8008eac:	4664      	mov	r4, ip
 8008eae:	4601      	mov	r1, r0
 8008eb0:	1e63      	subs	r3, r4, #1
 8008eb2:	1c62      	adds	r2, r4, #1
 8008eb4:	4626      	mov	r6, r4
 8008eb6:	4473      	add	r3, lr
 8008eb8:	b294      	uxth	r4, r2
 8008eba:	f913 2f01 	ldrsb.w	r2, [r3, #1]!
 8008ebe:	f825 2b02 	strh.w	r2, [r5], #2
 8008ec2:	428d      	cmp	r5, r1
 8008ec4:	d1f9      	bne.n	8008eba <st_sssa8_conv_dw_Wadapt+0xf2>
 8008ec6:	4566      	cmp	r6, ip
 8008ec8:	4605      	mov	r5, r0
 8008eca:	4439      	add	r1, r7
 8008ecc:	d015      	beq.n	8008efa <st_sssa8_conv_dw_Wadapt+0x132>
 8008ece:	4438      	add	r0, r7
 8008ed0:	e7ee      	b.n	8008eb0 <st_sssa8_conv_dw_Wadapt+0xe8>
 8008ed2:	6823      	ldr	r3, [r4, #0]
 8008ed4:	f102 0508 	add.w	r5, r2, #8
 8008ed8:	eac3 2003 	pkhbt	r0, r3, r3, lsl #8
 8008edc:	eac3 6323 	pkhtb	r3, r3, r3, asr #24
 8008ee0:	fa2f f080 	sxtb16	r0, r0
 8008ee4:	ea4f 4333 	mov.w	r3, r3, ror #16
 8008ee8:	8010      	strh	r0, [r2, #0]
 8008eea:	fa2f f383 	sxtb16	r3, r3
 8008eee:	0c00      	lsrs	r0, r0, #16
 8008ef0:	8093      	strh	r3, [r2, #4]
 8008ef2:	0c1b      	lsrs	r3, r3, #16
 8008ef4:	8050      	strh	r0, [r2, #2]
 8008ef6:	80d3      	strh	r3, [r2, #6]
 8008ef8:	e7be      	b.n	8008e78 <st_sssa8_conv_dw_Wadapt+0xb0>
 8008efa:	b009      	add	sp, #36	; 0x24
 8008efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f00:	462a      	mov	r2, r5
 8008f02:	e7b6      	b.n	8008e72 <st_sssa8_conv_dw_Wadapt+0xaa>
 8008f04:	9a04      	ldr	r2, [sp, #16]
 8008f06:	eb05 0740 	add.w	r7, r5, r0, lsl #1
 8008f0a:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8008f0e:	0040      	lsls	r0, r0, #1
 8008f10:	4413      	add	r3, r2
 8008f12:	463c      	mov	r4, r7
 8008f14:	4694      	mov	ip, r2
 8008f16:	b29e      	uxth	r6, r3
 8008f18:	462b      	mov	r3, r5
 8008f1a:	f10c 0501 	add.w	r5, ip, #1
 8008f1e:	eb0e 020c 	add.w	r2, lr, ip
 8008f22:	fa1f fc85 	uxth.w	ip, r5
 8008f26:	f992 5000 	ldrsb.w	r5, [r2]
 8008f2a:	440a      	add	r2, r1
 8008f2c:	f823 5b02 	strh.w	r5, [r3], #2
 8008f30:	42a3      	cmp	r3, r4
 8008f32:	d1f8      	bne.n	8008f26 <st_sssa8_conv_dw_Wadapt+0x15e>
 8008f34:	45b4      	cmp	ip, r6
 8008f36:	4404      	add	r4, r0
 8008f38:	463b      	mov	r3, r7
 8008f3a:	d0de      	beq.n	8008efa <st_sssa8_conv_dw_Wadapt+0x132>
 8008f3c:	4407      	add	r7, r0
 8008f3e:	e7ec      	b.n	8008f1a <st_sssa8_conv_dw_Wadapt+0x152>

08008f40 <st_sssa8_convolve_dw>:
 8008f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f44:	ed2d 8b02 	vpush	{d8}
 8008f48:	b0db      	sub	sp, #364	; 0x16c
 8008f4a:	9315      	str	r3, [sp, #84]	; 0x54
 8008f4c:	9b70      	ldr	r3, [sp, #448]	; 0x1c0
 8008f4e:	912d      	str	r1, [sp, #180]	; 0xb4
 8008f50:	f9b3 1000 	ldrsh.w	r1, [r3]
 8008f54:	9b6f      	ldr	r3, [sp, #444]	; 0x1bc
 8008f56:	9211      	str	r2, [sp, #68]	; 0x44
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f8bd 21a0 	ldrh.w	r2, [sp, #416]	; 0x1a0
 8008f5e:	9308      	str	r3, [sp, #32]
 8008f60:	1e4b      	subs	r3, r1, #1
 8008f62:	922b      	str	r2, [sp, #172]	; 0xac
 8008f64:	f8bd 21a4 	ldrh.w	r2, [sp, #420]	; 0x1a4
 8008f68:	9313      	str	r3, [sp, #76]	; 0x4c
 8008f6a:	9231      	str	r2, [sp, #196]	; 0xc4
 8008f6c:	b29a      	uxth	r2, r3
 8008f6e:	f8bd 31a8 	ldrh.w	r3, [sp, #424]	; 0x1a8
 8008f72:	9017      	str	r0, [sp, #92]	; 0x5c
 8008f74:	2a14      	cmp	r2, #20
 8008f76:	932c      	str	r3, [sp, #176]	; 0xb0
 8008f78:	f8bd 31ac 	ldrh.w	r3, [sp, #428]	; 0x1ac
 8008f7c:	f8bd 01d0 	ldrh.w	r0, [sp, #464]	; 0x1d0
 8008f80:	9332      	str	r3, [sp, #200]	; 0xc8
 8008f82:	f8bd 31b0 	ldrh.w	r3, [sp, #432]	; 0x1b0
 8008f86:	9023      	str	r0, [sp, #140]	; 0x8c
 8008f88:	931f      	str	r3, [sp, #124]	; 0x7c
 8008f8a:	f8bd 31b4 	ldrh.w	r3, [sp, #436]	; 0x1b4
 8008f8e:	f8bd 01d4 	ldrh.w	r0, [sp, #468]	; 0x1d4
 8008f92:	9333      	str	r3, [sp, #204]	; 0xcc
 8008f94:	f99d 31c4 	ldrsb.w	r3, [sp, #452]	; 0x1c4
 8008f98:	f8bd b19c 	ldrh.w	fp, [sp, #412]	; 0x19c
 8008f9c:	9316      	str	r3, [sp, #88]	; 0x58
 8008f9e:	9105      	str	r1, [sp, #20]
 8008fa0:	f99d 31c8 	ldrsb.w	r3, [sp, #456]	; 0x1c8
 8008fa4:	9034      	str	r0, [sp, #208]	; 0xd0
 8008fa6:	f200 84cb 	bhi.w	8009940 <st_sssa8_convolve_dw+0xa00>
 8008faa:	2201      	movs	r2, #1
 8008fac:	408b      	lsls	r3, r1
 8008fae:	408a      	lsls	r2, r1
 8008fb0:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008fb4:	9306      	str	r3, [sp, #24]
 8008fb6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8008fb8:	a950      	add	r1, sp, #320	; 0x140
 8008fba:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8008fbc:	a846      	add	r0, sp, #280	; 0x118
 8008fbe:	933c      	str	r3, [sp, #240]	; 0xf0
 8008fc0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008fc2:	9243      	str	r2, [sp, #268]	; 0x10c
 8008fc4:	933b      	str	r3, [sp, #236]	; 0xec
 8008fc6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8008fc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008fca:	9252      	str	r2, [sp, #328]	; 0x148
 8008fcc:	9340      	str	r3, [sp, #256]	; 0x100
 8008fce:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 8008fd0:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8008fd2:	9253      	str	r2, [sp, #332]	; 0x14c
 8008fd4:	933f      	str	r3, [sp, #252]	; 0xfc
 8008fd6:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8008fd8:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8008fda:	9254      	str	r2, [sp, #336]	; 0x150
 8008fdc:	9344      	str	r3, [sp, #272]	; 0x110
 8008fde:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8008fe0:	fb03 f303 	mul.w	r3, r3, r3
 8008fe4:	9255      	str	r2, [sp, #340]	; 0x154
 8008fe6:	fb0b f303 	mul.w	r3, fp, r3
 8008fea:	9a76      	ldr	r2, [sp, #472]	; 0x1d8
 8008fec:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8008ff0:	aa3a      	add	r2, sp, #232	; 0xe8
 8008ff2:	9314      	str	r3, [sp, #80]	; 0x50
 8008ff4:	ab42      	add	r3, sp, #264	; 0x108
 8008ff6:	9300      	str	r3, [sp, #0]
 8008ff8:	ab3e      	add	r3, sp, #248	; 0xf8
 8008ffa:	f002 fa19 	bl	800b430 <ai_padding_opt_init>
 8008ffe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009000:	fbbb f3f3 	udiv	r3, fp, r3
 8009004:	079a      	lsls	r2, r3, #30
 8009006:	9319      	str	r3, [sp, #100]	; 0x64
 8009008:	f040 8497 	bne.w	800993a <st_sssa8_convolve_dw+0x9fa>
 800900c:	2204      	movs	r2, #4
 800900e:	109b      	asrs	r3, r3, #2
 8009010:	9219      	str	r2, [sp, #100]	; 0x64
 8009012:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009014:	9934      	ldr	r1, [sp, #208]	; 0xd0
 8009016:	4252      	negs	r2, r2
 8009018:	eac2 4702 	pkhbt	r7, r2, r2, lsl #16
 800901c:	2900      	cmp	r1, #0
 800901e:	f000 81b1 	beq.w	8009384 <st_sssa8_convolve_dw+0x444>
 8009022:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009024:	ea4f 069b 	mov.w	r6, fp, lsr #2
 8009028:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 800902a:	46b8      	mov	r8, r7
 800902c:	fb01 f003 	mul.w	r0, r1, r3
 8009030:	9625      	str	r6, [sp, #148]	; 0x94
 8009032:	902f      	str	r0, [sp, #188]	; 0xbc
 8009034:	9831      	ldr	r0, [sp, #196]	; 0xc4
 8009036:	fb15 f300 	smulbb	r3, r5, r0
 800903a:	fb00 f205 	mul.w	r2, r0, r5
 800903e:	b29c      	uxth	r4, r3
 8009040:	f3c2 004f 	ubfx	r0, r2, #1, #16
 8009044:	f003 0301 	and.w	r3, r3, #1
 8009048:	1e72      	subs	r2, r6, #1
 800904a:	1e61      	subs	r1, r4, #1
 800904c:	900a      	str	r0, [sp, #40]	; 0x28
 800904e:	9424      	str	r4, [sp, #144]	; 0x90
 8009050:	b292      	uxth	r2, r2
 8009052:	b289      	uxth	r1, r1
 8009054:	9c05      	ldr	r4, [sp, #20]
 8009056:	930b      	str	r3, [sp, #44]	; 0x2c
 8009058:	1e43      	subs	r3, r0, #1
 800905a:	1c48      	adds	r0, r1, #1
 800905c:	1c51      	adds	r1, r2, #1
 800905e:	b29b      	uxth	r3, r3
 8009060:	901b      	str	r0, [sp, #108]	; 0x6c
 8009062:	1ea0      	subs	r0, r4, #2
 8009064:	2401      	movs	r4, #1
 8009066:	4084      	lsls	r4, r0
 8009068:	9412      	str	r4, [sp, #72]	; 0x48
 800906a:	9c32      	ldr	r4, [sp, #200]	; 0xc8
 800906c:	4260      	negs	r0, r4
 800906e:	b284      	uxth	r4, r0
 8009070:	9430      	str	r4, [sp, #192]	; 0xc0
 8009072:	9c19      	ldr	r4, [sp, #100]	; 0x64
 8009074:	f104 3cff 	add.w	ip, r4, #4294967295
 8009078:	08a0      	lsrs	r0, r4, #2
 800907a:	f024 0403 	bic.w	r4, r4, #3
 800907e:	0080      	lsls	r0, r0, #2
 8009080:	f8cd c084 	str.w	ip, [sp, #132]	; 0x84
 8009084:	9422      	str	r4, [sp, #136]	; 0x88
 8009086:	9c6e      	ldr	r4, [sp, #440]	; 0x1b8
 8009088:	9027      	str	r0, [sp, #156]	; 0x9c
 800908a:	f104 0020 	add.w	r0, r4, #32
 800908e:	011c      	lsls	r4, r3, #4
 8009090:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8009094:	9429      	str	r4, [sp, #164]	; 0xa4
 8009096:	2400      	movs	r4, #0
 8009098:	920c      	str	r2, [sp, #48]	; 0x30
 800909a:	1c5a      	adds	r2, r3, #1
 800909c:	0112      	lsls	r2, r2, #4
 800909e:	920e      	str	r2, [sp, #56]	; 0x38
 80090a0:	fb03 b20b 	mla	r2, r3, fp, fp
 80090a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090a6:	fb03 f305 	mul.w	r3, r3, r5
 80090aa:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80090ac:	0052      	lsls	r2, r2, #1
 80090ae:	9337      	str	r3, [sp, #220]	; 0xdc
 80090b0:	f00b 0303 	and.w	r3, fp, #3
 80090b4:	920f      	str	r2, [sp, #60]	; 0x3c
 80090b6:	931e      	str	r3, [sp, #120]	; 0x78
 80090b8:	4663      	mov	r3, ip
 80090ba:	1b5b      	subs	r3, r3, r5
 80090bc:	4625      	mov	r5, r4
 80090be:	9326      	str	r3, [sp, #152]	; 0x98
 80090c0:	ea4f 034b 	mov.w	r3, fp, lsl #1
 80090c4:	9328      	str	r3, [sp, #160]	; 0xa0
 80090c6:	008b      	lsls	r3, r1, #2
 80090c8:	932a      	str	r3, [sp, #168]	; 0xa8
 80090ca:	9b6e      	ldr	r3, [sp, #440]	; 0x1b8
 80090cc:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80090d0:	9339      	str	r3, [sp, #228]	; 0xe4
 80090d2:	00b3      	lsls	r3, r6, #2
 80090d4:	465e      	mov	r6, fp
 80090d6:	9338      	str	r3, [sp, #224]	; 0xe0
 80090d8:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80090da:	0043      	lsls	r3, r0, #1
 80090dc:	932e      	str	r3, [sp, #184]	; 0xb8
 80090de:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 80090e2:	ee08 3a10 	vmov	s16, r3
 80090e6:	a846      	add	r0, sp, #280	; 0x118
 80090e8:	f002 f9fc 	bl	800b4e4 <ai_padding_opt_phase1>
 80090ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	f000 8429 	beq.w	8009946 <st_sssa8_convolve_dw+0xa06>
 80090f4:	b2a3      	uxth	r3, r4
 80090f6:	9336      	str	r3, [sp, #216]	; 0xd8
 80090f8:	e9dd 3231 	ldrd	r3, r2, [sp, #196]	; 0xc4
 80090fc:	1a9b      	subs	r3, r3, r2
 80090fe:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 8009100:	fb02 3305 	mla	r3, r2, r5, r3
 8009104:	f9bd 20c0 	ldrsh.w	r2, [sp, #192]	; 0xc0
 8009108:	9310      	str	r3, [sp, #64]	; 0x40
 800910a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800910c:	9220      	str	r2, [sp, #128]	; 0x80
 800910e:	425b      	negs	r3, r3
 8009110:	b29b      	uxth	r3, r3
 8009112:	9318      	str	r3, [sp, #96]	; 0x60
 8009114:	2300      	movs	r3, #0
 8009116:	4619      	mov	r1, r3
 8009118:	9a46      	ldr	r2, [sp, #280]	; 0x118
 800911a:	2a00      	cmp	r2, #0
 800911c:	f000 81fd 	beq.w	800951a <st_sssa8_convolve_dw+0x5da>
 8009120:	3a01      	subs	r2, #1
 8009122:	9246      	str	r2, [sp, #280]	; 0x118
 8009124:	2201      	movs	r2, #1
 8009126:	f8ad 213e 	strh.w	r2, [sp, #318]	; 0x13e
 800912a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800912c:	2a01      	cmp	r2, #1
 800912e:	f000 8266 	beq.w	80095fe <st_sssa8_convolve_dw+0x6be>
 8009132:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009134:	2a04      	cmp	r2, #4
 8009136:	f000 8398 	beq.w	800986a <st_sssa8_convolve_dw+0x92a>
 800913a:	2a02      	cmp	r2, #2
 800913c:	9820      	ldr	r0, [sp, #128]	; 0x80
 800913e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009140:	f000 82aa 	beq.w	8009698 <st_sssa8_convolve_dw+0x758>
 8009144:	4282      	cmp	r2, r0
 8009146:	f340 83f3 	ble.w	8009930 <st_sssa8_convolve_dw+0x9f0>
 800914a:	b29b      	uxth	r3, r3
 800914c:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800914e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009150:	931c      	str	r3, [sp, #112]	; 0x70
 8009152:	fb01 2100 	mla	r1, r1, r0, r2
 8009156:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009158:	1acf      	subs	r7, r1, r3
 800915a:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 800915e:	42bb      	cmp	r3, r7
 8009160:	9309      	str	r3, [sp, #36]	; 0x24
 8009162:	da39      	bge.n	80091d8 <st_sssa8_convolve_dw+0x298>
 8009164:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009166:	46b3      	mov	fp, r6
 8009168:	f8cd 80d4 	str.w	r8, [sp, #212]	; 0xd4
 800916c:	ee18 aa10 	vmov	sl, s16
 8009170:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 8009174:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
 8009178:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800917a:	9702      	str	r7, [sp, #8]
 800917c:	9304      	str	r3, [sp, #16]
 800917e:	9a04      	ldr	r2, [sp, #16]
 8009180:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009182:	0fd2      	lsrs	r2, r2, #31
 8009184:	4299      	cmp	r1, r3
 8009186:	bfd8      	it	le
 8009188:	f042 0201 	orrle.w	r2, r2, #1
 800918c:	fb08 f303 	mul.w	r3, r8, r3
 8009190:	9203      	str	r2, [sp, #12]
 8009192:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009194:	9307      	str	r3, [sp, #28]
 8009196:	4614      	mov	r4, r2
 8009198:	0fe3      	lsrs	r3, r4, #31
 800919a:	4590      	cmp	r8, r2
 800919c:	bfd8      	it	le
 800919e:	f043 0301 	orrle.w	r3, r3, #1
 80091a2:	b91b      	cbnz	r3, 80091ac <st_sssa8_convolve_dw+0x26c>
 80091a4:	9b03      	ldr	r3, [sp, #12]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	f000 8149 	beq.w	800943e <st_sssa8_convolve_dw+0x4fe>
 80091ac:	465a      	mov	r2, fp
 80091ae:	4649      	mov	r1, r9
 80091b0:	4650      	mov	r0, sl
 80091b2:	f002 f9b1 	bl	800b518 <st_uint8_fill>
 80091b6:	3401      	adds	r4, #1
 80091b8:	9b02      	ldr	r3, [sp, #8]
 80091ba:	44d9      	add	r9, fp
 80091bc:	b224      	sxth	r4, r4
 80091be:	429c      	cmp	r4, r3
 80091c0:	4622      	mov	r2, r4
 80091c2:	dbe9      	blt.n	8009198 <st_sssa8_convolve_dw+0x258>
 80091c4:	9b04      	ldr	r3, [sp, #16]
 80091c6:	9910      	ldr	r1, [sp, #64]	; 0x40
 80091c8:	3301      	adds	r3, #1
 80091ca:	b21b      	sxth	r3, r3
 80091cc:	428b      	cmp	r3, r1
 80091ce:	9304      	str	r3, [sp, #16]
 80091d0:	dbd5      	blt.n	800917e <st_sssa8_convolve_dw+0x23e>
 80091d2:	f8dd 80d4 	ldr.w	r8, [sp, #212]	; 0xd4
 80091d6:	465e      	mov	r6, fp
 80091d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80091da:	2b00      	cmp	r3, #0
 80091dc:	f000 81d7 	beq.w	800958e <st_sssa8_convolve_dw+0x64e>
 80091e0:	9b6e      	ldr	r3, [sp, #440]	; 0x1b8
 80091e2:	46b3      	mov	fp, r6
 80091e4:	9d76      	ldr	r5, [sp, #472]	; 0x1d8
 80091e6:	f103 0e10 	add.w	lr, r3, #16
 80091ea:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 80091ec:	462f      	mov	r7, r5
 80091ee:	3304      	adds	r3, #4
 80091f0:	f8cd e010 	str.w	lr, [sp, #16]
 80091f4:	f8dd e0a0 	ldr.w	lr, [sp, #160]	; 0xa0
 80091f8:	9303      	str	r3, [sp, #12]
 80091fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091fc:	9302      	str	r3, [sp, #8]
 80091fe:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009200:	3320      	adds	r3, #32
 8009202:	930d      	str	r3, [sp, #52]	; 0x34
 8009204:	f9bd 3058 	ldrsh.w	r3, [sp, #88]	; 0x58
 8009208:	9309      	str	r3, [sp, #36]	; 0x24
 800920a:	9b05      	ldr	r3, [sp, #20]
 800920c:	f1c3 0301 	rsb	r3, r3, #1
 8009210:	931a      	str	r3, [sp, #104]	; 0x68
 8009212:	9b04      	ldr	r3, [sp, #16]
 8009214:	9a02      	ldr	r2, [sp, #8]
 8009216:	e953 5404 	ldrd	r5, r4, [r3, #-16]
 800921a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800921e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009220:	b3ab      	cbz	r3, 800928e <st_sssa8_convolve_dw+0x34e>
 8009222:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 8009224:	f107 0310 	add.w	r3, r7, #16
 8009228:	9707      	str	r7, [sp, #28]
 800922a:	eb07 0c06 	add.w	ip, r7, r6
 800922e:	465e      	mov	r6, fp
 8009230:	f8d2 b000 	ldr.w	fp, [r2]
 8009234:	f852 9006 	ldr.w	r9, [r2, r6]
 8009238:	4472      	add	r2, lr
 800923a:	eacb 4a09 	pkhbt	sl, fp, r9, lsl #16
 800923e:	f853 7c10 	ldr.w	r7, [r3, #-16]
 8009242:	eac9 492b 	pkhtb	r9, r9, fp, asr #16
 8009246:	fa28 fb8a 	sxtab16	fp, r8, sl
 800924a:	fb27 550b 	smlad	r5, r7, fp, r5
 800924e:	ea4f 2a3a 	mov.w	sl, sl, ror #8
 8009252:	f853 7c0c 	ldr.w	r7, [r3, #-12]
 8009256:	fa28 fa8a 	sxtab16	sl, r8, sl
 800925a:	fb27 440a 	smlad	r4, r7, sl, r4
 800925e:	f853 7c08 	ldr.w	r7, [r3, #-8]
 8009262:	fa28 fa89 	sxtab16	sl, r8, r9
 8009266:	fb27 000a 	smlad	r0, r7, sl, r0
 800926a:	ea4f 2939 	mov.w	r9, r9, ror #8
 800926e:	f853 7c04 	ldr.w	r7, [r3, #-4]
 8009272:	fa28 f989 	sxtab16	r9, r8, r9
 8009276:	fb27 1109 	smlad	r1, r7, r9, r1
 800927a:	3310      	adds	r3, #16
 800927c:	459c      	cmp	ip, r3
 800927e:	d1d7      	bne.n	8009230 <st_sssa8_convolve_dw+0x2f0>
 8009280:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009282:	46b3      	mov	fp, r6
 8009284:	9f07      	ldr	r7, [sp, #28]
 8009286:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009288:	441f      	add	r7, r3
 800928a:	9b02      	ldr	r3, [sp, #8]
 800928c:	189a      	adds	r2, r3, r2
 800928e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009290:	b1e3      	cbz	r3, 80092cc <st_sssa8_convolve_dw+0x38c>
 8009292:	6813      	ldr	r3, [r2, #0]
 8009294:	3708      	adds	r7, #8
 8009296:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009298:	b25a      	sxtb	r2, r3
 800929a:	f837 cc08 	ldrh.w	ip, [r7, #-8]
 800929e:	f837 9c06 	ldrh.w	r9, [r7, #-6]
 80092a2:	1b92      	subs	r2, r2, r6
 80092a4:	f837 ac04 	ldrh.w	sl, [r7, #-4]
 80092a8:	fb1c 5502 	smlabb	r5, ip, r2, r5
 80092ac:	f343 2207 	sbfx	r2, r3, #8, #8
 80092b0:	1b92      	subs	r2, r2, r6
 80092b2:	fb19 4402 	smlabb	r4, r9, r2, r4
 80092b6:	f343 4207 	sbfx	r2, r3, #16, #8
 80092ba:	ebc6 6323 	rsb	r3, r6, r3, asr #24
 80092be:	1b92      	subs	r2, r2, r6
 80092c0:	fb1a 0002 	smlabb	r0, sl, r2, r0
 80092c4:	f837 2c02 	ldrh.w	r2, [r7, #-2]
 80092c8:	fb12 1103 	smlabb	r1, r2, r3, r1
 80092cc:	9b05      	ldr	r3, [sp, #20]
 80092ce:	2b15      	cmp	r3, #21
 80092d0:	dd5e      	ble.n	8009390 <st_sssa8_convolve_dw+0x450>
 80092d2:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80092d4:	9b08      	ldr	r3, [sp, #32]
 80092d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092d8:	fb55 2503 	smmla	r5, r5, r3, r2
 80092dc:	fb54 2c03 	smmla	ip, r4, r3, r2
 80092e0:	4135      	asrs	r5, r6
 80092e2:	9c06      	ldr	r4, [sp, #24]
 80092e4:	fb50 2003 	smmla	r0, r0, r3, r2
 80092e8:	4425      	add	r5, r4
 80092ea:	fb51 2103 	smmla	r1, r1, r3, r2
 80092ee:	f305 0507 	ssat	r5, #8, r5
 80092f2:	9b03      	ldr	r3, [sp, #12]
 80092f4:	fa4c f406 	asr.w	r4, ip, r6
 80092f8:	9a06      	ldr	r2, [sp, #24]
 80092fa:	f803 5c04 	strb.w	r5, [r3, #-4]
 80092fe:	18a3      	adds	r3, r4, r2
 8009300:	f303 0307 	ssat	r3, #8, r3
 8009304:	9c03      	ldr	r4, [sp, #12]
 8009306:	4130      	asrs	r0, r6
 8009308:	f804 3c03 	strb.w	r3, [r4, #-3]
 800930c:	1883      	adds	r3, r0, r2
 800930e:	f303 0307 	ssat	r3, #8, r3
 8009312:	4131      	asrs	r1, r6
 8009314:	f804 3c02 	strb.w	r3, [r4, #-2]
 8009318:	188b      	adds	r3, r1, r2
 800931a:	f303 0307 	ssat	r3, #8, r3
 800931e:	4622      	mov	r2, r4
 8009320:	f804 3c01 	strb.w	r3, [r4, #-1]
 8009324:	3204      	adds	r2, #4
 8009326:	9b04      	ldr	r3, [sp, #16]
 8009328:	9203      	str	r2, [sp, #12]
 800932a:	3310      	adds	r3, #16
 800932c:	9a02      	ldr	r2, [sp, #8]
 800932e:	9304      	str	r3, [sp, #16]
 8009330:	3204      	adds	r2, #4
 8009332:	9202      	str	r2, [sp, #8]
 8009334:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009336:	429a      	cmp	r2, r3
 8009338:	f47f af6b 	bne.w	8009212 <st_sssa8_convolve_dw+0x2d2>
 800933c:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 800933e:	463d      	mov	r5, r7
 8009340:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8009342:	465e      	mov	r6, fp
 8009344:	4413      	add	r3, r2
 8009346:	9373      	str	r3, [sp, #460]	; 0x1cc
 8009348:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800934a:	2b00      	cmp	r3, #0
 800934c:	f040 8201 	bne.w	8009752 <st_sssa8_convolve_dw+0x812>
 8009350:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009352:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8009354:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009356:	440a      	add	r2, r1
 8009358:	3301      	adds	r3, #1
 800935a:	b292      	uxth	r2, r2
 800935c:	b21b      	sxth	r3, r3
 800935e:	9218      	str	r2, [sp, #96]	; 0x60
 8009360:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009362:	4619      	mov	r1, r3
 8009364:	429a      	cmp	r2, r3
 8009366:	f73f aed7 	bgt.w	8009118 <st_sssa8_convolve_dw+0x1d8>
 800936a:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 800936c:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 800936e:	9c36      	ldr	r4, [sp, #216]	; 0xd8
 8009370:	4413      	add	r3, r2
 8009372:	3401      	adds	r4, #1
 8009374:	b29b      	uxth	r3, r3
 8009376:	b224      	sxth	r4, r4
 8009378:	9330      	str	r3, [sp, #192]	; 0xc0
 800937a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800937c:	4625      	mov	r5, r4
 800937e:	42a3      	cmp	r3, r4
 8009380:	f73f aeb1 	bgt.w	80090e6 <st_sssa8_convolve_dw+0x1a6>
 8009384:	2000      	movs	r0, #0
 8009386:	b05b      	add	sp, #364	; 0x16c
 8009388:	ecbd 8b02 	vpop	{d8}
 800938c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009390:	2b00      	cmp	r3, #0
 8009392:	dd23      	ble.n	80093dc <st_sssa8_convolve_dw+0x49c>
 8009394:	9a08      	ldr	r2, [sp, #32]
 8009396:	006d      	lsls	r5, r5, #1
 8009398:	9e06      	ldr	r6, [sp, #24]
 800939a:	0064      	lsls	r4, r4, #1
 800939c:	fb55 6502 	smmla	r5, r5, r2, r6
 80093a0:	0040      	lsls	r0, r0, #1
 80093a2:	411d      	asrs	r5, r3
 80093a4:	0049      	lsls	r1, r1, #1
 80093a6:	fb54 6402 	smmla	r4, r4, r2, r6
 80093aa:	fb50 6002 	smmla	r0, r0, r2, r6
 80093ae:	fb51 6102 	smmla	r1, r1, r2, r6
 80093b2:	f305 0507 	ssat	r5, #8, r5
 80093b6:	9a03      	ldr	r2, [sp, #12]
 80093b8:	411c      	asrs	r4, r3
 80093ba:	f802 5c04 	strb.w	r5, [r2, #-4]
 80093be:	f304 0407 	ssat	r4, #8, r4
 80093c2:	4118      	asrs	r0, r3
 80093c4:	f802 4c03 	strb.w	r4, [r2, #-3]
 80093c8:	f300 0007 	ssat	r0, #8, r0
 80093cc:	4119      	asrs	r1, r3
 80093ce:	f802 0c02 	strb.w	r0, [r2, #-2]
 80093d2:	f301 0107 	ssat	r1, #8, r1
 80093d6:	f802 1c01 	strb.w	r1, [r2, #-1]
 80093da:	e7a3      	b.n	8009324 <st_sssa8_convolve_dw+0x3e4>
 80093dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80093de:	fa05 f302 	lsl.w	r3, r5, r2
 80093e2:	f303 031f 	ssat	r3, #32, r3
 80093e6:	9e08      	ldr	r6, [sp, #32]
 80093e8:	fb53 f316 	smmulr	r3, r3, r6
 80093ec:	4615      	mov	r5, r2
 80093ee:	fa04 f202 	lsl.w	r2, r4, r2
 80093f2:	f302 021f 	ssat	r2, #32, r2
 80093f6:	fb52 f216 	smmulr	r2, r2, r6
 80093fa:	40a8      	lsls	r0, r5
 80093fc:	f300 001f 	ssat	r0, #32, r0
 8009400:	fb50 f016 	smmulr	r0, r0, r6
 8009404:	40a9      	lsls	r1, r5
 8009406:	f301 011f 	ssat	r1, #32, r1
 800940a:	fb51 f116 	smmulr	r1, r1, r6
 800940e:	9c06      	ldr	r4, [sp, #24]
 8009410:	4423      	add	r3, r4
 8009412:	f303 0307 	ssat	r3, #8, r3
 8009416:	9d03      	ldr	r5, [sp, #12]
 8009418:	f805 3c04 	strb.w	r3, [r5, #-4]
 800941c:	18a3      	adds	r3, r4, r2
 800941e:	f303 0307 	ssat	r3, #8, r3
 8009422:	f805 3c03 	strb.w	r3, [r5, #-3]
 8009426:	1823      	adds	r3, r4, r0
 8009428:	f303 0307 	ssat	r3, #8, r3
 800942c:	f805 3c02 	strb.w	r3, [r5, #-2]
 8009430:	1863      	adds	r3, r4, r1
 8009432:	f303 0307 	ssat	r3, #8, r3
 8009436:	462a      	mov	r2, r5
 8009438:	f805 3c01 	strb.w	r3, [r5, #-1]
 800943c:	e772      	b.n	8009324 <st_sssa8_convolve_dw+0x3e4>
 800943e:	9b07      	ldr	r3, [sp, #28]
 8009440:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8009442:	441a      	add	r2, r3
 8009444:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009446:	fb03 1502 	mla	r5, r3, r2, r1
 800944a:	2b00      	cmp	r3, #0
 800944c:	f43f aeb3 	beq.w	80091b6 <st_sssa8_convolve_dw+0x276>
 8009450:	2e00      	cmp	r6, #0
 8009452:	f43f aeb0 	beq.w	80091b6 <st_sssa8_convolve_dw+0x276>
 8009456:	4648      	mov	r0, r9
 8009458:	464a      	mov	r2, r9
 800945a:	ee07 aa90 	vmov	s15, sl
 800945e:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 8009462:	f8cd b074 	str.w	fp, [sp, #116]	; 0x74
 8009466:	eb05 0e03 	add.w	lr, r5, r3
 800946a:	46c3      	mov	fp, r8
 800946c:	f8dd 9098 	ldr.w	r9, [sp, #152]	; 0x98
 8009470:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 8009474:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8009478:	f8dd a09c 	ldr.w	sl, [sp, #156]	; 0x9c
 800947c:	941a      	str	r4, [sp, #104]	; 0x68
 800947e:	3501      	adds	r5, #1
 8009480:	4614      	mov	r4, r2
 8009482:	42aa      	cmp	r2, r5
 8009484:	f105 31ff 	add.w	r1, r5, #4294967295
 8009488:	4432      	add	r2, r6
 800948a:	bf34      	ite	cc
 800948c:	2300      	movcc	r3, #0
 800948e:	2301      	movcs	r3, #1
 8009490:	428a      	cmp	r2, r1
 8009492:	bf98      	it	ls
 8009494:	f043 0301 	orrls.w	r3, r3, #1
 8009498:	b393      	cbz	r3, 8009500 <st_sssa8_convolve_dw+0x5c0>
 800949a:	f1b8 0f07 	cmp.w	r8, #7
 800949e:	d92f      	bls.n	8009500 <st_sssa8_convolve_dw+0x5c0>
 80094a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80094a4:	2100      	movs	r1, #0
 80094a6:	eb00 070a 	add.w	r7, r0, sl
 80094aa:	f363 0107 	bfi	r1, r3, #0, #8
 80094ae:	f363 210f 	bfi	r1, r3, #8, #8
 80094b2:	f363 4117 	bfi	r1, r3, #16, #8
 80094b6:	f363 611f 	bfi	r1, r3, #24, #8
 80094ba:	4603      	mov	r3, r0
 80094bc:	f843 1b04 	str.w	r1, [r3], #4
 80094c0:	429f      	cmp	r7, r3
 80094c2:	d1fb      	bne.n	80094bc <st_sssa8_convolve_dw+0x57c>
 80094c4:	4566      	cmp	r6, ip
 80094c6:	eb04 030c 	add.w	r3, r4, ip
 80094ca:	d00d      	beq.n	80094e8 <st_sssa8_convolve_dw+0x5a8>
 80094cc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80094d0:	f804 100c 	strb.w	r1, [r4, ip]
 80094d4:	f1b9 0f00 	cmp.w	r9, #0
 80094d8:	d006      	beq.n	80094e8 <st_sssa8_convolve_dw+0x5a8>
 80094da:	f1b9 0f01 	cmp.w	r9, #1
 80094de:	7059      	strb	r1, [r3, #1]
 80094e0:	d002      	beq.n	80094e8 <st_sssa8_convolve_dw+0x5a8>
 80094e2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80094e6:	7099      	strb	r1, [r3, #2]
 80094e8:	45ae      	cmp	lr, r5
 80094ea:	4430      	add	r0, r6
 80094ec:	d1c7      	bne.n	800947e <st_sssa8_convolve_dw+0x53e>
 80094ee:	46d8      	mov	r8, fp
 80094f0:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 80094f4:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 80094f6:	ee17 aa90 	vmov	sl, s15
 80094fa:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80094fe:	e65a      	b.n	80091b6 <st_sssa8_convolve_dw+0x276>
 8009500:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009504:	f804 3b01 	strb.w	r3, [r4], #1
 8009508:	4294      	cmp	r4, r2
 800950a:	d0ed      	beq.n	80094e8 <st_sssa8_convolve_dw+0x5a8>
 800950c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009510:	f804 3b01 	strb.w	r3, [r4], #1
 8009514:	4294      	cmp	r4, r2
 8009516:	d1f3      	bne.n	8009500 <st_sssa8_convolve_dw+0x5c0>
 8009518:	e7e6      	b.n	80094e8 <st_sssa8_convolve_dw+0x5a8>
 800951a:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800951c:	2a00      	cmp	r2, #0
 800951e:	d064      	beq.n	80095ea <st_sssa8_convolve_dw+0x6aa>
 8009520:	3a01      	subs	r2, #1
 8009522:	9819      	ldr	r0, [sp, #100]	; 0x64
 8009524:	9247      	str	r2, [sp, #284]	; 0x11c
 8009526:	2801      	cmp	r0, #1
 8009528:	f8bd 213c 	ldrh.w	r2, [sp, #316]	; 0x13c
 800952c:	f8ad 213e 	strh.w	r2, [sp, #318]	; 0x13e
 8009530:	f47f adff 	bne.w	8009132 <st_sssa8_convolve_dw+0x1f2>
 8009534:	2a01      	cmp	r2, #1
 8009536:	d062      	beq.n	80095fe <st_sssa8_convolve_dw+0x6be>
 8009538:	b29b      	uxth	r3, r3
 800953a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800953c:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	; 0x60
 8009540:	931c      	str	r3, [sp, #112]	; 0x70
 8009542:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009544:	4293      	cmp	r3, r2
 8009546:	f77f ae47 	ble.w	80091d8 <st_sssa8_convolve_dw+0x298>
 800954a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800954c:	4614      	mov	r4, r2
 800954e:	f8cd 8008 	str.w	r8, [sp, #8]
 8009552:	4610      	mov	r0, r2
 8009554:	46b8      	mov	r8, r7
 8009556:	9603      	str	r6, [sp, #12]
 8009558:	9f37      	ldr	r7, [sp, #220]	; 0xdc
 800955a:	4699      	mov	r9, r3
 800955c:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8009560:	f8dd b0b4 	ldr.w	fp, [sp, #180]	; 0xb4
 8009564:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8009566:	3401      	adds	r4, #1
 8009568:	fb00 500b 	mla	r0, r0, fp, r5
 800956c:	4641      	mov	r1, r8
 800956e:	463a      	mov	r2, r7
 8009570:	b224      	sxth	r4, r4
 8009572:	fb06 a000 	mla	r0, r6, r0, sl
 8009576:	f004 fbe5 	bl	800dd44 <arm_copy_q7>
 800957a:	44b8      	add	r8, r7
 800957c:	454c      	cmp	r4, r9
 800957e:	4620      	mov	r0, r4
 8009580:	dbf1      	blt.n	8009566 <st_sssa8_convolve_dw+0x626>
 8009582:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009584:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8009588:	2b00      	cmp	r3, #0
 800958a:	f47f ae29 	bne.w	80091e0 <st_sssa8_convolve_dw+0x2a0>
 800958e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009590:	2b00      	cmp	r3, #0
 8009592:	f43f aedd 	beq.w	8009350 <st_sssa8_convolve_dw+0x410>
 8009596:	2e01      	cmp	r6, #1
 8009598:	f040 81d8 	bne.w	800994c <st_sssa8_convolve_dw+0xa0c>
 800959c:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 800959e:	f103 0c01 	add.w	ip, r3, #1
 80095a2:	9b6e      	ldr	r3, [sp, #440]	; 0x1b8
 80095a4:	6819      	ldr	r1, [r3, #0]
 80095a6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80095a8:	b173      	cbz	r3, 80095c8 <st_sssa8_convolve_dw+0x688>
 80095aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80095ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095ae:	f9bd 7058 	ldrsh.w	r7, [sp, #88]	; 0x58
 80095b2:	18d5      	adds	r5, r2, r3
 80095b4:	9876      	ldr	r0, [sp, #472]	; 0x1d8
 80095b6:	f912 3b01 	ldrsb.w	r3, [r2], #1
 80095ba:	f830 4b02 	ldrh.w	r4, [r0], #2
 80095be:	1bdb      	subs	r3, r3, r7
 80095c0:	4295      	cmp	r5, r2
 80095c2:	fb13 1104 	smlabb	r1, r3, r4, r1
 80095c6:	d1f6      	bne.n	80095b6 <st_sssa8_convolve_dw+0x676>
 80095c8:	9b05      	ldr	r3, [sp, #20]
 80095ca:	2b15      	cmp	r3, #21
 80095cc:	f340 8125 	ble.w	800981a <st_sssa8_convolve_dw+0x8da>
 80095d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80095d2:	9b08      	ldr	r3, [sp, #32]
 80095d4:	fb51 2303 	smmla	r3, r1, r3, r2
 80095d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80095da:	4113      	asrs	r3, r2
 80095dc:	9a06      	ldr	r2, [sp, #24]
 80095de:	4413      	add	r3, r2
 80095e0:	f303 0307 	ssat	r3, #8, r3
 80095e4:	f80c 3c01 	strb.w	r3, [ip, #-1]
 80095e8:	e104      	b.n	80097f4 <st_sssa8_convolve_dw+0x8b4>
 80095ea:	9a48      	ldr	r2, [sp, #288]	; 0x120
 80095ec:	3a01      	subs	r2, #1
 80095ee:	9248      	str	r2, [sp, #288]	; 0x120
 80095f0:	2201      	movs	r2, #1
 80095f2:	f8ad 213e 	strh.w	r2, [sp, #318]	; 0x13e
 80095f6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80095f8:	2a01      	cmp	r2, #1
 80095fa:	f47f ad9a 	bne.w	8009132 <st_sssa8_convolve_dw+0x1f2>
 80095fe:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009600:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009602:	4290      	cmp	r0, r2
 8009604:	f340 8194 	ble.w	8009930 <st_sssa8_convolve_dw+0x9f0>
 8009608:	b29b      	uxth	r3, r3
 800960a:	982b      	ldr	r0, [sp, #172]	; 0xac
 800960c:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800960e:	931c      	str	r3, [sp, #112]	; 0x70
 8009610:	fb01 0104 	mla	r1, r1, r4, r0
 8009614:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009616:	1acd      	subs	r5, r1, r3
 8009618:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 800961c:	42ab      	cmp	r3, r5
 800961e:	9304      	str	r3, [sp, #16]
 8009620:	f6bf adda 	bge.w	80091d8 <st_sssa8_convolve_dw+0x298>
 8009624:	f8cd 801c 	str.w	r8, [sp, #28]
 8009628:	4693      	mov	fp, r2
 800962a:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 800962e:	4613      	mov	r3, r2
 8009630:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 8009632:	46b1      	mov	r9, r6
 8009634:	ee18 8a10 	vmov	r8, s16
 8009638:	ea4f 76db 	mov.w	r6, fp, lsr #31
 800963c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800963e:	f8dd c010 	ldr.w	ip, [sp, #16]
 8009642:	429a      	cmp	r2, r3
 8009644:	bfd8      	it	le
 8009646:	f046 0601 	orrle.w	r6, r6, #1
 800964a:	fb07 f303 	mul.w	r3, r7, r3
 800964e:	4664      	mov	r4, ip
 8009650:	9303      	str	r3, [sp, #12]
 8009652:	9602      	str	r6, [sp, #8]
 8009654:	4567      	cmp	r7, ip
 8009656:	464a      	mov	r2, r9
 8009658:	4651      	mov	r1, sl
 800965a:	4640      	mov	r0, r8
 800965c:	bfcc      	ite	gt
 800965e:	2300      	movgt	r3, #0
 8009660:	2301      	movle	r3, #1
 8009662:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 8009666:	d103      	bne.n	8009670 <st_sssa8_convolve_dw+0x730>
 8009668:	9b02      	ldr	r3, [sp, #8]
 800966a:	2b00      	cmp	r3, #0
 800966c:	f000 80f3 	beq.w	8009856 <st_sssa8_convolve_dw+0x916>
 8009670:	f001 ff52 	bl	800b518 <st_uint8_fill>
 8009674:	3401      	adds	r4, #1
 8009676:	44ca      	add	sl, r9
 8009678:	b224      	sxth	r4, r4
 800967a:	42ac      	cmp	r4, r5
 800967c:	46a4      	mov	ip, r4
 800967e:	dbe9      	blt.n	8009654 <st_sssa8_convolve_dw+0x714>
 8009680:	f10b 0b01 	add.w	fp, fp, #1
 8009684:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009686:	fa0f fb8b 	sxth.w	fp, fp
 800968a:	4593      	cmp	fp, r2
 800968c:	465b      	mov	r3, fp
 800968e:	dbd3      	blt.n	8009638 <st_sssa8_convolve_dw+0x6f8>
 8009690:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8009694:	464e      	mov	r6, r9
 8009696:	e59f      	b.n	80091d8 <st_sssa8_convolve_dw+0x298>
 8009698:	4282      	cmp	r2, r0
 800969a:	f340 8149 	ble.w	8009930 <st_sssa8_convolve_dw+0x9f0>
 800969e:	b29b      	uxth	r3, r3
 80096a0:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 80096a2:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80096a4:	931c      	str	r3, [sp, #112]	; 0x70
 80096a6:	fb01 2100 	mla	r1, r1, r0, r2
 80096aa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80096ac:	1acd      	subs	r5, r1, r3
 80096ae:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 80096b2:	42ab      	cmp	r3, r5
 80096b4:	9303      	str	r3, [sp, #12]
 80096b6:	f6bf ad8f 	bge.w	80091d8 <st_sssa8_convolve_dw+0x298>
 80096ba:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80096be:	f8cd 8010 	str.w	r8, [sp, #16]
 80096c2:	46b0      	mov	r8, r6
 80096c4:	46d1      	mov	r9, sl
 80096c6:	4653      	mov	r3, sl
 80096c8:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 80096cc:	ee18 aa10 	vmov	sl, s16
 80096d0:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 80096d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80096d4:	9903      	ldr	r1, [sp, #12]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	fb03 f307 	mul.w	r3, r3, r7
 80096dc:	460c      	mov	r4, r1
 80096de:	bfcc      	ite	gt
 80096e0:	2600      	movgt	r6, #0
 80096e2:	2601      	movle	r6, #1
 80096e4:	9302      	str	r3, [sp, #8]
 80096e6:	ea46 76d9 	orr.w	r6, r6, r9, lsr #31
 80096ea:	0fe3      	lsrs	r3, r4, #31
 80096ec:	428f      	cmp	r7, r1
 80096ee:	bfd8      	it	le
 80096f0:	f043 0301 	orrle.w	r3, r3, #1
 80096f4:	b903      	cbnz	r3, 80096f8 <st_sssa8_convolve_dw+0x7b8>
 80096f6:	b1b6      	cbz	r6, 8009726 <st_sssa8_convolve_dw+0x7e6>
 80096f8:	4642      	mov	r2, r8
 80096fa:	4659      	mov	r1, fp
 80096fc:	4650      	mov	r0, sl
 80096fe:	f001 ff0b 	bl	800b518 <st_uint8_fill>
 8009702:	3401      	adds	r4, #1
 8009704:	44c3      	add	fp, r8
 8009706:	b224      	sxth	r4, r4
 8009708:	42ac      	cmp	r4, r5
 800970a:	4621      	mov	r1, r4
 800970c:	dbed      	blt.n	80096ea <st_sssa8_convolve_dw+0x7aa>
 800970e:	f109 0901 	add.w	r9, r9, #1
 8009712:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009714:	fa0f f989 	sxth.w	r9, r9
 8009718:	4591      	cmp	r9, r2
 800971a:	464b      	mov	r3, r9
 800971c:	dbd9      	blt.n	80096d2 <st_sssa8_convolve_dw+0x792>
 800971e:	4646      	mov	r6, r8
 8009720:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8009724:	e558      	b.n	80091d8 <st_sssa8_convolve_dw+0x298>
 8009726:	9b02      	ldr	r3, [sp, #8]
 8009728:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800972a:	440b      	add	r3, r1
 800972c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800972e:	fb02 1303 	mla	r3, r2, r3, r1
 8009732:	2a00      	cmp	r2, #0
 8009734:	d0e5      	beq.n	8009702 <st_sssa8_convolve_dw+0x7c2>
 8009736:	eb03 0c02 	add.w	ip, r3, r2
 800973a:	4658      	mov	r0, fp
 800973c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8009740:	4563      	cmp	r3, ip
 8009742:	ea4f 2201 	mov.w	r2, r1, lsl #8
 8009746:	fa32 f281 	uxtab16	r2, r2, r1
 800974a:	f820 2b02 	strh.w	r2, [r0], #2
 800974e:	d1f5      	bne.n	800973c <st_sssa8_convolve_dw+0x7fc>
 8009750:	e7d7      	b.n	8009702 <st_sssa8_convolve_dw+0x7c2>
 8009752:	e9dd 7e38 	ldrd	r7, lr, [sp, #224]	; 0xe0
 8009756:	eb03 0907 	add.w	r9, r3, r7
 800975a:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 800975c:	f8cd 8008 	str.w	r8, [sp, #8]
 8009760:	f103 0c01 	add.w	ip, r3, #1
 8009764:	9b05      	ldr	r3, [sp, #20]
 8009766:	fa1f f989 	uxth.w	r9, r9
 800976a:	f9bd b058 	ldrsh.w	fp, [sp, #88]	; 0x58
 800976e:	f1c3 0a01 	rsb	sl, r3, #1
 8009772:	4698      	mov	r8, r3
 8009774:	1c7b      	adds	r3, r7, #1
 8009776:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009778:	f85e 1b04 	ldr.w	r1, [lr], #4
 800977c:	443a      	add	r2, r7
 800977e:	b29f      	uxth	r7, r3
 8009780:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009782:	2b00      	cmp	r3, #0
 8009784:	f000 80d7 	beq.w	8009936 <st_sssa8_convolve_dw+0x9f6>
 8009788:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800978a:	18ec      	adds	r4, r5, r3
 800978c:	f992 3000 	ldrsb.w	r3, [r2]
 8009790:	4432      	add	r2, r6
 8009792:	f835 0b02 	ldrh.w	r0, [r5], #2
 8009796:	eba3 030b 	sub.w	r3, r3, fp
 800979a:	42a5      	cmp	r5, r4
 800979c:	fb10 1103 	smlabb	r1, r0, r3, r1
 80097a0:	d1f4      	bne.n	800978c <st_sssa8_convolve_dw+0x84c>
 80097a2:	f1b8 0f15 	cmp.w	r8, #21
 80097a6:	dd11      	ble.n	80097cc <st_sssa8_convolve_dw+0x88c>
 80097a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80097aa:	9b08      	ldr	r3, [sp, #32]
 80097ac:	fb51 2303 	smmla	r3, r1, r3, r2
 80097b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80097b2:	4113      	asrs	r3, r2
 80097b4:	9a06      	ldr	r2, [sp, #24]
 80097b6:	4413      	add	r3, r2
 80097b8:	f303 0307 	ssat	r3, #8, r3
 80097bc:	f80c 3c01 	strb.w	r3, [ip, #-1]
 80097c0:	454f      	cmp	r7, r9
 80097c2:	f10c 0c01 	add.w	ip, ip, #1
 80097c6:	d013      	beq.n	80097f0 <st_sssa8_convolve_dw+0x8b0>
 80097c8:	4625      	mov	r5, r4
 80097ca:	e7d3      	b.n	8009774 <st_sssa8_convolve_dw+0x834>
 80097cc:	f1b8 0f00 	cmp.w	r8, #0
 80097d0:	dd15      	ble.n	80097fe <st_sssa8_convolve_dw+0x8be>
 80097d2:	004b      	lsls	r3, r1, #1
 80097d4:	9a08      	ldr	r2, [sp, #32]
 80097d6:	9906      	ldr	r1, [sp, #24]
 80097d8:	fb53 1302 	smmla	r3, r3, r2, r1
 80097dc:	fa43 f308 	asr.w	r3, r3, r8
 80097e0:	f303 0307 	ssat	r3, #8, r3
 80097e4:	454f      	cmp	r7, r9
 80097e6:	f80c 3c01 	strb.w	r3, [ip, #-1]
 80097ea:	f10c 0c01 	add.w	ip, ip, #1
 80097ee:	d1eb      	bne.n	80097c8 <st_sssa8_convolve_dw+0x888>
 80097f0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80097f4:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 80097f6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80097f8:	4413      	add	r3, r2
 80097fa:	9373      	str	r3, [sp, #460]	; 0x1cc
 80097fc:	e5a8      	b.n	8009350 <st_sssa8_convolve_dw+0x410>
 80097fe:	fa01 f30a 	lsl.w	r3, r1, sl
 8009802:	f303 031f 	ssat	r3, #32, r3
 8009806:	9a08      	ldr	r2, [sp, #32]
 8009808:	fb53 f312 	smmulr	r3, r3, r2
 800980c:	9a06      	ldr	r2, [sp, #24]
 800980e:	4413      	add	r3, r2
 8009810:	f303 0307 	ssat	r3, #8, r3
 8009814:	f80c 3c01 	strb.w	r3, [ip, #-1]
 8009818:	e7d2      	b.n	80097c0 <st_sssa8_convolve_dw+0x880>
 800981a:	2b00      	cmp	r3, #0
 800981c:	461a      	mov	r2, r3
 800981e:	dd0a      	ble.n	8009836 <st_sssa8_convolve_dw+0x8f6>
 8009820:	004b      	lsls	r3, r1, #1
 8009822:	9806      	ldr	r0, [sp, #24]
 8009824:	9908      	ldr	r1, [sp, #32]
 8009826:	fb53 0301 	smmla	r3, r3, r1, r0
 800982a:	4113      	asrs	r3, r2
 800982c:	f303 0307 	ssat	r3, #8, r3
 8009830:	f80c 3c01 	strb.w	r3, [ip, #-1]
 8009834:	e7de      	b.n	80097f4 <st_sssa8_convolve_dw+0x8b4>
 8009836:	f1c3 0301 	rsb	r3, r3, #1
 800983a:	fa01 f303 	lsl.w	r3, r1, r3
 800983e:	f303 031f 	ssat	r3, #32, r3
 8009842:	9a08      	ldr	r2, [sp, #32]
 8009844:	fb53 f312 	smmulr	r3, r3, r2
 8009848:	9a06      	ldr	r2, [sp, #24]
 800984a:	4413      	add	r3, r2
 800984c:	f303 0307 	ssat	r3, #8, r3
 8009850:	f80c 3c01 	strb.w	r3, [ip, #-1]
 8009854:	e7ce      	b.n	80097f4 <st_sssa8_convolve_dw+0x8b4>
 8009856:	9b03      	ldr	r3, [sp, #12]
 8009858:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800985a:	eb03 000c 	add.w	r0, r3, ip
 800985e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009860:	fb02 3000 	mla	r0, r2, r0, r3
 8009864:	f004 fa6e 	bl	800dd44 <arm_copy_q7>
 8009868:	e704      	b.n	8009674 <st_sssa8_convolve_dw+0x734>
 800986a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800986c:	9820      	ldr	r0, [sp, #128]	; 0x80
 800986e:	4282      	cmp	r2, r0
 8009870:	dd5e      	ble.n	8009930 <st_sssa8_convolve_dw+0x9f0>
 8009872:	b29b      	uxth	r3, r3
 8009874:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009876:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009878:	931c      	str	r3, [sp, #112]	; 0x70
 800987a:	fb01 2100 	mla	r1, r1, r0, r2
 800987e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009880:	1acd      	subs	r5, r1, r3
 8009882:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 8009886:	42ab      	cmp	r3, r5
 8009888:	9303      	str	r3, [sp, #12]
 800988a:	f6bf aca5 	bge.w	80091d8 <st_sssa8_convolve_dw+0x298>
 800988e:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
 8009892:	f8cd 8010 	str.w	r8, [sp, #16]
 8009896:	46b0      	mov	r8, r6
 8009898:	46cb      	mov	fp, r9
 800989a:	464b      	mov	r3, r9
 800989c:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 80098a0:	ee18 9a10 	vmov	r9, s16
 80098a4:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 80098a6:	ea4f 76db 	mov.w	r6, fp, lsr #31
 80098aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80098ac:	429a      	cmp	r2, r3
 80098ae:	bfd8      	it	le
 80098b0:	f046 0601 	orrle.w	r6, r6, #1
 80098b4:	fb03 f307 	mul.w	r3, r3, r7
 80098b8:	9302      	str	r3, [sp, #8]
 80098ba:	9b03      	ldr	r3, [sp, #12]
 80098bc:	461c      	mov	r4, r3
 80098be:	429f      	cmp	r7, r3
 80098c0:	bfcc      	ite	gt
 80098c2:	2200      	movgt	r2, #0
 80098c4:	2201      	movle	r2, #1
 80098c6:	ea52 72d4 	orrs.w	r2, r2, r4, lsr #31
 80098ca:	d100      	bne.n	80098ce <st_sssa8_convolve_dw+0x98e>
 80098cc:	b1b6      	cbz	r6, 80098fc <st_sssa8_convolve_dw+0x9bc>
 80098ce:	4642      	mov	r2, r8
 80098d0:	4651      	mov	r1, sl
 80098d2:	4648      	mov	r0, r9
 80098d4:	f001 fe20 	bl	800b518 <st_uint8_fill>
 80098d8:	3401      	adds	r4, #1
 80098da:	44c2      	add	sl, r8
 80098dc:	b224      	sxth	r4, r4
 80098de:	42ac      	cmp	r4, r5
 80098e0:	4623      	mov	r3, r4
 80098e2:	dbec      	blt.n	80098be <st_sssa8_convolve_dw+0x97e>
 80098e4:	f10b 0b01 	add.w	fp, fp, #1
 80098e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80098ea:	fa0f fb8b 	sxth.w	fp, fp
 80098ee:	4593      	cmp	fp, r2
 80098f0:	465b      	mov	r3, fp
 80098f2:	dbd8      	blt.n	80098a6 <st_sssa8_convolve_dw+0x966>
 80098f4:	4646      	mov	r6, r8
 80098f6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80098fa:	e46d      	b.n	80091d8 <st_sssa8_convolve_dw+0x298>
 80098fc:	9a02      	ldr	r2, [sp, #8]
 80098fe:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009900:	4413      	add	r3, r2
 8009902:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009904:	fb01 2203 	mla	r2, r1, r3, r2
 8009908:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0e4      	beq.n	80098d8 <st_sssa8_convolve_dw+0x998>
 800990e:	18d0      	adds	r0, r2, r3
 8009910:	4651      	mov	r1, sl
 8009912:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009916:	4282      	cmp	r2, r0
 8009918:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800991c:	eac3 4303 	pkhbt	r3, r3, r3, lsl #16
 8009920:	ea4f 2c33 	mov.w	ip, r3, ror #8
 8009924:	fa33 f38c 	uxtab16	r3, r3, ip
 8009928:	f841 3b04 	str.w	r3, [r1], #4
 800992c:	d1f1      	bne.n	8009912 <st_sssa8_convolve_dw+0x9d2>
 800992e:	e7d3      	b.n	80098d8 <st_sssa8_convolve_dw+0x998>
 8009930:	b29b      	uxth	r3, r3
 8009932:	931c      	str	r3, [sp, #112]	; 0x70
 8009934:	e450      	b.n	80091d8 <st_sssa8_convolve_dw+0x298>
 8009936:	462c      	mov	r4, r5
 8009938:	e733      	b.n	80097a2 <st_sssa8_convolve_dw+0x862>
 800993a:	2301      	movs	r3, #1
 800993c:	f7ff bb69 	b.w	8009012 <st_sssa8_convolve_dw+0xd2>
 8009940:	9306      	str	r3, [sp, #24]
 8009942:	f7ff bb38 	b.w	8008fb6 <st_sssa8_convolve_dw+0x76>
 8009946:	b2a3      	uxth	r3, r4
 8009948:	9336      	str	r3, [sp, #216]	; 0xd8
 800994a:	e50e      	b.n	800936a <st_sssa8_convolve_dw+0x42a>
 800994c:	f8dd e1b8 	ldr.w	lr, [sp, #440]	; 0x1b8
 8009950:	9d76      	ldr	r5, [sp, #472]	; 0x1d8
 8009952:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8009954:	e6ff      	b.n	8009756 <st_sssa8_convolve_dw+0x816>
 8009956:	bf00      	nop

08009958 <st_sssa8_convolve_rank1upd>:
 8009958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800995c:	b085      	sub	sp, #20
 800995e:	f8bd 4038 	ldrh.w	r4, [sp, #56]	; 0x38
 8009962:	f99d b040 	ldrsb.w	fp, [sp, #64]	; 0x40
 8009966:	fb13 f304 	smulbb	r3, r3, r4
 800996a:	fb13 f500 	smulbb	r5, r3, r0
 800996e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009970:	2a00      	cmp	r2, #0
 8009972:	d073      	beq.n	8009a5c <st_sssa8_convolve_rank1upd+0x104>
 8009974:	b2ad      	uxth	r5, r5
 8009976:	460c      	mov	r4, r1
 8009978:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800997c:	ea4f 0995 	mov.w	r9, r5, lsr #2
 8009980:	eb03 0a85 	add.w	sl, r3, r5, lsl #2
 8009984:	f005 0503 	and.w	r5, r5, #3
 8009988:	f1a9 0381 	sub.w	r3, r9, #129	; 0x81
 800998c:	eb08 0782 	add.w	r7, r8, r2, lsl #2
 8009990:	1e69      	subs	r1, r5, #1
 8009992:	f1a9 0280 	sub.w	r2, r9, #128	; 0x80
 8009996:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 800999a:	b289      	uxth	r1, r1
 800999c:	9100      	str	r1, [sp, #0]
 800999e:	ebc3 2143 	rsb	r1, r3, r3, lsl #9
 80099a2:	eb02 12c1 	add.w	r2, r2, r1, lsl #7
 80099a6:	b292      	uxth	r2, r2
 80099a8:	9202      	str	r2, [sp, #8]
 80099aa:	025a      	lsls	r2, r3, #9
 80099ac:	3301      	adds	r3, #1
 80099ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80099b2:	025b      	lsls	r3, r3, #9
 80099b4:	9203      	str	r2, [sp, #12]
 80099b6:	9301      	str	r3, [sp, #4]
 80099b8:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80099bc:	d953      	bls.n	8009a66 <st_sssa8_convolve_rank1upd+0x10e>
 80099be:	9b03      	ldr	r3, [sp, #12]
 80099c0:	f504 7000 	add.w	r0, r4, #512	; 0x200
 80099c4:	2600      	movs	r6, #0
 80099c6:	eb04 0c03 	add.w	ip, r4, r3
 80099ca:	f5a0 7100 	sub.w	r1, r0, #512	; 0x200
 80099ce:	2200      	movs	r2, #0
 80099d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80099d4:	fa2f fe83 	sxtb16	lr, r3
 80099d8:	4281      	cmp	r1, r0
 80099da:	ea4f 2333 	mov.w	r3, r3, ror #8
 80099de:	fa92 f21e 	qadd16	r2, r2, lr
 80099e2:	fa2f f383 	sxtb16	r3, r3
 80099e6:	fa92 f213 	qadd16	r2, r2, r3
 80099ea:	d1f1      	bne.n	80099d0 <st_sssa8_convolve_rank1upd+0x78>
 80099ec:	f501 7000 	add.w	r0, r1, #512	; 0x200
 80099f0:	b213      	sxth	r3, r2
 80099f2:	4560      	cmp	r0, ip
 80099f4:	eb03 4222 	add.w	r2, r3, r2, asr #16
 80099f8:	4416      	add	r6, r2
 80099fa:	d1e6      	bne.n	80099ca <st_sssa8_convolve_rank1upd+0x72>
 80099fc:	9b01      	ldr	r3, [sp, #4]
 80099fe:	18e1      	adds	r1, r4, r3
 8009a00:	9c02      	ldr	r4, [sp, #8]
 8009a02:	b374      	cbz	r4, 8009a62 <st_sssa8_convolve_rank1upd+0x10a>
 8009a04:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f851 3b04 	ldr.w	r3, [r1], #4
 8009a0e:	fa2f f083 	sxtb16	r0, r3
 8009a12:	428c      	cmp	r4, r1
 8009a14:	ea4f 2333 	mov.w	r3, r3, ror #8
 8009a18:	fa92 f210 	qadd16	r2, r2, r0
 8009a1c:	fa2f f383 	sxtb16	r3, r3
 8009a20:	fa92 f213 	qadd16	r2, r2, r3
 8009a24:	d1f1      	bne.n	8009a0a <st_sssa8_convolve_rank1upd+0xb2>
 8009a26:	b213      	sxth	r3, r2
 8009a28:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8009a2c:	441e      	add	r6, r3
 8009a2e:	b16d      	cbz	r5, 8009a4c <st_sssa8_convolve_rank1upd+0xf4>
 8009a30:	f994 3000 	ldrsb.w	r3, [r4]
 8009a34:	441e      	add	r6, r3
 8009a36:	9b00      	ldr	r3, [sp, #0]
 8009a38:	b13b      	cbz	r3, 8009a4a <st_sssa8_convolve_rank1upd+0xf2>
 8009a3a:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8009a3e:	2d02      	cmp	r5, #2
 8009a40:	441e      	add	r6, r3
 8009a42:	d002      	beq.n	8009a4a <st_sssa8_convolve_rank1upd+0xf2>
 8009a44:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8009a48:	441e      	add	r6, r3
 8009a4a:	442c      	add	r4, r5
 8009a4c:	f858 3b04 	ldr.w	r3, [r8], #4
 8009a50:	fb0b 3616 	mls	r6, fp, r6, r3
 8009a54:	45b8      	cmp	r8, r7
 8009a56:	f84a 6b04 	str.w	r6, [sl], #4
 8009a5a:	d1ad      	bne.n	80099b8 <st_sssa8_convolve_rank1upd+0x60>
 8009a5c:	b005      	add	sp, #20
 8009a5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a62:	460c      	mov	r4, r1
 8009a64:	e7e3      	b.n	8009a2e <st_sssa8_convolve_rank1upd+0xd6>
 8009a66:	4621      	mov	r1, r4
 8009a68:	2600      	movs	r6, #0
 8009a6a:	464c      	mov	r4, r9
 8009a6c:	e7c9      	b.n	8009a02 <st_sssa8_convolve_rank1upd+0xaa>
 8009a6e:	bf00      	nop

08009a70 <st_sssa8_convolve>:
 8009a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a74:	ed2d 8b06 	vpush	{d8-d10}
 8009a78:	b0cb      	sub	sp, #300	; 0x12c
 8009a7a:	469a      	mov	sl, r3
 8009a7c:	4689      	mov	r9, r1
 8009a7e:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8009a80:	900a      	str	r0, [sp, #40]	; 0x28
 8009a82:	9207      	str	r2, [sp, #28]
 8009a84:	f8bd 0174 	ldrh.w	r0, [sp, #372]	; 0x174
 8009a88:	f8bd 2170 	ldrh.w	r2, [sp, #368]	; 0x170
 8009a8c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8009a90:	fb12 f300 	smulbb	r3, r2, r0
 8009a94:	901e      	str	r0, [sp, #120]	; 0x78
 8009a96:	f8bd 41a0 	ldrh.w	r4, [sp, #416]	; 0x1a0
 8009a9a:	fb13 f30a 	smulbb	r3, r3, sl
 8009a9e:	9214      	str	r2, [sp, #80]	; 0x50
 8009aa0:	940f      	str	r4, [sp, #60]	; 0x3c
 8009aa2:	1e4a      	subs	r2, r1, #1
 8009aa4:	b298      	uxth	r0, r3
 8009aa6:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8009aa8:	f8bd 41a4 	ldrh.w	r4, [sp, #420]	; 0x1a4
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	921c      	str	r2, [sp, #112]	; 0x70
 8009ab0:	b292      	uxth	r2, r2
 8009ab2:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ab4:	f8bd 316c 	ldrh.w	r3, [sp, #364]	; 0x16c
 8009ab8:	2a14      	cmp	r2, #20
 8009aba:	941d      	str	r4, [sp, #116]	; 0x74
 8009abc:	ee09 3a10 	vmov	s18, r3
 8009ac0:	f8bd 3178 	ldrh.w	r3, [sp, #376]	; 0x178
 8009ac4:	9c6a      	ldr	r4, [sp, #424]	; 0x1a8
 8009ac6:	9312      	str	r3, [sp, #72]	; 0x48
 8009ac8:	f8bd 317c 	ldrh.w	r3, [sp, #380]	; 0x17c
 8009acc:	9015      	str	r0, [sp, #84]	; 0x54
 8009ace:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8009ad2:	931f      	str	r3, [sp, #124]	; 0x7c
 8009ad4:	f8bd 3180 	ldrh.w	r3, [sp, #384]	; 0x180
 8009ad8:	ee0a 0a10 	vmov	s20, r0
 8009adc:	f99d 8194 	ldrsb.w	r8, [sp, #404]	; 0x194
 8009ae0:	930d      	str	r3, [sp, #52]	; 0x34
 8009ae2:	f8bd 3184 	ldrh.w	r3, [sp, #388]	; 0x184
 8009ae6:	9118      	str	r1, [sp, #96]	; 0x60
 8009ae8:	931b      	str	r3, [sp, #108]	; 0x6c
 8009aea:	f99d 3198 	ldrsb.w	r3, [sp, #408]	; 0x198
 8009aee:	f200 8163 	bhi.w	8009db8 <st_sssa8_convolve+0x348>
 8009af2:	2201      	movs	r2, #1
 8009af4:	408b      	lsls	r3, r1
 8009af6:	408a      	lsls	r2, r1
 8009af8:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009afc:	9316      	str	r3, [sp, #88]	; 0x58
 8009afe:	9b07      	ldr	r3, [sp, #28]
 8009b00:	a940      	add	r1, sp, #256	; 0x100
 8009b02:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b04:	a836      	add	r0, sp, #216	; 0xd8
 8009b06:	932b      	str	r3, [sp, #172]	; 0xac
 8009b08:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b0a:	fb0a f502 	mul.w	r5, sl, r2
 8009b0e:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8009b10:	9330      	str	r3, [sp, #192]	; 0xc0
 8009b12:	ee08 5a90 	vmov	s17, r5
 8009b16:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009b18:	9234      	str	r2, [sp, #208]	; 0xd0
 8009b1a:	aa2a      	add	r2, sp, #168	; 0xa8
 8009b1c:	932f      	str	r3, [sp, #188]	; 0xbc
 8009b1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b20:	f8cd 90b0 	str.w	r9, [sp, #176]	; 0xb0
 8009b24:	9342      	str	r3, [sp, #264]	; 0x108
 8009b26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b28:	9433      	str	r4, [sp, #204]	; 0xcc
 8009b2a:	9343      	str	r3, [sp, #268]	; 0x10c
 8009b2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b2e:	9344      	str	r3, [sp, #272]	; 0x110
 8009b30:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009b32:	9345      	str	r3, [sp, #276]	; 0x114
 8009b34:	ab32      	add	r3, sp, #200	; 0xc8
 8009b36:	9300      	str	r3, [sp, #0]
 8009b38:	ab2e      	add	r3, sp, #184	; 0xb8
 8009b3a:	f001 fc79 	bl	800b430 <ai_padding_opt_init>
 8009b3e:	ee19 2a10 	vmov	r2, s18
 8009b42:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 8009b44:	fb05 2304 	mla	r3, r5, r4, r2
 8009b48:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009b4c:	ee09 3a90 	vmov	s19, r3
 8009b50:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b52:	fb02 f303 	mul.w	r3, r2, r3
 8009b56:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8009b5a:	f340 82e8 	ble.w	800a12e <st_sssa8_convolve+0x6be>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	9325      	str	r3, [sp, #148]	; 0x94
 8009b62:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009b64:	ee19 1a10 	vmov	r1, s18
 8009b68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b6a:	fb02 f303 	mul.w	r3, r2, r3
 8009b6e:	9a67      	ldr	r2, [sp, #412]	; 0x19c
 8009b70:	fb01 2303 	mla	r3, r1, r3, r2
 8009b74:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009b76:	4299      	cmp	r1, r3
 8009b78:	f080 8120 	bcs.w	8009dbc <st_sssa8_convolve+0x34c>
 8009b7c:	9b07      	ldr	r3, [sp, #28]
 8009b7e:	fb03 f209 	mul.w	r2, r3, r9
 8009b82:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 8009b84:	fb0a 1202 	mla	r2, sl, r2, r1
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	bf2c      	ite	cs
 8009b8c:	2200      	movcs	r2, #0
 8009b8e:	2201      	movcc	r2, #1
 8009b90:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009b92:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8009b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8009b9a:	ee19 1a10 	vmov	r1, s18
 8009b9e:	f023 0301 	bic.w	r3, r3, #1
 8009ba2:	428b      	cmp	r3, r1
 8009ba4:	bf28      	it	cs
 8009ba6:	460b      	movcs	r3, r1
 8009ba8:	2b01      	cmp	r3, #1
 8009baa:	931a      	str	r3, [sp, #104]	; 0x68
 8009bac:	f240 8119 	bls.w	8009de2 <st_sssa8_convolve+0x372>
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	ee19 3a10 	vmov	r3, s18
 8009bb6:	fbb1 f1f0 	udiv	r1, r1, r0
 8009bba:	fb00 3311 	mls	r3, r0, r1, r3
 8009bbe:	b289      	uxth	r1, r1
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	9120      	str	r1, [sp, #128]	; 0x80
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	f000 80fb 	beq.w	8009dc0 <st_sssa8_convolve+0x350>
 8009bca:	2a00      	cmp	r2, #0
 8009bcc:	f040 834e 	bne.w	800a26c <st_sssa8_convolve+0x7fc>
 8009bd0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009bd2:	fa0f f888 	sxth.w	r8, r8
 8009bd6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009bd8:	ea4f 0b4a 	mov.w	fp, sl, lsl #1
 8009bdc:	fb03 f30a 	mul.w	r3, r3, sl
 8009be0:	ee0a 8a90 	vmov	s21, r8
 8009be4:	ed8d 9a22 	vstr	s18, [sp, #136]	; 0x88
 8009be8:	46d0      	mov	r8, sl
 8009bea:	fb02 f303 	mul.w	r3, r2, r3
 8009bee:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 8009bf0:	46da      	mov	sl, fp
 8009bf2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bf6:	9311      	str	r3, [sp, #68]	; 0x44
 8009bf8:	ee18 3a90 	vmov	r3, s17
 8009bfc:	005b      	lsls	r3, r3, #1
 8009bfe:	9313      	str	r3, [sp, #76]	; 0x4c
 8009c00:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f000 80d0 	beq.w	8009da8 <st_sssa8_convolve+0x338>
 8009c08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	f000 80a9 	beq.w	8009d62 <st_sssa8_convolve+0x2f2>
 8009c10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c12:	2400      	movs	r4, #0
 8009c14:	9f6a      	ldr	r7, [sp, #424]	; 0x1a8
 8009c16:	425b      	negs	r3, r3
 8009c18:	4625      	mov	r5, r4
 8009c1a:	46bb      	mov	fp, r7
 8009c1c:	ee1a 7a90 	vmov	r7, s21
 8009c20:	b29b      	uxth	r3, r3
 8009c22:	931c      	str	r3, [sp, #112]	; 0x70
 8009c24:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 8009c26:	9319      	str	r3, [sp, #100]	; 0x64
 8009c28:	a836      	add	r0, sp, #216	; 0xd8
 8009c2a:	f001 fc5b 	bl	800b4e4 <ai_padding_opt_phase1>
 8009c2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	f000 8303 	beq.w	800a23c <st_sssa8_convolve+0x7cc>
 8009c36:	b2a3      	uxth	r3, r4
 8009c38:	2000      	movs	r0, #0
 8009c3a:	9321      	str	r3, [sp, #132]	; 0x84
 8009c3c:	4601      	mov	r1, r0
 8009c3e:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 8009c42:	1a9a      	subs	r2, r3, r2
 8009c44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c46:	fb03 2305 	mla	r3, r3, r5, r2
 8009c4a:	9309      	str	r3, [sp, #36]	; 0x24
 8009c4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c4e:	425a      	negs	r2, r3
 8009c50:	b293      	uxth	r3, r2
 8009c52:	930c      	str	r3, [sp, #48]	; 0x30
 8009c54:	f9bd 3070 	ldrsh.w	r3, [sp, #112]	; 0x70
 8009c58:	9310      	str	r3, [sp, #64]	; 0x40
 8009c5a:	465b      	mov	r3, fp
 8009c5c:	46d3      	mov	fp, sl
 8009c5e:	469a      	mov	sl, r3
 8009c60:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8009c62:	2a00      	cmp	r2, #0
 8009c64:	f000 8277 	beq.w	800a156 <st_sssa8_convolve+0x6e6>
 8009c68:	3a01      	subs	r2, #1
 8009c6a:	9236      	str	r2, [sp, #216]	; 0xd8
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8009c72:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c76:	4293      	cmp	r3, r2
 8009c78:	f280 827b 	bge.w	800a172 <st_sssa8_convolve+0x702>
 8009c7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009c80:	fb01 3102 	mla	r1, r1, r2, r3
 8009c84:	b283      	uxth	r3, r0
 8009c86:	930e      	str	r3, [sp, #56]	; 0x38
 8009c88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009c8a:	1acd      	subs	r5, r1, r3
 8009c8c:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
 8009c90:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c92:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009c94:	461a      	mov	r2, r3
 8009c96:	9306      	str	r3, [sp, #24]
 8009c98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c9a:	42ab      	cmp	r3, r5
 8009c9c:	da21      	bge.n	8009ce2 <st_sssa8_convolve+0x272>
 8009c9e:	9907      	ldr	r1, [sp, #28]
 8009ca0:	461c      	mov	r4, r3
 8009ca2:	469c      	mov	ip, r3
 8009ca4:	4291      	cmp	r1, r2
 8009ca6:	fb09 f202 	mul.w	r2, r9, r2
 8009caa:	bfcc      	ite	gt
 8009cac:	2600      	movgt	r6, #0
 8009cae:	2601      	movle	r6, #1
 8009cb0:	9208      	str	r2, [sp, #32]
 8009cb2:	9a06      	ldr	r2, [sp, #24]
 8009cb4:	ea46 76d2 	orr.w	r6, r6, r2, lsr #31
 8009cb8:	45e1      	cmp	r9, ip
 8009cba:	4642      	mov	r2, r8
 8009cbc:	4651      	mov	r1, sl
 8009cbe:	4638      	mov	r0, r7
 8009cc0:	bfcc      	ite	gt
 8009cc2:	2300      	movgt	r3, #0
 8009cc4:	2301      	movle	r3, #1
 8009cc6:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 8009cca:	d102      	bne.n	8009cd2 <st_sssa8_convolve+0x262>
 8009ccc:	2e00      	cmp	r6, #0
 8009cce:	f000 8239 	beq.w	800a144 <st_sssa8_convolve+0x6d4>
 8009cd2:	f004 f887 	bl	800dde4 <arm_fill_q15>
 8009cd6:	3401      	adds	r4, #1
 8009cd8:	44da      	add	sl, fp
 8009cda:	b224      	sxth	r4, r4
 8009cdc:	42ac      	cmp	r4, r5
 8009cde:	46a4      	mov	ip, r4
 8009ce0:	dbea      	blt.n	8009cb8 <st_sssa8_convolve+0x248>
 8009ce2:	9b06      	ldr	r3, [sp, #24]
 8009ce4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009ce6:	3301      	adds	r3, #1
 8009ce8:	b21b      	sxth	r3, r3
 8009cea:	428b      	cmp	r3, r1
 8009cec:	461a      	mov	r2, r3
 8009cee:	9306      	str	r3, [sp, #24]
 8009cf0:	dbd2      	blt.n	8009c98 <st_sssa8_convolve+0x228>
 8009cf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009cf4:	4553      	cmp	r3, sl
 8009cf6:	f000 8242 	beq.w	800a17e <st_sssa8_convolve+0x70e>
 8009cfa:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009cfc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009d00:	3001      	adds	r0, #1
 8009d02:	441a      	add	r2, r3
 8009d04:	b200      	sxth	r0, r0
 8009d06:	b293      	uxth	r3, r2
 8009d08:	4601      	mov	r1, r0
 8009d0a:	930c      	str	r3, [sp, #48]	; 0x30
 8009d0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d0e:	4283      	cmp	r3, r0
 8009d10:	dca6      	bgt.n	8009c60 <st_sssa8_convolve+0x1f0>
 8009d12:	4653      	mov	r3, sl
 8009d14:	46da      	mov	sl, fp
 8009d16:	469b      	mov	fp, r3
 8009d18:	9c21      	ldr	r4, [sp, #132]	; 0x84
 8009d1a:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 8009d1e:	3401      	adds	r4, #1
 8009d20:	441a      	add	r2, r3
 8009d22:	b224      	sxth	r4, r4
 8009d24:	b293      	uxth	r3, r2
 8009d26:	4625      	mov	r5, r4
 8009d28:	931c      	str	r3, [sp, #112]	; 0x70
 8009d2a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009d2c:	42a3      	cmp	r3, r4
 8009d2e:	f73f af7b 	bgt.w	8009c28 <st_sssa8_convolve+0x1b8>
 8009d32:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
 8009d34:	455b      	cmp	r3, fp
 8009d36:	d014      	beq.n	8009d62 <st_sssa8_convolve+0x2f2>
 8009d38:	4619      	mov	r1, r3
 8009d3a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009d3c:	ee1a 2a10 	vmov	r2, s20
 8009d40:	ee19 0a90 	vmov	r0, s19
 8009d44:	9305      	str	r3, [sp, #20]
 8009d46:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009d48:	9304      	str	r3, [sp, #16]
 8009d4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d4c:	9303      	str	r3, [sp, #12]
 8009d4e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009d50:	9302      	str	r3, [sp, #8]
 8009d52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d54:	9301      	str	r3, [sp, #4]
 8009d56:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009d58:	9300      	str	r3, [sp, #0]
 8009d5a:	ee19 3a10 	vmov	r3, s18
 8009d5e:	f003 f9ad 	bl	800d0bc <st_sssa8_nn_mat_mult_kernel_single_opt>
 8009d62:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009d64:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009d66:	1a9b      	subs	r3, r3, r2
 8009d68:	b299      	uxth	r1, r3
 8009d6a:	4613      	mov	r3, r2
 8009d6c:	428a      	cmp	r2, r1
 8009d6e:	9122      	str	r1, [sp, #136]	; 0x88
 8009d70:	bf28      	it	cs
 8009d72:	460b      	movcs	r3, r1
 8009d74:	b29b      	uxth	r3, r3
 8009d76:	b16b      	cbz	r3, 8009d94 <st_sssa8_convolve+0x324>
 8009d78:	995a      	ldr	r1, [sp, #360]	; 0x168
 8009d7a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8009d7c:	fb00 1102 	mla	r1, r0, r2, r1
 8009d80:	915a      	str	r1, [sp, #360]	; 0x168
 8009d82:	ee1a 1a10 	vmov	r1, s20
 8009d86:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009d8a:	ee0a 1a10 	vmov	s20, r1
 8009d8e:	9967      	ldr	r1, [sp, #412]	; 0x19c
 8009d90:	4411      	add	r1, r2
 8009d92:	9167      	str	r1, [sp, #412]	; 0x19c
 8009d94:	9920      	ldr	r1, [sp, #128]	; 0x80
 8009d96:	1e4a      	subs	r2, r1, #1
 8009d98:	b292      	uxth	r2, r2
 8009d9a:	b1e1      	cbz	r1, 8009dd6 <st_sssa8_convolve+0x366>
 8009d9c:	931a      	str	r3, [sp, #104]	; 0x68
 8009d9e:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009da0:	9220      	str	r2, [sp, #128]	; 0x80
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f47f af30 	bne.w	8009c08 <st_sssa8_convolve+0x198>
 8009da8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009daa:	ee19 1a90 	vmov	r1, s19
 8009dae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009db0:	985a      	ldr	r0, [sp, #360]	; 0x168
 8009db2:	f001 fc6d 	bl	800b690 <st_int8_to16_dual>
 8009db6:	e727      	b.n	8009c08 <st_sssa8_convolve+0x198>
 8009db8:	9316      	str	r3, [sp, #88]	; 0x58
 8009dba:	e6a0      	b.n	8009afe <st_sssa8_convolve+0x8e>
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	e6e7      	b.n	8009b90 <st_sssa8_convolve+0x120>
 8009dc0:	2a00      	cmp	r2, #0
 8009dc2:	f040 8257 	bne.w	800a274 <st_sssa8_convolve+0x804>
 8009dc6:	1e4b      	subs	r3, r1, #1
 8009dc8:	b29b      	uxth	r3, r3
 8009dca:	9320      	str	r3, [sp, #128]	; 0x80
 8009dcc:	ee19 3a10 	vmov	r3, s18
 8009dd0:	4283      	cmp	r3, r0
 8009dd2:	f4bf aefd 	bcs.w	8009bd0 <st_sssa8_convolve+0x160>
 8009dd6:	2000      	movs	r0, #0
 8009dd8:	b04b      	add	sp, #300	; 0x12c
 8009dda:	ecbd 8b06 	vpop	{d8-d10}
 8009dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009de2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d0f6      	beq.n	8009dd6 <st_sssa8_convolve+0x366>
 8009de8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009dea:	fa0f f888 	sxth.w	r8, r8
 8009dee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009df0:	2400      	movs	r4, #0
 8009df2:	fb03 f30a 	mul.w	r3, r3, sl
 8009df6:	4647      	mov	r7, r8
 8009df8:	4625      	mov	r5, r4
 8009dfa:	46c8      	mov	r8, r9
 8009dfc:	fb02 f303 	mul.w	r3, r2, r3
 8009e00:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 8009e02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009e06:	4693      	mov	fp, r2
 8009e08:	9310      	str	r3, [sp, #64]	; 0x40
 8009e0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009e0c:	425b      	negs	r3, r3
 8009e0e:	b29b      	uxth	r3, r3
 8009e10:	9319      	str	r3, [sp, #100]	; 0x64
 8009e12:	ee18 3a90 	vmov	r3, s17
 8009e16:	005b      	lsls	r3, r3, #1
 8009e18:	9313      	str	r3, [sp, #76]	; 0x4c
 8009e1a:	ea4f 034a 	mov.w	r3, sl, lsl #1
 8009e1e:	4699      	mov	r9, r3
 8009e20:	a836      	add	r0, sp, #216	; 0xd8
 8009e22:	f001 fb5f 	bl	800b4e4 <ai_padding_opt_phase1>
 8009e26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 820e 	beq.w	800a24a <st_sssa8_convolve+0x7da>
 8009e2e:	b2a3      	uxth	r3, r4
 8009e30:	2000      	movs	r0, #0
 8009e32:	931a      	str	r3, [sp, #104]	; 0x68
 8009e34:	4601      	mov	r1, r0
 8009e36:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 8009e3a:	1a9a      	subs	r2, r3, r2
 8009e3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009e3e:	fb05 2303 	mla	r3, r5, r3, r2
 8009e42:	9309      	str	r3, [sp, #36]	; 0x24
 8009e44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e46:	425a      	negs	r2, r3
 8009e48:	b293      	uxth	r3, r2
 8009e4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009e4c:	f9bd 3064 	ldrsh.w	r3, [sp, #100]	; 0x64
 8009e50:	9311      	str	r3, [sp, #68]	; 0x44
 8009e52:	465b      	mov	r3, fp
 8009e54:	46cb      	mov	fp, r9
 8009e56:	4699      	mov	r9, r3
 8009e58:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8009e5a:	2a00      	cmp	r2, #0
 8009e5c:	f000 80fb 	beq.w	800a056 <st_sssa8_convolve+0x5e6>
 8009e60:	3a01      	subs	r2, #1
 8009e62:	9236      	str	r2, [sp, #216]	; 0xd8
 8009e64:	2201      	movs	r2, #1
 8009e66:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8009e6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	f280 80ff 	bge.w	800a072 <st_sssa8_convolve+0x602>
 8009e74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009e76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e78:	fb01 3102 	mla	r1, r1, r2, r3
 8009e7c:	b283      	uxth	r3, r0
 8009e7e:	930e      	str	r3, [sp, #56]	; 0x38
 8009e80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009e82:	1acd      	subs	r5, r1, r3
 8009e84:	f9bd 302c 	ldrsh.w	r3, [sp, #44]	; 0x2c
 8009e88:	930c      	str	r3, [sp, #48]	; 0x30
 8009e8a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	9306      	str	r3, [sp, #24]
 8009e90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e92:	42ab      	cmp	r3, r5
 8009e94:	da20      	bge.n	8009ed8 <st_sssa8_convolve+0x468>
 8009e96:	9907      	ldr	r1, [sp, #28]
 8009e98:	461c      	mov	r4, r3
 8009e9a:	469e      	mov	lr, r3
 8009e9c:	4291      	cmp	r1, r2
 8009e9e:	fb02 f208 	mul.w	r2, r2, r8
 8009ea2:	bfcc      	ite	gt
 8009ea4:	2600      	movgt	r6, #0
 8009ea6:	2601      	movle	r6, #1
 8009ea8:	9208      	str	r2, [sp, #32]
 8009eaa:	9a06      	ldr	r2, [sp, #24]
 8009eac:	ea46 76d2 	orr.w	r6, r6, r2, lsr #31
 8009eb0:	0fe3      	lsrs	r3, r4, #31
 8009eb2:	4652      	mov	r2, sl
 8009eb4:	4649      	mov	r1, r9
 8009eb6:	4638      	mov	r0, r7
 8009eb8:	45f0      	cmp	r8, lr
 8009eba:	bfd8      	it	le
 8009ebc:	f043 0301 	orrle.w	r3, r3, #1
 8009ec0:	b913      	cbnz	r3, 8009ec8 <st_sssa8_convolve+0x458>
 8009ec2:	2e00      	cmp	r6, #0
 8009ec4:	f000 80be 	beq.w	800a044 <st_sssa8_convolve+0x5d4>
 8009ec8:	f003 ff8c 	bl	800dde4 <arm_fill_q15>
 8009ecc:	3401      	adds	r4, #1
 8009ece:	44d9      	add	r9, fp
 8009ed0:	b224      	sxth	r4, r4
 8009ed2:	42ac      	cmp	r4, r5
 8009ed4:	46a6      	mov	lr, r4
 8009ed6:	dbeb      	blt.n	8009eb0 <st_sssa8_convolve+0x440>
 8009ed8:	9b06      	ldr	r3, [sp, #24]
 8009eda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009edc:	3301      	adds	r3, #1
 8009ede:	b21b      	sxth	r3, r3
 8009ee0:	428b      	cmp	r3, r1
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	9306      	str	r3, [sp, #24]
 8009ee6:	dbd3      	blt.n	8009e90 <st_sssa8_convolve+0x420>
 8009ee8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009eea:	454b      	cmp	r3, r9
 8009eec:	f000 80c7 	beq.w	800a07e <st_sssa8_convolve+0x60e>
 8009ef0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ef2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ef4:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009ef6:	441a      	add	r2, r3
 8009ef8:	3001      	adds	r0, #1
 8009efa:	b293      	uxth	r3, r2
 8009efc:	b200      	sxth	r0, r0
 8009efe:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f02:	4601      	mov	r1, r0
 8009f04:	4283      	cmp	r3, r0
 8009f06:	dca7      	bgt.n	8009e58 <st_sssa8_convolve+0x3e8>
 8009f08:	464b      	mov	r3, r9
 8009f0a:	46d9      	mov	r9, fp
 8009f0c:	469b      	mov	fp, r3
 8009f0e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009f10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009f12:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8009f14:	441a      	add	r2, r3
 8009f16:	3401      	adds	r4, #1
 8009f18:	b293      	uxth	r3, r2
 8009f1a:	b224      	sxth	r4, r4
 8009f1c:	9319      	str	r3, [sp, #100]	; 0x64
 8009f1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009f20:	4625      	mov	r5, r4
 8009f22:	42a3      	cmp	r3, r4
 8009f24:	f73f af7c 	bgt.w	8009e20 <st_sssa8_convolve+0x3b0>
 8009f28:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
 8009f2a:	455b      	cmp	r3, fp
 8009f2c:	f43f af53 	beq.w	8009dd6 <st_sssa8_convolve+0x366>
 8009f30:	ee19 3a10 	vmov	r3, s18
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	f43f af4e 	beq.w	8009dd6 <st_sssa8_convolve+0x366>
 8009f3a:	f103 0901 	add.w	r9, r3, #1
 8009f3e:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 8009f40:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009f42:	ee1a ea10 	vmov	lr, s20
 8009f46:	4499      	add	r9, r3
 8009f48:	1c5e      	adds	r6, r3, #1
 8009f4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f4c:	f1a2 0a02 	sub.w	sl, r2, #2
 8009f50:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8009f54:	f003 0103 	and.w	r1, r3, #3
 8009f58:	2301      	movs	r3, #1
 8009f5a:	f101 3bff 	add.w	fp, r1, #4294967295
 8009f5e:	fa03 fa0a 	lsl.w	sl, r3, sl
 8009f62:	f108 33ff 	add.w	r3, r8, #4294967295
 8009f66:	fa1f fb8b 	uxth.w	fp, fp
 8009f6a:	b29b      	uxth	r3, r3
 8009f6c:	3301      	adds	r3, #1
 8009f6e:	0098      	lsls	r0, r3, #2
 8009f70:	9007      	str	r0, [sp, #28]
 8009f72:	986a      	ldr	r0, [sp, #424]	; 0x1a8
 8009f74:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8009f78:	985a      	ldr	r0, [sp, #360]	; 0x168
 8009f7a:	9306      	str	r3, [sp, #24]
 8009f7c:	f1c2 0301 	rsb	r3, r2, #1
 8009f80:	e9cd 3808 	strd	r3, r8, [sp, #32]
 8009f84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f86:	f85e 3b04 	ldr.w	r3, [lr], #4
 8009f8a:	2a00      	cmp	r2, #0
 8009f8c:	d044      	beq.n	800a018 <st_sssa8_convolve+0x5a8>
 8009f8e:	9a07      	ldr	r2, [sp, #28]
 8009f90:	9c6a      	ldr	r4, [sp, #424]	; 0x1a8
 8009f92:	1885      	adds	r5, r0, r2
 8009f94:	f850 2b04 	ldr.w	r2, [r0], #4
 8009f98:	fa2f f792 	sxtb16	r7, r2, ror #8
 8009f9c:	fa2f f282 	sxtb16	r2, r2
 8009fa0:	f8d4 8000 	ldr.w	r8, [r4]
 8009fa4:	eac7 4c22 	pkhtb	ip, r7, r2, asr #16
 8009fa8:	eac2 4207 	pkhbt	r2, r2, r7, lsl #16
 8009fac:	fb22 3308 	smlad	r3, r2, r8, r3
 8009fb0:	6862      	ldr	r2, [r4, #4]
 8009fb2:	3408      	adds	r4, #8
 8009fb4:	fb2c 3302 	smlad	r3, ip, r2, r3
 8009fb8:	42a8      	cmp	r0, r5
 8009fba:	d1eb      	bne.n	8009f94 <st_sssa8_convolve+0x524>
 8009fbc:	9a06      	ldr	r2, [sp, #24]
 8009fbe:	b379      	cbz	r1, 800a020 <st_sssa8_convolve+0x5b0>
 8009fc0:	f995 0000 	ldrsb.w	r0, [r5]
 8009fc4:	8814      	ldrh	r4, [r2, #0]
 8009fc6:	fb14 3300 	smlabb	r3, r4, r0, r3
 8009fca:	f1bb 0f00 	cmp.w	fp, #0
 8009fce:	d00b      	beq.n	8009fe8 <st_sssa8_convolve+0x578>
 8009fd0:	f995 0001 	ldrsb.w	r0, [r5, #1]
 8009fd4:	2902      	cmp	r1, #2
 8009fd6:	8854      	ldrh	r4, [r2, #2]
 8009fd8:	fb14 3300 	smlabb	r3, r4, r0, r3
 8009fdc:	d004      	beq.n	8009fe8 <st_sssa8_convolve+0x578>
 8009fde:	8890      	ldrh	r0, [r2, #4]
 8009fe0:	f995 2002 	ldrsb.w	r2, [r5, #2]
 8009fe4:	fb10 3302 	smlabb	r3, r0, r2, r3
 8009fe8:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009fea:	1868      	adds	r0, r5, r1
 8009fec:	2a15      	cmp	r2, #21
 8009fee:	dd1b      	ble.n	800a028 <st_sssa8_convolve+0x5b8>
 8009ff0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009ff2:	fb53 a302 	smmla	r3, r3, r2, sl
 8009ff6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009ff8:	4113      	asrs	r3, r2
 8009ffa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009ffc:	4413      	add	r3, r2
 8009ffe:	f303 0307 	ssat	r3, #8, r3
 800a002:	f806 3c01 	strb.w	r3, [r6, #-1]
 800a006:	3601      	adds	r6, #1
 800a008:	45b1      	cmp	r9, r6
 800a00a:	f43f aee4 	beq.w	8009dd6 <st_sssa8_convolve+0x366>
 800a00e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a010:	f85e 3b04 	ldr.w	r3, [lr], #4
 800a014:	2a00      	cmp	r2, #0
 800a016:	d1ba      	bne.n	8009f8e <st_sssa8_convolve+0x51e>
 800a018:	4605      	mov	r5, r0
 800a01a:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 800a01c:	2900      	cmp	r1, #0
 800a01e:	d1cf      	bne.n	8009fc0 <st_sssa8_convolve+0x550>
 800a020:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a022:	4628      	mov	r0, r5
 800a024:	2a15      	cmp	r2, #21
 800a026:	dce3      	bgt.n	8009ff0 <st_sssa8_convolve+0x580>
 800a028:	2a00      	cmp	r2, #0
 800a02a:	f340 8111 	ble.w	800a250 <st_sssa8_convolve+0x7e0>
 800a02e:	005b      	lsls	r3, r3, #1
 800a030:	e9dd 5416 	ldrd	r5, r4, [sp, #88]	; 0x58
 800a034:	fb53 5304 	smmla	r3, r3, r4, r5
 800a038:	4113      	asrs	r3, r2
 800a03a:	f303 0307 	ssat	r3, #8, r3
 800a03e:	f806 3c01 	strb.w	r3, [r6, #-1]
 800a042:	e7e0      	b.n	800a006 <st_sssa8_convolve+0x596>
 800a044:	9b08      	ldr	r3, [sp, #32]
 800a046:	eb03 000e 	add.w	r0, r3, lr
 800a04a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a04c:	fb0a 3000 	mla	r0, sl, r0, r3
 800a050:	f001 fabc 	bl	800b5cc <st_int8_to16_no_shift>
 800a054:	e73a      	b.n	8009ecc <st_sssa8_convolve+0x45c>
 800a056:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 800a058:	2a00      	cmp	r2, #0
 800a05a:	d133      	bne.n	800a0c4 <st_sssa8_convolve+0x654>
 800a05c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800a05e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a060:	3a01      	subs	r2, #1
 800a062:	9238      	str	r2, [sp, #224]	; 0xe0
 800a064:	2201      	movs	r2, #1
 800a066:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 800a06a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a06c:	4293      	cmp	r3, r2
 800a06e:	f6ff af01 	blt.w	8009e74 <st_sssa8_convolve+0x404>
 800a072:	b283      	uxth	r3, r0
 800a074:	930e      	str	r3, [sp, #56]	; 0x38
 800a076:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a078:	454b      	cmp	r3, r9
 800a07a:	f47f af39 	bne.w	8009ef0 <st_sssa8_convolve+0x480>
 800a07e:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800a080:	ee1a 2a10 	vmov	r2, s20
 800a084:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 800a086:	9304      	str	r3, [sp, #16]
 800a088:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a08a:	985a      	ldr	r0, [sp, #360]	; 0x168
 800a08c:	9303      	str	r3, [sp, #12]
 800a08e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a090:	9302      	str	r3, [sp, #8]
 800a092:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a094:	9301      	str	r3, [sp, #4]
 800a096:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a098:	9300      	str	r3, [sp, #0]
 800a09a:	ee19 3a10 	vmov	r3, s18
 800a09e:	f001 fbe1 	bl	800b864 <st_sssa8_nn_mat_mult_kernel>
 800a0a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a0a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a0a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0a8:	440b      	add	r3, r1
 800a0aa:	9067      	str	r0, [sp, #412]	; 0x19c
 800a0ac:	3201      	adds	r2, #1
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	b210      	sxth	r0, r2
 800a0b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0b6:	4601      	mov	r1, r0
 800a0b8:	4283      	cmp	r3, r0
 800a0ba:	f340 80c2 	ble.w	800a242 <st_sssa8_convolve+0x7d2>
 800a0be:	f8dd 91a8 	ldr.w	r9, [sp, #424]	; 0x1a8
 800a0c2:	e6c9      	b.n	8009e58 <st_sssa8_convolve+0x3e8>
 800a0c4:	3a01      	subs	r2, #1
 800a0c6:	9237      	str	r2, [sp, #220]	; 0xdc
 800a0c8:	f8bd 20fc 	ldrh.w	r2, [sp, #252]	; 0xfc
 800a0cc:	2a01      	cmp	r2, #1
 800a0ce:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 800a0d2:	f43f aeca 	beq.w	8009e6a <st_sssa8_convolve+0x3fa>
 800a0d6:	b283      	uxth	r3, r0
 800a0d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a0da:	9811      	ldr	r0, [sp, #68]	; 0x44
 800a0dc:	f9bd 402c 	ldrsh.w	r4, [sp, #44]	; 0x2c
 800a0e0:	4288      	cmp	r0, r1
 800a0e2:	930e      	str	r3, [sp, #56]	; 0x38
 800a0e4:	f6bf af00 	bge.w	8009ee8 <st_sssa8_convolve+0x478>
 800a0e8:	ee08 7a10 	vmov	s16, r7
 800a0ec:	f8cd b020 	str.w	fp, [sp, #32]
 800a0f0:	464f      	mov	r7, r9
 800a0f2:	46c3      	mov	fp, r8
 800a0f4:	4605      	mov	r5, r0
 800a0f6:	ee18 2a90 	vmov	r2, s17
 800a0fa:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800a0fc:	4688      	mov	r8, r1
 800a0fe:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800a102:	3501      	adds	r5, #1
 800a104:	fb00 400b 	mla	r0, r0, fp, r4
 800a108:	4639      	mov	r1, r7
 800a10a:	9206      	str	r2, [sp, #24]
 800a10c:	b22d      	sxth	r5, r5
 800a10e:	fb0a 9000 	mla	r0, sl, r0, r9
 800a112:	f001 fa5b 	bl	800b5cc <st_int8_to16_no_shift>
 800a116:	4437      	add	r7, r6
 800a118:	4545      	cmp	r5, r8
 800a11a:	4628      	mov	r0, r5
 800a11c:	9a06      	ldr	r2, [sp, #24]
 800a11e:	dbf0      	blt.n	800a102 <st_sssa8_convolve+0x692>
 800a120:	46b9      	mov	r9, r7
 800a122:	46d8      	mov	r8, fp
 800a124:	ee18 7a10 	vmov	r7, s16
 800a128:	f8dd b020 	ldr.w	fp, [sp, #32]
 800a12c:	e6dc      	b.n	8009ee8 <st_sssa8_convolve+0x478>
 800a12e:	ee19 3a10 	vmov	r3, s18
 800a132:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a134:	ee19 1a90 	vmov	r1, s19
 800a138:	985a      	ldr	r0, [sp, #360]	; 0x168
 800a13a:	f001 faa9 	bl	800b690 <st_int8_to16_dual>
 800a13e:	2301      	movs	r3, #1
 800a140:	9325      	str	r3, [sp, #148]	; 0x94
 800a142:	e50e      	b.n	8009b62 <st_sssa8_convolve+0xf2>
 800a144:	9b08      	ldr	r3, [sp, #32]
 800a146:	eb03 000c 	add.w	r0, r3, ip
 800a14a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a14c:	fb08 3000 	mla	r0, r8, r0, r3
 800a150:	f001 fa3c 	bl	800b5cc <st_int8_to16_no_shift>
 800a154:	e5bf      	b.n	8009cd6 <st_sssa8_convolve+0x266>
 800a156:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 800a158:	2a00      	cmp	r2, #0
 800a15a:	d135      	bne.n	800a1c8 <st_sssa8_convolve+0x758>
 800a15c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800a15e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a160:	3a01      	subs	r2, #1
 800a162:	9238      	str	r2, [sp, #224]	; 0xe0
 800a164:	2201      	movs	r2, #1
 800a166:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 800a16a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a16c:	4293      	cmp	r3, r2
 800a16e:	f6ff ad85 	blt.w	8009c7c <st_sssa8_convolve+0x20c>
 800a172:	b283      	uxth	r3, r0
 800a174:	930e      	str	r3, [sp, #56]	; 0x38
 800a176:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a178:	4553      	cmp	r3, sl
 800a17a:	f47f adbe 	bne.w	8009cfa <st_sssa8_convolve+0x28a>
 800a17e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a180:	ee1a 2a10 	vmov	r2, s20
 800a184:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 800a186:	ee19 0a90 	vmov	r0, s19
 800a18a:	9305      	str	r3, [sp, #20]
 800a18c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a18e:	9304      	str	r3, [sp, #16]
 800a190:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a192:	9303      	str	r3, [sp, #12]
 800a194:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a196:	9302      	str	r3, [sp, #8]
 800a198:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a19a:	9301      	str	r3, [sp, #4]
 800a19c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a19e:	9300      	str	r3, [sp, #0]
 800a1a0:	ee19 3a10 	vmov	r3, s18
 800a1a4:	f002 fcb6 	bl	800cb14 <st_sssa8_nn_mat_mult_kernel_opt>
 800a1a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1aa:	9019      	str	r0, [sp, #100]	; 0x64
 800a1ac:	3201      	adds	r2, #1
 800a1ae:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 800a1b2:	b210      	sxth	r0, r2
 800a1b4:	440b      	add	r3, r1
 800a1b6:	4601      	mov	r1, r0
 800a1b8:	b29b      	uxth	r3, r3
 800a1ba:	930c      	str	r3, [sp, #48]	; 0x30
 800a1bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a1be:	4283      	cmp	r3, r0
 800a1c0:	dd38      	ble.n	800a234 <st_sssa8_convolve+0x7c4>
 800a1c2:	f8dd a1a8 	ldr.w	sl, [sp, #424]	; 0x1a8
 800a1c6:	e54b      	b.n	8009c60 <st_sssa8_convolve+0x1f0>
 800a1c8:	3a01      	subs	r2, #1
 800a1ca:	9237      	str	r2, [sp, #220]	; 0xdc
 800a1cc:	f8bd 20fc 	ldrh.w	r2, [sp, #252]	; 0xfc
 800a1d0:	2a01      	cmp	r2, #1
 800a1d2:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 800a1d6:	f43f ad4c 	beq.w	8009c72 <st_sssa8_convolve+0x202>
 800a1da:	b283      	uxth	r3, r0
 800a1dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a1de:	f9bd 4030 	ldrsh.w	r4, [sp, #48]	; 0x30
 800a1e2:	930e      	str	r3, [sp, #56]	; 0x38
 800a1e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a1e6:	428b      	cmp	r3, r1
 800a1e8:	f6bf ad83 	bge.w	8009cf2 <st_sssa8_convolve+0x282>
 800a1ec:	ee08 7a10 	vmov	s16, r7
 800a1f0:	f8cd b020 	str.w	fp, [sp, #32]
 800a1f4:	4657      	mov	r7, sl
 800a1f6:	46cb      	mov	fp, r9
 800a1f8:	461d      	mov	r5, r3
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	ee18 2a90 	vmov	r2, s17
 800a200:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800a202:	4689      	mov	r9, r1
 800a204:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a208:	3501      	adds	r5, #1
 800a20a:	fb00 400b 	mla	r0, r0, fp, r4
 800a20e:	4639      	mov	r1, r7
 800a210:	9206      	str	r2, [sp, #24]
 800a212:	b22d      	sxth	r5, r5
 800a214:	fb08 a000 	mla	r0, r8, r0, sl
 800a218:	f001 f9d8 	bl	800b5cc <st_int8_to16_no_shift>
 800a21c:	4437      	add	r7, r6
 800a21e:	454d      	cmp	r5, r9
 800a220:	4628      	mov	r0, r5
 800a222:	9a06      	ldr	r2, [sp, #24]
 800a224:	dbf0      	blt.n	800a208 <st_sssa8_convolve+0x798>
 800a226:	46ba      	mov	sl, r7
 800a228:	46d9      	mov	r9, fp
 800a22a:	ee18 7a10 	vmov	r7, s16
 800a22e:	f8dd b020 	ldr.w	fp, [sp, #32]
 800a232:	e55e      	b.n	8009cf2 <st_sssa8_convolve+0x282>
 800a234:	46da      	mov	sl, fp
 800a236:	f8dd b1a8 	ldr.w	fp, [sp, #424]	; 0x1a8
 800a23a:	e56d      	b.n	8009d18 <st_sssa8_convolve+0x2a8>
 800a23c:	b2a3      	uxth	r3, r4
 800a23e:	9321      	str	r3, [sp, #132]	; 0x84
 800a240:	e56a      	b.n	8009d18 <st_sssa8_convolve+0x2a8>
 800a242:	46d9      	mov	r9, fp
 800a244:	f8dd b1a8 	ldr.w	fp, [sp, #424]	; 0x1a8
 800a248:	e661      	b.n	8009f0e <st_sssa8_convolve+0x49e>
 800a24a:	b2a3      	uxth	r3, r4
 800a24c:	931a      	str	r3, [sp, #104]	; 0x68
 800a24e:	e65e      	b.n	8009f0e <st_sssa8_convolve+0x49e>
 800a250:	9a08      	ldr	r2, [sp, #32]
 800a252:	4093      	lsls	r3, r2
 800a254:	f303 031f 	ssat	r3, #32, r3
 800a258:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a25a:	fb53 f312 	smmulr	r3, r3, r2
 800a25e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a260:	4413      	add	r3, r2
 800a262:	f303 0307 	ssat	r3, #8, r3
 800a266:	f806 3c01 	strb.w	r3, [r6, #-1]
 800a26a:	e6cc      	b.n	800a006 <st_sssa8_convolve+0x596>
 800a26c:	460b      	mov	r3, r1
 800a26e:	3301      	adds	r3, #1
 800a270:	b29b      	uxth	r3, r3
 800a272:	9320      	str	r3, [sp, #128]	; 0x80
 800a274:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a276:	2b00      	cmp	r3, #0
 800a278:	f43f adad 	beq.w	8009dd6 <st_sssa8_convolve+0x366>
 800a27c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a27e:	ea4f 0b4a 	mov.w	fp, sl, lsl #1
 800a282:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a284:	2400      	movs	r4, #0
 800a286:	fb03 f30a 	mul.w	r3, r3, sl
 800a28a:	fa0f f888 	sxth.w	r8, r8
 800a28e:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88
 800a292:	4625      	mov	r5, r4
 800a294:	fb02 f303 	mul.w	r3, r2, r3
 800a298:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 800a29a:	46d3      	mov	fp, sl
 800a29c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a2a0:	9311      	str	r3, [sp, #68]	; 0x44
 800a2a2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2a4:	3b01      	subs	r3, #1
 800a2a6:	b29b      	uxth	r3, r3
 800a2a8:	9329      	str	r3, [sp, #164]	; 0xa4
 800a2aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a2ac:	425b      	negs	r3, r3
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	9326      	str	r3, [sp, #152]	; 0x98
 800a2b2:	ee18 3a90 	vmov	r3, s17
 800a2b6:	005b      	lsls	r3, r3, #1
 800a2b8:	9313      	str	r3, [sp, #76]	; 0x4c
 800a2ba:	a836      	add	r0, sp, #216	; 0xd8
 800a2bc:	f001 f912 	bl	800b4e4 <ai_padding_opt_phase1>
 800a2c0:	ee19 3a10 	vmov	r3, s18
 800a2c4:	9a67      	ldr	r2, [sp, #412]	; 0x19c
 800a2c6:	fb05 f303 	mul.w	r3, r5, r3
 800a2ca:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a2cc:	fb01 2303 	mla	r3, r1, r3, r2
 800a2d0:	9321      	str	r3, [sp, #132]	; 0x84
 800a2d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	f000 8150 	beq.w	800a57a <st_sssa8_convolve+0xb0a>
 800a2da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	f000 8157 	beq.w	800a590 <st_sssa8_convolve+0xb20>
 800a2e2:	b2a3      	uxth	r3, r4
 800a2e4:	eef0 aa4a 	vmov.f32	s21, s20
 800a2e8:	46ca      	mov	sl, r9
 800a2ea:	ee08 8a10 	vmov	s16, r8
 800a2ee:	9328      	str	r3, [sp, #160]	; 0xa0
 800a2f0:	ed8d 9a24 	vstr	s18, [sp, #144]	; 0x90
 800a2f4:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 800a2f8:	1a9b      	subs	r3, r3, r2
 800a2fa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a2fc:	fb05 3302 	mla	r3, r5, r2, r3
 800a300:	9309      	str	r3, [sp, #36]	; 0x24
 800a302:	f9bd 3098 	ldrsh.w	r3, [sp, #152]	; 0x98
 800a306:	9310      	str	r3, [sp, #64]	; 0x40
 800a308:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a30a:	9323      	str	r3, [sp, #140]	; 0x8c
 800a30c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a30e:	9319      	str	r3, [sp, #100]	; 0x64
 800a310:	9b5a      	ldr	r3, [sp, #360]	; 0x168
 800a312:	9327      	str	r3, [sp, #156]	; 0x9c
 800a314:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800a316:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800a318:	9337      	str	r3, [sp, #220]	; 0xdc
 800a31a:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800a31c:	9236      	str	r2, [sp, #216]	; 0xd8
 800a31e:	9338      	str	r3, [sp, #224]	; 0xe0
 800a320:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a322:	2b00      	cmp	r3, #0
 800a324:	f000 80ee 	beq.w	800a504 <st_sssa8_convolve+0xa94>
 800a328:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a32a:	2000      	movs	r0, #0
 800a32c:	9e6a      	ldr	r6, [sp, #424]	; 0x1a8
 800a32e:	425b      	negs	r3, r3
 800a330:	4601      	mov	r1, r0
 800a332:	4637      	mov	r7, r6
 800a334:	b29b      	uxth	r3, r3
 800a336:	930c      	str	r3, [sp, #48]	; 0x30
 800a338:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a33a:	931c      	str	r3, [sp, #112]	; 0x70
 800a33c:	2a00      	cmp	r2, #0
 800a33e:	d060      	beq.n	800a402 <st_sssa8_convolve+0x992>
 800a340:	3a01      	subs	r2, #1
 800a342:	9236      	str	r2, [sp, #216]	; 0xd8
 800a344:	2201      	movs	r2, #1
 800a346:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 800a34a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a34c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a34e:	4293      	cmp	r3, r2
 800a350:	dd64      	ble.n	800a41c <st_sssa8_convolve+0x9ac>
 800a352:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a354:	ee18 8a10 	vmov	r8, s16
 800a358:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a35a:	9e22      	ldr	r6, [sp, #136]	; 0x88
 800a35c:	fb01 3102 	mla	r1, r1, r2, r3
 800a360:	b283      	uxth	r3, r0
 800a362:	930e      	str	r3, [sp, #56]	; 0x38
 800a364:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a366:	1acd      	subs	r5, r1, r3
 800a368:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
 800a36c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a36e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a370:	4699      	mov	r9, r3
 800a372:	461a      	mov	r2, r3
 800a374:	465b      	mov	r3, fp
 800a376:	46cb      	mov	fp, r9
 800a378:	4699      	mov	r9, r3
 800a37a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a37c:	42a9      	cmp	r1, r5
 800a37e:	da25      	bge.n	800a3cc <st_sssa8_convolve+0x95c>
 800a380:	9b07      	ldr	r3, [sp, #28]
 800a382:	460c      	mov	r4, r1
 800a384:	f8cd b018 	str.w	fp, [sp, #24]
 800a388:	468c      	mov	ip, r1
 800a38a:	4293      	cmp	r3, r2
 800a38c:	fb0a f202 	mul.w	r2, sl, r2
 800a390:	bfcc      	ite	gt
 800a392:	2300      	movgt	r3, #0
 800a394:	2301      	movle	r3, #1
 800a396:	9208      	str	r2, [sp, #32]
 800a398:	ea43 73db 	orr.w	r3, r3, fp, lsr #31
 800a39c:	469b      	mov	fp, r3
 800a39e:	45e2      	cmp	sl, ip
 800a3a0:	464a      	mov	r2, r9
 800a3a2:	4639      	mov	r1, r7
 800a3a4:	4640      	mov	r0, r8
 800a3a6:	bfcc      	ite	gt
 800a3a8:	2300      	movgt	r3, #0
 800a3aa:	2301      	movle	r3, #1
 800a3ac:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 800a3b0:	d102      	bne.n	800a3b8 <st_sssa8_convolve+0x948>
 800a3b2:	f1bb 0f00 	cmp.w	fp, #0
 800a3b6:	d05a      	beq.n	800a46e <st_sssa8_convolve+0x9fe>
 800a3b8:	f003 fd14 	bl	800dde4 <arm_fill_q15>
 800a3bc:	3401      	adds	r4, #1
 800a3be:	4437      	add	r7, r6
 800a3c0:	b224      	sxth	r4, r4
 800a3c2:	42ac      	cmp	r4, r5
 800a3c4:	46a4      	mov	ip, r4
 800a3c6:	dbea      	blt.n	800a39e <st_sssa8_convolve+0x92e>
 800a3c8:	f8dd b018 	ldr.w	fp, [sp, #24]
 800a3cc:	f10b 0b01 	add.w	fp, fp, #1
 800a3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d2:	fa0f fb8b 	sxth.w	fp, fp
 800a3d6:	459b      	cmp	fp, r3
 800a3d8:	465a      	mov	r2, fp
 800a3da:	dbce      	blt.n	800a37a <st_sssa8_convolve+0x90a>
 800a3dc:	46cb      	mov	fp, r9
 800a3de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3e0:	42bb      	cmp	r3, r7
 800a3e2:	d020      	beq.n	800a426 <st_sssa8_convolve+0x9b6>
 800a3e4:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a3e6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a3ea:	3001      	adds	r0, #1
 800a3ec:	441a      	add	r2, r3
 800a3ee:	b200      	sxth	r0, r0
 800a3f0:	b293      	uxth	r3, r2
 800a3f2:	4601      	mov	r1, r0
 800a3f4:	930c      	str	r3, [sp, #48]	; 0x30
 800a3f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3f8:	4283      	cmp	r3, r0
 800a3fa:	dd6b      	ble.n	800a4d4 <st_sssa8_convolve+0xa64>
 800a3fc:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 800a3fe:	2a00      	cmp	r2, #0
 800a400:	d19e      	bne.n	800a340 <st_sssa8_convolve+0x8d0>
 800a402:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 800a404:	2a00      	cmp	r2, #0
 800a406:	d13b      	bne.n	800a480 <st_sssa8_convolve+0xa10>
 800a408:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800a40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a40c:	3a01      	subs	r2, #1
 800a40e:	9238      	str	r2, [sp, #224]	; 0xe0
 800a410:	2201      	movs	r2, #1
 800a412:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 800a416:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a418:	4293      	cmp	r3, r2
 800a41a:	dc9a      	bgt.n	800a352 <st_sssa8_convolve+0x8e2>
 800a41c:	b283      	uxth	r3, r0
 800a41e:	930e      	str	r3, [sp, #56]	; 0x38
 800a420:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a422:	42bb      	cmp	r3, r7
 800a424:	d1de      	bne.n	800a3e4 <st_sssa8_convolve+0x974>
 800a426:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a428:	ee1a 2a90 	vmov	r2, s21
 800a42c:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 800a42e:	ee19 0a90 	vmov	r0, s19
 800a432:	9305      	str	r3, [sp, #20]
 800a434:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a436:	9304      	str	r3, [sp, #16]
 800a438:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a43a:	9303      	str	r3, [sp, #12]
 800a43c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a43e:	9302      	str	r3, [sp, #8]
 800a440:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a442:	9301      	str	r3, [sp, #4]
 800a444:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a446:	9300      	str	r3, [sp, #0]
 800a448:	ee19 3a10 	vmov	r3, s18
 800a44c:	f002 fb62 	bl	800cb14 <st_sssa8_nn_mat_mult_kernel_opt>
 800a450:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a452:	901c      	str	r0, [sp, #112]	; 0x70
 800a454:	3201      	adds	r2, #1
 800a456:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 800a45a:	b210      	sxth	r0, r2
 800a45c:	440b      	add	r3, r1
 800a45e:	4601      	mov	r1, r0
 800a460:	b29b      	uxth	r3, r3
 800a462:	930c      	str	r3, [sp, #48]	; 0x30
 800a464:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a466:	4283      	cmp	r3, r0
 800a468:	dd4c      	ble.n	800a504 <st_sssa8_convolve+0xa94>
 800a46a:	9f6a      	ldr	r7, [sp, #424]	; 0x1a8
 800a46c:	e7c6      	b.n	800a3fc <st_sssa8_convolve+0x98c>
 800a46e:	9b08      	ldr	r3, [sp, #32]
 800a470:	eb03 000c 	add.w	r0, r3, ip
 800a474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a476:	fb09 3000 	mla	r0, r9, r0, r3
 800a47a:	f001 f8a7 	bl	800b5cc <st_int8_to16_no_shift>
 800a47e:	e79d      	b.n	800a3bc <st_sssa8_convolve+0x94c>
 800a480:	3a01      	subs	r2, #1
 800a482:	9237      	str	r2, [sp, #220]	; 0xdc
 800a484:	f8bd 20fc 	ldrh.w	r2, [sp, #252]	; 0xfc
 800a488:	2a01      	cmp	r2, #1
 800a48a:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 800a48e:	f43f af5c 	beq.w	800a34a <st_sssa8_convolve+0x8da>
 800a492:	b283      	uxth	r3, r0
 800a494:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a496:	f9bd 4030 	ldrsh.w	r4, [sp, #48]	; 0x30
 800a49a:	930e      	str	r3, [sp, #56]	; 0x38
 800a49c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a49e:	429e      	cmp	r6, r3
 800a4a0:	dd9d      	ble.n	800a3de <st_sssa8_convolve+0x96e>
 800a4a2:	46b8      	mov	r8, r7
 800a4a4:	461d      	mov	r5, r3
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	ee18 2a90 	vmov	r2, s17
 800a4ac:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800a4b0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a4b2:	3501      	adds	r5, #1
 800a4b4:	fb00 400a 	mla	r0, r0, sl, r4
 800a4b8:	4641      	mov	r1, r8
 800a4ba:	9206      	str	r2, [sp, #24]
 800a4bc:	b22d      	sxth	r5, r5
 800a4be:	fb0b 7000 	mla	r0, fp, r0, r7
 800a4c2:	f001 f883 	bl	800b5cc <st_int8_to16_no_shift>
 800a4c6:	44c8      	add	r8, r9
 800a4c8:	42b5      	cmp	r5, r6
 800a4ca:	4628      	mov	r0, r5
 800a4cc:	9a06      	ldr	r2, [sp, #24]
 800a4ce:	dbf0      	blt.n	800a4b2 <st_sssa8_convolve+0xa42>
 800a4d0:	4647      	mov	r7, r8
 800a4d2:	e784      	b.n	800a3de <st_sssa8_convolve+0x96e>
 800a4d4:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
 800a4d6:	429f      	cmp	r7, r3
 800a4d8:	d014      	beq.n	800a504 <st_sssa8_convolve+0xa94>
 800a4da:	4619      	mov	r1, r3
 800a4dc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a4de:	ee1a 2a90 	vmov	r2, s21
 800a4e2:	ee19 0a90 	vmov	r0, s19
 800a4e6:	9305      	str	r3, [sp, #20]
 800a4e8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a4ea:	9304      	str	r3, [sp, #16]
 800a4ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4ee:	9303      	str	r3, [sp, #12]
 800a4f0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a4f2:	9302      	str	r3, [sp, #8]
 800a4f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4f6:	9301      	str	r3, [sp, #4]
 800a4f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a4fa:	9300      	str	r3, [sp, #0]
 800a4fc:	ee19 3a10 	vmov	r3, s18
 800a500:	f002 fddc 	bl	800d0bc <st_sssa8_nn_mat_mult_kernel_single_opt>
 800a504:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a506:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a508:	9921      	ldr	r1, [sp, #132]	; 0x84
 800a50a:	1a9b      	subs	r3, r3, r2
 800a50c:	4411      	add	r1, r2
 800a50e:	b29b      	uxth	r3, r3
 800a510:	9121      	str	r1, [sp, #132]	; 0x84
 800a512:	429a      	cmp	r2, r3
 800a514:	9324      	str	r3, [sp, #144]	; 0x90
 800a516:	bf28      	it	cs
 800a518:	461a      	movcs	r2, r3
 800a51a:	b294      	uxth	r4, r2
 800a51c:	b954      	cbnz	r4, 800a534 <st_sssa8_convolve+0xac4>
 800a51e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a520:	3b01      	subs	r3, #1
 800a522:	b29b      	uxth	r3, r3
 800a524:	461a      	mov	r2, r3
 800a526:	9323      	str	r3, [sp, #140]	; 0x8c
 800a528:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d013      	beq.n	800a558 <st_sssa8_convolve+0xae8>
 800a530:	9419      	str	r4, [sp, #100]	; 0x64
 800a532:	e6ef      	b.n	800a314 <st_sssa8_convolve+0x8a4>
 800a534:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a536:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a538:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a53a:	fb02 1003 	mla	r0, r2, r3, r1
 800a53e:	ee1a 1a90 	vmov	r1, s21
 800a542:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a546:	ee19 1a90 	vmov	r1, s19
 800a54a:	9027      	str	r0, [sp, #156]	; 0x9c
 800a54c:	ee0a 3a90 	vmov	s21, r3
 800a550:	4623      	mov	r3, r4
 800a552:	f001 f89d 	bl	800b690 <st_int8_to16_dual>
 800a556:	e7e2      	b.n	800a51e <st_sssa8_convolve+0xaae>
 800a558:	46d1      	mov	r9, sl
 800a55a:	ee18 8a10 	vmov	r8, s16
 800a55e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a560:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a562:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800a564:	4413      	add	r3, r2
 800a566:	3401      	adds	r4, #1
 800a568:	b29b      	uxth	r3, r3
 800a56a:	b224      	sxth	r4, r4
 800a56c:	9326      	str	r3, [sp, #152]	; 0x98
 800a56e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a570:	4625      	mov	r5, r4
 800a572:	42a3      	cmp	r3, r4
 800a574:	f73f aea1 	bgt.w	800a2ba <st_sssa8_convolve+0x84a>
 800a578:	e42d      	b.n	8009dd6 <st_sssa8_convolve+0x366>
 800a57a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a57c:	ee19 1a90 	vmov	r1, s19
 800a580:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a582:	985a      	ldr	r0, [sp, #360]	; 0x168
 800a584:	f001 f884 	bl	800b690 <st_int8_to16_dual>
 800a588:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	f47f aea9 	bne.w	800a2e2 <st_sssa8_convolve+0x872>
 800a590:	b2a3      	uxth	r3, r4
 800a592:	9328      	str	r3, [sp, #160]	; 0xa0
 800a594:	e7e3      	b.n	800a55e <st_sssa8_convolve+0xaee>
 800a596:	bf00      	nop

0800a598 <st_sssa8_convolve_rgb>:
 800a598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	ed2d 8b02 	vpush	{d8}
 800a5a0:	b0c7      	sub	sp, #284	; 0x11c
 800a5a2:	2a03      	cmp	r2, #3
 800a5a4:	4682      	mov	sl, r0
 800a5a6:	468b      	mov	fp, r1
 800a5a8:	931a      	str	r3, [sp, #104]	; 0x68
 800a5aa:	f8bd 3148 	ldrh.w	r3, [sp, #328]	; 0x148
 800a5ae:	f8bd 414c 	ldrh.w	r4, [sp, #332]	; 0x14c
 800a5b2:	9312      	str	r3, [sp, #72]	; 0x48
 800a5b4:	f8bd 3150 	ldrh.w	r3, [sp, #336]	; 0x150
 800a5b8:	f8bd 5170 	ldrh.w	r5, [sp, #368]	; 0x170
 800a5bc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5be:	f8bd 3154 	ldrh.w	r3, [sp, #340]	; 0x154
 800a5c2:	f99d 6164 	ldrsb.w	r6, [sp, #356]	; 0x164
 800a5c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5c8:	9410      	str	r4, [sp, #64]	; 0x40
 800a5ca:	f99d 3168 	ldrsb.w	r3, [sp, #360]	; 0x168
 800a5ce:	950e      	str	r5, [sp, #56]	; 0x38
 800a5d0:	e9dd 1057 	ldrd	r1, r0, [sp, #348]	; 0x15c
 800a5d4:	f040 83ca 	bne.w	800ad6c <st_sssa8_convolve_rgb+0x7d4>
 800a5d8:	680a      	ldr	r2, [r1, #0]
 800a5da:	f9b0 0000 	ldrsh.w	r0, [r0]
 800a5de:	9216      	str	r2, [sp, #88]	; 0x58
 800a5e0:	fb14 f204 	smulbb	r2, r4, r4
 800a5e4:	4601      	mov	r1, r0
 800a5e6:	9017      	str	r0, [sp, #92]	; 0x5c
 800a5e8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a5ec:	b294      	uxth	r4, r2
 800a5ee:	1e42      	subs	r2, r0, #1
 800a5f0:	985d      	ldr	r0, [sp, #372]	; 0x174
 800a5f2:	921b      	str	r2, [sp, #108]	; 0x6c
 800a5f4:	b292      	uxth	r2, r2
 800a5f6:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 800a5fa:	9413      	str	r4, [sp, #76]	; 0x4c
 800a5fc:	2a14      	cmp	r2, #20
 800a5fe:	901e      	str	r0, [sp, #120]	; 0x78
 800a600:	f240 83ac 	bls.w	800ad5c <st_sssa8_convolve_rgb+0x7c4>
 800a604:	9314      	str	r3, [sp, #80]	; 0x50
 800a606:	462b      	mov	r3, r5
 800a608:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a60a:	a932      	add	r1, sp, #200	; 0xc8
 800a60c:	a83c      	add	r0, sp, #240	; 0xf0
 800a60e:	fb02 f402 	mul.w	r4, r2, r2
 800a612:	e9cd 332b 	strd	r3, r3, [sp, #172]	; 0xac
 800a616:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a618:	0065      	lsls	r5, r4, #1
 800a61a:	e9cd 3334 	strd	r3, r3, [sp, #208]	; 0xd0
 800a61e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a620:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
 800a624:	ab2e      	add	r3, sp, #184	; 0xb8
 800a626:	e9cd 222f 	strd	r2, r2, [sp, #188]	; 0xbc
 800a62a:	9300      	str	r3, [sp, #0]
 800a62c:	aa26      	add	r2, sp, #152	; 0x98
 800a62e:	ab2a      	add	r3, sp, #168	; 0xa8
 800a630:	e9cd bb27 	strd	fp, fp, [sp, #156]	; 0x9c
 800a634:	f000 fefc 	bl	800b430 <ai_padding_opt_init>
 800a638:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a63a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a63e:	995d      	ldr	r1, [sp, #372]	; 0x174
 800a640:	4413      	add	r3, r2
 800a642:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a646:	ee08 3a10 	vmov	s16, r3
 800a64a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a64c:	fb02 f303 	mul.w	r3, r2, r3
 800a650:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800a654:	f340 8378 	ble.w	800ad48 <st_sssa8_convolve_rgb+0x7b0>
 800a658:	2300      	movs	r3, #0
 800a65a:	9321      	str	r3, [sp, #132]	; 0x84
 800a65c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a65e:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800a662:	fbb3 f3f2 	udiv	r3, r3, r2
 800a666:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a668:	f023 0301 	bic.w	r3, r3, #1
 800a66c:	4293      	cmp	r3, r2
 800a66e:	bf28      	it	cs
 800a670:	4613      	movcs	r3, r2
 800a672:	2b01      	cmp	r3, #1
 800a674:	931f      	str	r3, [sp, #124]	; 0x7c
 800a676:	f240 81a4 	bls.w	800a9c2 <st_sssa8_convolve_rgb+0x42a>
 800a67a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800a67c:	4613      	mov	r3, r2
 800a67e:	fbb2 f2f1 	udiv	r2, r2, r1
 800a682:	fb01 3312 	mls	r3, r1, r2, r3
 800a686:	b292      	uxth	r2, r2
 800a688:	b29b      	uxth	r3, r3
 800a68a:	921d      	str	r2, [sp, #116]	; 0x74
 800a68c:	b11b      	cbz	r3, 800a696 <st_sssa8_convolve_rgb+0xfe>
 800a68e:	4613      	mov	r3, r2
 800a690:	3301      	adds	r3, #1
 800a692:	b29b      	uxth	r3, r3
 800a694:	931d      	str	r3, [sp, #116]	; 0x74
 800a696:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a698:	2b00      	cmp	r3, #0
 800a69a:	f000 8184 	beq.w	800a9a6 <st_sssa8_convolve_rgb+0x40e>
 800a69e:	442c      	add	r4, r5
 800a6a0:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800a6a2:	b235      	sxth	r5, r6
 800a6a4:	2600      	movs	r6, #0
 800a6a6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a6aa:	4657      	mov	r7, sl
 800a6ac:	4634      	mov	r4, r6
 800a6ae:	46aa      	mov	sl, r5
 800a6b0:	9311      	str	r3, [sp, #68]	; 0x44
 800a6b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a6b4:	425b      	negs	r3, r3
 800a6b6:	b29a      	uxth	r2, r3
 800a6b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	9224      	str	r2, [sp, #144]	; 0x90
 800a6be:	9220      	str	r2, [sp, #128]	; 0x80
 800a6c0:	b29b      	uxth	r3, r3
 800a6c2:	9325      	str	r3, [sp, #148]	; 0x94
 800a6c4:	a83c      	add	r0, sp, #240	; 0xf0
 800a6c6:	f000 ff0d 	bl	800b4e4 <ai_padding_opt_phase1>
 800a6ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a6cc:	9a5b      	ldr	r2, [sp, #364]	; 0x16c
 800a6ce:	fb04 f303 	mul.w	r3, r4, r3
 800a6d2:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a6d4:	fb01 2303 	mla	r3, r1, r3, r2
 800a6d8:	9319      	str	r3, [sp, #100]	; 0x64
 800a6da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	f000 8168 	beq.w	800a9b2 <st_sssa8_convolve_rgb+0x41a>
 800a6e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	f000 814f 	beq.w	800a988 <st_sssa8_convolve_rgb+0x3f0>
 800a6ea:	b2b3      	uxth	r3, r6
 800a6ec:	9323      	str	r3, [sp, #140]	; 0x8c
 800a6ee:	e9dd 230f 	ldrd	r2, r3, [sp, #60]	; 0x3c
 800a6f2:	1a9b      	subs	r3, r3, r2
 800a6f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a6f6:	fb04 3302 	mla	r3, r4, r2, r3
 800a6fa:	9308      	str	r3, [sp, #32]
 800a6fc:	f9bd 3080 	ldrsh.w	r3, [sp, #128]	; 0x80
 800a700:	930d      	str	r3, [sp, #52]	; 0x34
 800a702:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a704:	931b      	str	r3, [sp, #108]	; 0x6c
 800a706:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a708:	931c      	str	r3, [sp, #112]	; 0x70
 800a70a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a70c:	9315      	str	r3, [sp, #84]	; 0x54
 800a70e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a710:	9322      	str	r3, [sp, #136]	; 0x88
 800a712:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a714:	ee08 3a90 	vmov	s17, r3
 800a718:	9b40      	ldr	r3, [sp, #256]	; 0x100
 800a71a:	2000      	movs	r0, #0
 800a71c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a71e:	933d      	str	r3, [sp, #244]	; 0xf4
 800a720:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800a722:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 800a724:	933e      	str	r3, [sp, #248]	; 0xf8
 800a726:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a728:	9118      	str	r1, [sp, #96]	; 0x60
 800a72a:	4601      	mov	r1, r0
 800a72c:	9309      	str	r3, [sp, #36]	; 0x24
 800a72e:	923c      	str	r2, [sp, #240]	; 0xf0
 800a730:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800a732:	2a00      	cmp	r2, #0
 800a734:	d05b      	beq.n	800a7ee <st_sssa8_convolve_rgb+0x256>
 800a736:	3a01      	subs	r2, #1
 800a738:	923c      	str	r2, [sp, #240]	; 0xf0
 800a73a:	2201      	movs	r2, #1
 800a73c:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 800a740:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a742:	9c08      	ldr	r4, [sp, #32]
 800a744:	42a2      	cmp	r2, r4
 800a746:	da5f      	bge.n	800a808 <st_sssa8_convolve_rgb+0x270>
 800a748:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a74a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a74c:	970a      	str	r7, [sp, #40]	; 0x28
 800a74e:	fb01 2104 	mla	r1, r1, r4, r2
 800a752:	b282      	uxth	r2, r0
 800a754:	920c      	str	r2, [sp, #48]	; 0x30
 800a756:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a758:	1a8d      	subs	r5, r1, r2
 800a75a:	f9bd 2024 	ldrsh.w	r2, [sp, #36]	; 0x24
 800a75e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a760:	4690      	mov	r8, r2
 800a762:	4689      	mov	r9, r1
 800a764:	45a8      	cmp	r8, r5
 800a766:	da26      	bge.n	800a7b6 <st_sssa8_convolve_rgb+0x21e>
 800a768:	ea4f 7ed9 	mov.w	lr, r9, lsr #31
 800a76c:	1d9a      	adds	r2, r3, #6
 800a76e:	4640      	mov	r0, r8
 800a770:	fb01 f30b 	mul.w	r3, r1, fp
 800a774:	458b      	cmp	fp, r1
 800a776:	bfd8      	it	le
 800a778:	f04e 0e01 	orrle.w	lr, lr, #1
 800a77c:	4646      	mov	r6, r8
 800a77e:	9307      	str	r3, [sp, #28]
 800a780:	2400      	movs	r4, #0
 800a782:	0fc1      	lsrs	r1, r0, #31
 800a784:	1c47      	adds	r7, r0, #1
 800a786:	4613      	mov	r3, r2
 800a788:	f36a 040f 	bfi	r4, sl, #0, #16
 800a78c:	45b3      	cmp	fp, r6
 800a78e:	bfd8      	it	le
 800a790:	f041 0101 	orrle.w	r1, r1, #1
 800a794:	f1a2 0c06 	sub.w	ip, r2, #6
 800a798:	f36a 441f 	bfi	r4, sl, #16, #16
 800a79c:	b911      	cbnz	r1, 800a7a4 <st_sssa8_convolve_rgb+0x20c>
 800a79e:	f1be 0f00 	cmp.w	lr, #0
 800a7a2:	d059      	beq.n	800a858 <st_sssa8_convolve_rgb+0x2c0>
 800a7a4:	b238      	sxth	r0, r7
 800a7a6:	f842 4c04 	str.w	r4, [r2, #-4]
 800a7aa:	f822 ac06 	strh.w	sl, [r2, #-6]
 800a7ae:	3206      	adds	r2, #6
 800a7b0:	42a8      	cmp	r0, r5
 800a7b2:	4606      	mov	r6, r0
 800a7b4:	dbe4      	blt.n	800a780 <st_sssa8_convolve_rgb+0x1e8>
 800a7b6:	f109 0901 	add.w	r9, r9, #1
 800a7ba:	9a08      	ldr	r2, [sp, #32]
 800a7bc:	fa0f f989 	sxth.w	r9, r9
 800a7c0:	4591      	cmp	r9, r2
 800a7c2:	4649      	mov	r1, r9
 800a7c4:	dbce      	blt.n	800a764 <st_sssa8_convolve_rgb+0x1cc>
 800a7c6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a7c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d021      	beq.n	800a812 <st_sssa8_convolve_rgb+0x27a>
 800a7ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a7d2:	980c      	ldr	r0, [sp, #48]	; 0x30
 800a7d4:	440a      	add	r2, r1
 800a7d6:	3001      	adds	r0, #1
 800a7d8:	b292      	uxth	r2, r2
 800a7da:	b200      	sxth	r0, r0
 800a7dc:	9209      	str	r2, [sp, #36]	; 0x24
 800a7de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a7e0:	4601      	mov	r1, r0
 800a7e2:	4282      	cmp	r2, r0
 800a7e4:	f340 808f 	ble.w	800a906 <st_sssa8_convolve_rgb+0x36e>
 800a7e8:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 800a7ea:	2a00      	cmp	r2, #0
 800a7ec:	d1a3      	bne.n	800a736 <st_sssa8_convolve_rgb+0x19e>
 800a7ee:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800a7f0:	2a00      	cmp	r2, #0
 800a7f2:	d14c      	bne.n	800a88e <st_sssa8_convolve_rgb+0x2f6>
 800a7f4:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 800a7f6:	9c08      	ldr	r4, [sp, #32]
 800a7f8:	3a01      	subs	r2, #1
 800a7fa:	923e      	str	r2, [sp, #248]	; 0xf8
 800a7fc:	2201      	movs	r2, #1
 800a7fe:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 800a802:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a804:	42a2      	cmp	r2, r4
 800a806:	db9f      	blt.n	800a748 <st_sssa8_convolve_rgb+0x1b0>
 800a808:	b282      	uxth	r2, r0
 800a80a:	920c      	str	r2, [sp, #48]	; 0x30
 800a80c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a80e:	429a      	cmp	r2, r3
 800a810:	d1dd      	bne.n	800a7ce <st_sssa8_convolve_rgb+0x236>
 800a812:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a814:	ee18 2a90 	vmov	r2, s17
 800a818:	995d      	ldr	r1, [sp, #372]	; 0x174
 800a81a:	ee18 0a10 	vmov	r0, s16
 800a81e:	9305      	str	r3, [sp, #20]
 800a820:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a822:	9304      	str	r3, [sp, #16]
 800a824:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a826:	9303      	str	r3, [sp, #12]
 800a828:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a82a:	9302      	str	r3, [sp, #8]
 800a82c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a82e:	9301      	str	r3, [sp, #4]
 800a830:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a832:	9300      	str	r3, [sp, #0]
 800a834:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a836:	f002 f96d 	bl	800cb14 <st_sssa8_nn_mat_mult_kernel_opt>
 800a83a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a83c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a83e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a840:	440b      	add	r3, r1
 800a842:	9018      	str	r0, [sp, #96]	; 0x60
 800a844:	3201      	adds	r2, #1
 800a846:	b29b      	uxth	r3, r3
 800a848:	b210      	sxth	r0, r2
 800a84a:	9309      	str	r3, [sp, #36]	; 0x24
 800a84c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a84e:	4601      	mov	r1, r0
 800a850:	4283      	cmp	r3, r0
 800a852:	dd6f      	ble.n	800a934 <st_sssa8_convolve_rgb+0x39c>
 800a854:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800a856:	e7c7      	b.n	800a7e8 <st_sssa8_convolve_rgb+0x250>
 800a858:	9b07      	ldr	r3, [sp, #28]
 800a85a:	3001      	adds	r0, #1
 800a85c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a85e:	441e      	add	r6, r3
 800a860:	b200      	sxth	r0, r0
 800a862:	4613      	mov	r3, r2
 800a864:	3206      	adds	r2, #6
 800a866:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800a86a:	42a8      	cmp	r0, r5
 800a86c:	5989      	ldr	r1, [r1, r6]
 800a86e:	4606      	mov	r6, r0
 800a870:	fa2f f481 	sxtb16	r4, r1
 800a874:	ea4f 2131 	mov.w	r1, r1, ror #8
 800a878:	fa2f f181 	sxtb16	r1, r1
 800a87c:	eac1 0104 	pkhbt	r1, r1, r4
 800a880:	f8cc 1002 	str.w	r1, [ip, #2]
 800a884:	f822 4c0c 	strh.w	r4, [r2, #-12]
 800a888:	f6ff af7a 	blt.w	800a780 <st_sssa8_convolve_rgb+0x1e8>
 800a88c:	e793      	b.n	800a7b6 <st_sssa8_convolve_rgb+0x21e>
 800a88e:	3a01      	subs	r2, #1
 800a890:	923d      	str	r2, [sp, #244]	; 0xf4
 800a892:	f8bd 2114 	ldrh.w	r2, [sp, #276]	; 0x114
 800a896:	2a01      	cmp	r2, #1
 800a898:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 800a89c:	f43f af50 	beq.w	800a740 <st_sssa8_convolve_rgb+0x1a8>
 800a8a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a8a2:	9c08      	ldr	r4, [sp, #32]
 800a8a4:	42a2      	cmp	r2, r4
 800a8a6:	daaf      	bge.n	800a808 <st_sssa8_convolve_rgb+0x270>
 800a8a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a8aa:	46a6      	mov	lr, r4
 800a8ac:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800a8ae:	f9bd c024 	ldrsh.w	ip, [sp, #36]	; 0x24
 800a8b2:	fb01 2104 	mla	r1, r1, r4, r2
 800a8b6:	b282      	uxth	r2, r0
 800a8b8:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a8ba:	920c      	str	r2, [sp, #48]	; 0x30
 800a8bc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a8be:	4626      	mov	r6, r4
 800a8c0:	1a8d      	subs	r5, r1, r2
 800a8c2:	45ac      	cmp	ip, r5
 800a8c4:	da19      	bge.n	800a8fa <st_sssa8_convolve_rgb+0x362>
 800a8c6:	fb04 f00b 	mul.w	r0, r4, fp
 800a8ca:	4661      	mov	r1, ip
 800a8cc:	4662      	mov	r2, ip
 800a8ce:	4402      	add	r2, r0
 800a8d0:	3101      	adds	r1, #1
 800a8d2:	3306      	adds	r3, #6
 800a8d4:	b209      	sxth	r1, r1
 800a8d6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800a8da:	42a9      	cmp	r1, r5
 800a8dc:	58ba      	ldr	r2, [r7, r2]
 800a8de:	fa2f f482 	sxtb16	r4, r2
 800a8e2:	ea4f 2232 	mov.w	r2, r2, ror #8
 800a8e6:	f823 4c06 	strh.w	r4, [r3, #-6]
 800a8ea:	fa2f f282 	sxtb16	r2, r2
 800a8ee:	eac2 0204 	pkhbt	r2, r2, r4
 800a8f2:	f843 2c04 	str.w	r2, [r3, #-4]
 800a8f6:	460a      	mov	r2, r1
 800a8f8:	dbe9      	blt.n	800a8ce <st_sssa8_convolve_rgb+0x336>
 800a8fa:	3601      	adds	r6, #1
 800a8fc:	b236      	sxth	r6, r6
 800a8fe:	4576      	cmp	r6, lr
 800a900:	4634      	mov	r4, r6
 800a902:	dbde      	blt.n	800a8c2 <st_sssa8_convolve_rgb+0x32a>
 800a904:	e760      	b.n	800a7c8 <st_sssa8_convolve_rgb+0x230>
 800a906:	9a5d      	ldr	r2, [sp, #372]	; 0x174
 800a908:	429a      	cmp	r2, r3
 800a90a:	d013      	beq.n	800a934 <st_sssa8_convolve_rgb+0x39c>
 800a90c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a90e:	4611      	mov	r1, r2
 800a910:	ee18 0a10 	vmov	r0, s16
 800a914:	ee18 2a90 	vmov	r2, s17
 800a918:	9305      	str	r3, [sp, #20]
 800a91a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a91c:	9304      	str	r3, [sp, #16]
 800a91e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a920:	9303      	str	r3, [sp, #12]
 800a922:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a924:	9302      	str	r3, [sp, #8]
 800a926:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a928:	9301      	str	r3, [sp, #4]
 800a92a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a92c:	9300      	str	r3, [sp, #0]
 800a92e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a930:	f002 fbc4 	bl	800d0bc <st_sssa8_nn_mat_mult_kernel_single_opt>
 800a934:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a936:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a938:	9919      	ldr	r1, [sp, #100]	; 0x64
 800a93a:	1a9b      	subs	r3, r3, r2
 800a93c:	4411      	add	r1, r2
 800a93e:	b29b      	uxth	r3, r3
 800a940:	9119      	str	r1, [sp, #100]	; 0x64
 800a942:	429a      	cmp	r2, r3
 800a944:	931c      	str	r3, [sp, #112]	; 0x70
 800a946:	bf28      	it	cs
 800a948:	461a      	movcs	r2, r3
 800a94a:	b294      	uxth	r4, r2
 800a94c:	b954      	cbnz	r4, 800a964 <st_sssa8_convolve_rgb+0x3cc>
 800a94e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a950:	3b01      	subs	r3, #1
 800a952:	b29b      	uxth	r3, r3
 800a954:	461a      	mov	r2, r3
 800a956:	931b      	str	r3, [sp, #108]	; 0x6c
 800a958:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d015      	beq.n	800a98c <st_sssa8_convolve_rgb+0x3f4>
 800a960:	9415      	str	r4, [sp, #84]	; 0x54
 800a962:	e6d9      	b.n	800a718 <st_sssa8_convolve_rgb+0x180>
 800a964:	9922      	ldr	r1, [sp, #136]	; 0x88
 800a966:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a968:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a96a:	fb02 1003 	mla	r0, r2, r3, r1
 800a96e:	ee18 1a90 	vmov	r1, s17
 800a972:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a976:	ee18 1a10 	vmov	r1, s16
 800a97a:	9022      	str	r0, [sp, #136]	; 0x88
 800a97c:	ee08 3a90 	vmov	s17, r3
 800a980:	4623      	mov	r3, r4
 800a982:	f000 fe85 	bl	800b690 <st_int8_to16_dual>
 800a986:	e7e2      	b.n	800a94e <st_sssa8_convolve_rgb+0x3b6>
 800a988:	b2b3      	uxth	r3, r6
 800a98a:	9323      	str	r3, [sp, #140]	; 0x8c
 800a98c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a98e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a990:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800a992:	4413      	add	r3, r2
 800a994:	3601      	adds	r6, #1
 800a996:	b29b      	uxth	r3, r3
 800a998:	b236      	sxth	r6, r6
 800a99a:	9320      	str	r3, [sp, #128]	; 0x80
 800a99c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a99e:	4634      	mov	r4, r6
 800a9a0:	42b3      	cmp	r3, r6
 800a9a2:	f73f ae8f 	bgt.w	800a6c4 <st_sssa8_convolve_rgb+0x12c>
 800a9a6:	2000      	movs	r0, #0
 800a9a8:	b047      	add	sp, #284	; 0x11c
 800a9aa:	ecbd 8b02 	vpop	{d8}
 800a9ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800a9b4:	ee18 1a10 	vmov	r1, s16
 800a9b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a9ba:	981a      	ldr	r0, [sp, #104]	; 0x68
 800a9bc:	f000 fe68 	bl	800b690 <st_int8_to16_dual>
 800a9c0:	e68f      	b.n	800a6e2 <st_sssa8_convolve_rgb+0x14a>
 800a9c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d0ee      	beq.n	800a9a6 <st_sssa8_convolve_rgb+0x40e>
 800a9c8:	442c      	add	r4, r5
 800a9ca:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800a9cc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a9ce:	b231      	sxth	r1, r6
 800a9d0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a9d4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a9d6:	2600      	movs	r6, #0
 800a9d8:	9f5d      	ldr	r7, [sp, #372]	; 0x174
 800a9da:	9318      	str	r3, [sp, #96]	; 0x60
 800a9dc:	4253      	negs	r3, r2
 800a9de:	4688      	mov	r8, r1
 800a9e0:	1a82      	subs	r2, r0, r2
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	9615      	str	r6, [sp, #84]	; 0x54
 800a9e6:	921c      	str	r2, [sp, #112]	; 0x70
 800a9e8:	9319      	str	r3, [sp, #100]	; 0x64
 800a9ea:	9311      	str	r3, [sp, #68]	; 0x44
 800a9ec:	465b      	mov	r3, fp
 800a9ee:	46d3      	mov	fp, sl
 800a9f0:	469a      	mov	sl, r3
 800a9f2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800a9f4:	a83c      	add	r0, sp, #240	; 0xf0
 800a9f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a9f8:	fb02 3306 	mla	r3, r2, r6, r3
 800a9fc:	2600      	movs	r6, #0
 800a9fe:	9307      	str	r3, [sp, #28]
 800aa00:	f000 fd70 	bl	800b4e4 <ai_padding_opt_phase1>
 800aa04:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
 800aa08:	930c      	str	r3, [sp, #48]	; 0x30
 800aa0a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa0c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa0e:	4633      	mov	r3, r6
 800aa10:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 800aa12:	2a00      	cmp	r2, #0
 800aa14:	f000 8119 	beq.w	800ac4a <st_sssa8_convolve_rgb+0x6b2>
 800aa18:	3a01      	subs	r2, #1
 800aa1a:	923c      	str	r2, [sp, #240]	; 0xf0
 800aa1c:	2201      	movs	r2, #1
 800aa1e:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 800aa22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa24:	9907      	ldr	r1, [sp, #28]
 800aa26:	428a      	cmp	r2, r1
 800aa28:	f280 811d 	bge.w	800ac66 <st_sssa8_convolve_rgb+0x6ce>
 800aa2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aa2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa30:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800aa34:	fb03 2301 	mla	r3, r3, r1, r2
 800aa38:	b2b2      	uxth	r2, r6
 800aa3a:	920a      	str	r2, [sp, #40]	; 0x28
 800aa3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800aa3e:	1a98      	subs	r0, r3, r2
 800aa40:	f9bd 3024 	ldrsh.w	r3, [sp, #36]	; 0x24
 800aa44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa46:	469b      	mov	fp, r3
 800aa48:	4691      	mov	r9, r2
 800aa4a:	4583      	cmp	fp, r0
 800aa4c:	da2d      	bge.n	800aaaa <st_sssa8_convolve_rgb+0x512>
 800aa4e:	4592      	cmp	sl, r2
 800aa50:	fb02 f20a 	mul.w	r2, r2, sl
 800aa54:	f107 0306 	add.w	r3, r7, #6
 800aa58:	465c      	mov	r4, fp
 800aa5a:	bfcc      	ite	gt
 800aa5c:	f04f 0e00 	movgt.w	lr, #0
 800aa60:	f04f 0e01 	movle.w	lr, #1
 800aa64:	9208      	str	r2, [sp, #32]
 800aa66:	465a      	mov	r2, fp
 800aa68:	ea4e 7ed9 	orr.w	lr, lr, r9, lsr #31
 800aa6c:	45a2      	cmp	sl, r4
 800aa6e:	f04f 0100 	mov.w	r1, #0
 800aa72:	f102 0601 	add.w	r6, r2, #1
 800aa76:	f1a3 0c06 	sub.w	ip, r3, #6
 800aa7a:	bfcc      	ite	gt
 800aa7c:	2500      	movgt	r5, #0
 800aa7e:	2501      	movle	r5, #1
 800aa80:	f368 010f 	bfi	r1, r8, #0, #16
 800aa84:	461f      	mov	r7, r3
 800aa86:	ea55 75d2 	orrs.w	r5, r5, r2, lsr #31
 800aa8a:	f368 411f 	bfi	r1, r8, #16, #16
 800aa8e:	d103      	bne.n	800aa98 <st_sssa8_convolve_rgb+0x500>
 800aa90:	f1be 0f00 	cmp.w	lr, #0
 800aa94:	f000 80bf 	beq.w	800ac16 <st_sssa8_convolve_rgb+0x67e>
 800aa98:	b232      	sxth	r2, r6
 800aa9a:	f843 1c04 	str.w	r1, [r3, #-4]
 800aa9e:	f823 8c06 	strh.w	r8, [r3, #-6]
 800aaa2:	3306      	adds	r3, #6
 800aaa4:	4282      	cmp	r2, r0
 800aaa6:	4614      	mov	r4, r2
 800aaa8:	dbe0      	blt.n	800aa6c <st_sssa8_convolve_rgb+0x4d4>
 800aaaa:	f109 0901 	add.w	r9, r9, #1
 800aaae:	9b07      	ldr	r3, [sp, #28]
 800aab0:	fa0f f989 	sxth.w	r9, r9
 800aab4:	4599      	cmp	r9, r3
 800aab6:	464a      	mov	r2, r9
 800aab8:	dbc7      	blt.n	800aa4a <st_sssa8_convolve_rgb+0x4b2>
 800aaba:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800aabe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800aac0:	42bb      	cmp	r3, r7
 800aac2:	f000 80d6 	beq.w	800ac72 <st_sssa8_convolve_rgb+0x6da>
 800aac6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800aac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aacc:	3601      	adds	r6, #1
 800aace:	4413      	add	r3, r2
 800aad0:	b236      	sxth	r6, r6
 800aad2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aad4:	b29b      	uxth	r3, r3
 800aad6:	42b2      	cmp	r2, r6
 800aad8:	9309      	str	r3, [sp, #36]	; 0x24
 800aada:	4633      	mov	r3, r6
 800aadc:	dc98      	bgt.n	800aa10 <st_sssa8_convolve_rgb+0x478>
 800aade:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aae0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aae2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aae4:	440b      	add	r3, r1
 800aae6:	3201      	adds	r2, #1
 800aae8:	b29b      	uxth	r3, r3
 800aaea:	b212      	sxth	r2, r2
 800aaec:	9311      	str	r3, [sp, #68]	; 0x44
 800aaee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaf0:	4616      	mov	r6, r2
 800aaf2:	9215      	str	r2, [sp, #84]	; 0x54
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	f73f af7c 	bgt.w	800a9f2 <st_sssa8_convolve_rgb+0x45a>
 800aafa:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800aafc:	42bb      	cmp	r3, r7
 800aafe:	f43f af52 	beq.w	800a9a6 <st_sssa8_convolve_rgb+0x40e>
 800ab02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	f43f af4e 	beq.w	800a9a6 <st_sssa8_convolve_rgb+0x40e>
 800ab0a:	f103 0901 	add.w	r9, r3, #1
 800ab0e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ab10:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ab12:	f1a3 0e04 	sub.w	lr, r3, #4
 800ab16:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 800ab18:	f1a2 0a02 	sub.w	sl, r2, #2
 800ab1c:	4499      	add	r9, r3
 800ab1e:	1c5e      	adds	r6, r3, #1
 800ab20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ab22:	ea4f 0893 	mov.w	r8, r3, lsr #2
 800ab26:	f003 0103 	and.w	r1, r3, #3
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	f101 3bff 	add.w	fp, r1, #4294967295
 800ab30:	fa03 fa0a 	lsl.w	sl, r3, sl
 800ab34:	f108 33ff 	add.w	r3, r8, #4294967295
 800ab38:	fa1f fb8b 	uxth.w	fp, fp
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	3301      	adds	r3, #1
 800ab40:	0098      	lsls	r0, r3, #2
 800ab42:	9007      	str	r0, [sp, #28]
 800ab44:	985d      	ldr	r0, [sp, #372]	; 0x174
 800ab46:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800ab4a:	981a      	ldr	r0, [sp, #104]	; 0x68
 800ab4c:	9308      	str	r3, [sp, #32]
 800ab4e:	f1c2 0301 	rsb	r3, r2, #1
 800ab52:	e9cd 3809 	strd	r3, r8, [sp, #36]	; 0x24
 800ab56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab58:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 800ab5c:	2a00      	cmp	r2, #0
 800ab5e:	d044      	beq.n	800abea <st_sssa8_convolve_rgb+0x652>
 800ab60:	9a07      	ldr	r2, [sp, #28]
 800ab62:	9c5d      	ldr	r4, [sp, #372]	; 0x174
 800ab64:	1885      	adds	r5, r0, r2
 800ab66:	f850 2b04 	ldr.w	r2, [r0], #4
 800ab6a:	fa2f f792 	sxtb16	r7, r2, ror #8
 800ab6e:	fa2f f282 	sxtb16	r2, r2
 800ab72:	f8d4 8000 	ldr.w	r8, [r4]
 800ab76:	eac7 4c22 	pkhtb	ip, r7, r2, asr #16
 800ab7a:	eac2 4207 	pkhbt	r2, r2, r7, lsl #16
 800ab7e:	fb22 3308 	smlad	r3, r2, r8, r3
 800ab82:	6862      	ldr	r2, [r4, #4]
 800ab84:	3408      	adds	r4, #8
 800ab86:	fb2c 3302 	smlad	r3, ip, r2, r3
 800ab8a:	4285      	cmp	r5, r0
 800ab8c:	d1eb      	bne.n	800ab66 <st_sssa8_convolve_rgb+0x5ce>
 800ab8e:	9a08      	ldr	r2, [sp, #32]
 800ab90:	b379      	cbz	r1, 800abf2 <st_sssa8_convolve_rgb+0x65a>
 800ab92:	f995 0000 	ldrsb.w	r0, [r5]
 800ab96:	8814      	ldrh	r4, [r2, #0]
 800ab98:	fb14 3300 	smlabb	r3, r4, r0, r3
 800ab9c:	f1bb 0f00 	cmp.w	fp, #0
 800aba0:	d00b      	beq.n	800abba <st_sssa8_convolve_rgb+0x622>
 800aba2:	f995 0001 	ldrsb.w	r0, [r5, #1]
 800aba6:	2902      	cmp	r1, #2
 800aba8:	8854      	ldrh	r4, [r2, #2]
 800abaa:	fb14 3300 	smlabb	r3, r4, r0, r3
 800abae:	d004      	beq.n	800abba <st_sssa8_convolve_rgb+0x622>
 800abb0:	8890      	ldrh	r0, [r2, #4]
 800abb2:	f995 2002 	ldrsb.w	r2, [r5, #2]
 800abb6:	fb10 3302 	smlabb	r3, r0, r2, r3
 800abba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800abbc:	1868      	adds	r0, r5, r1
 800abbe:	2a15      	cmp	r2, #21
 800abc0:	dd1b      	ble.n	800abfa <st_sssa8_convolve_rgb+0x662>
 800abc2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800abc4:	fb53 a302 	smmla	r3, r3, r2, sl
 800abc8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800abca:	4113      	asrs	r3, r2
 800abcc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800abce:	4413      	add	r3, r2
 800abd0:	f303 0307 	ssat	r3, #8, r3
 800abd4:	f806 3c01 	strb.w	r3, [r6, #-1]
 800abd8:	3601      	adds	r6, #1
 800abda:	45b1      	cmp	r9, r6
 800abdc:	f43f aee3 	beq.w	800a9a6 <st_sssa8_convolve_rgb+0x40e>
 800abe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abe2:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 800abe6:	2a00      	cmp	r2, #0
 800abe8:	d1ba      	bne.n	800ab60 <st_sssa8_convolve_rgb+0x5c8>
 800abea:	4605      	mov	r5, r0
 800abec:	9a5d      	ldr	r2, [sp, #372]	; 0x174
 800abee:	2900      	cmp	r1, #0
 800abf0:	d1cf      	bne.n	800ab92 <st_sssa8_convolve_rgb+0x5fa>
 800abf2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800abf4:	4628      	mov	r0, r5
 800abf6:	2a15      	cmp	r2, #21
 800abf8:	dce3      	bgt.n	800abc2 <st_sssa8_convolve_rgb+0x62a>
 800abfa:	2a00      	cmp	r2, #0
 800abfc:	f340 8096 	ble.w	800ad2c <st_sssa8_convolve_rgb+0x794>
 800ac00:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800ac02:	005b      	lsls	r3, r3, #1
 800ac04:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800ac06:	fb53 5304 	smmla	r3, r3, r4, r5
 800ac0a:	4113      	asrs	r3, r2
 800ac0c:	f303 0307 	ssat	r3, #8, r3
 800ac10:	f806 3c01 	strb.w	r3, [r6, #-1]
 800ac14:	e7e0      	b.n	800abd8 <st_sssa8_convolve_rgb+0x640>
 800ac16:	9908      	ldr	r1, [sp, #32]
 800ac18:	3201      	adds	r2, #1
 800ac1a:	3306      	adds	r3, #6
 800ac1c:	440c      	add	r4, r1
 800ac1e:	b212      	sxth	r2, r2
 800ac20:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ac22:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800ac26:	4282      	cmp	r2, r0
 800ac28:	5909      	ldr	r1, [r1, r4]
 800ac2a:	4614      	mov	r4, r2
 800ac2c:	fa2f f581 	sxtb16	r5, r1
 800ac30:	ea4f 2131 	mov.w	r1, r1, ror #8
 800ac34:	fa2f f181 	sxtb16	r1, r1
 800ac38:	eac1 0105 	pkhbt	r1, r1, r5
 800ac3c:	f8cc 1002 	str.w	r1, [ip, #2]
 800ac40:	f823 5c0c 	strh.w	r5, [r3, #-12]
 800ac44:	f6ff af12 	blt.w	800aa6c <st_sssa8_convolve_rgb+0x4d4>
 800ac48:	e72f      	b.n	800aaaa <st_sssa8_convolve_rgb+0x512>
 800ac4a:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800ac4c:	2a00      	cmp	r2, #0
 800ac4e:	d130      	bne.n	800acb2 <st_sssa8_convolve_rgb+0x71a>
 800ac50:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 800ac52:	9907      	ldr	r1, [sp, #28]
 800ac54:	3a01      	subs	r2, #1
 800ac56:	923e      	str	r2, [sp, #248]	; 0xf8
 800ac58:	2201      	movs	r2, #1
 800ac5a:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 800ac5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac60:	428a      	cmp	r2, r1
 800ac62:	f6ff aee3 	blt.w	800aa2c <st_sssa8_convolve_rgb+0x494>
 800ac66:	b2b3      	uxth	r3, r6
 800ac68:	930a      	str	r3, [sp, #40]	; 0x28
 800ac6a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800ac6c:	42bb      	cmp	r3, r7
 800ac6e:	f47f af2a 	bne.w	800aac6 <st_sssa8_convolve_rgb+0x52e>
 800ac72:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 800ac74:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ac76:	9304      	str	r3, [sp, #16]
 800ac78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac7a:	995d      	ldr	r1, [sp, #372]	; 0x174
 800ac7c:	9303      	str	r3, [sp, #12]
 800ac7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ac80:	981a      	ldr	r0, [sp, #104]	; 0x68
 800ac82:	9302      	str	r3, [sp, #8]
 800ac84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac86:	9301      	str	r3, [sp, #4]
 800ac88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac8e:	f000 fde9 	bl	800b864 <st_sssa8_nn_mat_mult_kernel>
 800ac92:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ac94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ac98:	3601      	adds	r6, #1
 800ac9a:	9f5d      	ldr	r7, [sp, #372]	; 0x174
 800ac9c:	4413      	add	r3, r2
 800ac9e:	b236      	sxth	r6, r6
 800aca0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aca2:	b29b      	uxth	r3, r3
 800aca4:	905b      	str	r0, [sp, #364]	; 0x16c
 800aca6:	42b2      	cmp	r2, r6
 800aca8:	9309      	str	r3, [sp, #36]	; 0x24
 800acaa:	4633      	mov	r3, r6
 800acac:	f73f aeb0 	bgt.w	800aa10 <st_sssa8_convolve_rgb+0x478>
 800acb0:	e715      	b.n	800aade <st_sssa8_convolve_rgb+0x546>
 800acb2:	3a01      	subs	r2, #1
 800acb4:	923d      	str	r2, [sp, #244]	; 0xf4
 800acb6:	f8bd 2114 	ldrh.w	r2, [sp, #276]	; 0x114
 800acba:	2a01      	cmp	r2, #1
 800acbc:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 800acc0:	f43f aeaf 	beq.w	800aa22 <st_sssa8_convolve_rgb+0x48a>
 800acc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800acc6:	9907      	ldr	r1, [sp, #28]
 800acc8:	428a      	cmp	r2, r1
 800acca:	dacc      	bge.n	800ac66 <st_sssa8_convolve_rgb+0x6ce>
 800accc:	4610      	mov	r0, r2
 800acce:	468c      	mov	ip, r1
 800acd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800acd2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800acd4:	4605      	mov	r5, r0
 800acd6:	fb03 2301 	mla	r3, r3, r1, r2
 800acda:	b2b2      	uxth	r2, r6
 800acdc:	f9bd 6024 	ldrsh.w	r6, [sp, #36]	; 0x24
 800ace0:	920a      	str	r2, [sp, #40]	; 0x28
 800ace2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ace4:	1a9c      	subs	r4, r3, r2
 800ace6:	42a6      	cmp	r6, r4
 800ace8:	da1a      	bge.n	800ad20 <st_sssa8_convolve_rgb+0x788>
 800acea:	fb00 f10a 	mul.w	r1, r0, sl
 800acee:	4632      	mov	r2, r6
 800acf0:	4633      	mov	r3, r6
 800acf2:	440b      	add	r3, r1
 800acf4:	3201      	adds	r2, #1
 800acf6:	3706      	adds	r7, #6
 800acf8:	b212      	sxth	r2, r2
 800acfa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800acfe:	42a2      	cmp	r2, r4
 800ad00:	f85b 3003 	ldr.w	r3, [fp, r3]
 800ad04:	fa2f f083 	sxtb16	r0, r3
 800ad08:	ea4f 2333 	mov.w	r3, r3, ror #8
 800ad0c:	f827 0c06 	strh.w	r0, [r7, #-6]
 800ad10:	fa2f f383 	sxtb16	r3, r3
 800ad14:	eac3 0300 	pkhbt	r3, r3, r0
 800ad18:	f847 3c04 	str.w	r3, [r7, #-4]
 800ad1c:	4613      	mov	r3, r2
 800ad1e:	dbe8      	blt.n	800acf2 <st_sssa8_convolve_rgb+0x75a>
 800ad20:	3501      	adds	r5, #1
 800ad22:	b22d      	sxth	r5, r5
 800ad24:	4565      	cmp	r5, ip
 800ad26:	4628      	mov	r0, r5
 800ad28:	dbdd      	blt.n	800ace6 <st_sssa8_convolve_rgb+0x74e>
 800ad2a:	e6c8      	b.n	800aabe <st_sssa8_convolve_rgb+0x526>
 800ad2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad2e:	4093      	lsls	r3, r2
 800ad30:	f303 031f 	ssat	r3, #32, r3
 800ad34:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ad36:	fb53 f312 	smmulr	r3, r3, r2
 800ad3a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ad3c:	4413      	add	r3, r2
 800ad3e:	f303 0307 	ssat	r3, #8, r3
 800ad42:	f806 3c01 	strb.w	r3, [r6, #-1]
 800ad46:	e747      	b.n	800abd8 <st_sssa8_convolve_rgb+0x640>
 800ad48:	4613      	mov	r3, r2
 800ad4a:	ee18 1a10 	vmov	r1, s16
 800ad4e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad50:	981a      	ldr	r0, [sp, #104]	; 0x68
 800ad52:	f000 fc9d 	bl	800b690 <st_int8_to16_dual>
 800ad56:	2301      	movs	r3, #1
 800ad58:	9321      	str	r3, [sp, #132]	; 0x84
 800ad5a:	e47f      	b.n	800a65c <st_sssa8_convolve_rgb+0xc4>
 800ad5c:	2201      	movs	r2, #1
 800ad5e:	408b      	lsls	r3, r1
 800ad60:	408a      	lsls	r2, r1
 800ad62:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800ad66:	9314      	str	r3, [sp, #80]	; 0x50
 800ad68:	462b      	mov	r3, r5
 800ad6a:	e44d      	b.n	800a608 <st_sssa8_convolve_rgb+0x70>
 800ad6c:	f06f 0002 	mvn.w	r0, #2
 800ad70:	e61a      	b.n	800a9a8 <st_sssa8_convolve_rgb+0x410>
 800ad72:	bf00      	nop

0800ad74 <st_sssa8_convolve_1x1_WeightsPrefetch>:
 800ad74:	fb02 fc01 	mul.w	ip, r2, r1
 800ad78:	b510      	push	{r4, lr}
 800ad7a:	685c      	ldr	r4, [r3, #4]
 800ad7c:	ebb4 0f4c 	cmp.w	r4, ip, lsl #1
 800ad80:	da01      	bge.n	800ad86 <st_sssa8_convolve_1x1_WeightsPrefetch+0x12>
 800ad82:	2000      	movs	r0, #0
 800ad84:	bd10      	pop	{r4, pc}
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f001 f8a6 	bl	800bed8 <st_sssa8_fullW_prefetch>
 800ad8c:	2000      	movs	r0, #0
 800ad8e:	bd10      	pop	{r4, pc}

0800ad90 <st_sssa8_convolve_1x1>:
 800ad90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad94:	b08b      	sub	sp, #44	; 0x2c
 800ad96:	f8bd 5058 	ldrh.w	r5, [sp, #88]	; 0x58
 800ad9a:	f8bd 6054 	ldrh.w	r6, [sp, #84]	; 0x54
 800ad9e:	2d01      	cmp	r5, #1
 800ada0:	f8bd 705c 	ldrh.w	r7, [sp, #92]	; 0x5c
 800ada4:	f8bd 9060 	ldrh.w	r9, [sp, #96]	; 0x60
 800ada8:	f8bd e064 	ldrh.w	lr, [sp, #100]	; 0x64
 800adac:	f8bd a068 	ldrh.w	sl, [sp, #104]	; 0x68
 800adb0:	f8bd b06c 	ldrh.w	fp, [sp, #108]	; 0x6c
 800adb4:	f99d 807c 	ldrsb.w	r8, [sp, #124]	; 0x7c
 800adb8:	f99d c080 	ldrsb.w	ip, [sp, #128]	; 0x80
 800adbc:	9c24      	ldr	r4, [sp, #144]	; 0x90
 800adbe:	d139      	bne.n	800ae34 <st_sssa8_convolve_1x1+0xa4>
 800adc0:	2f01      	cmp	r7, #1
 800adc2:	d137      	bne.n	800ae34 <st_sssa8_convolve_1x1+0xa4>
 800adc4:	ea59 050e 	orrs.w	r5, r9, lr
 800adc8:	d134      	bne.n	800ae34 <st_sssa8_convolve_1x1+0xa4>
 800adca:	f1ba 0f01 	cmp.w	sl, #1
 800adce:	d131      	bne.n	800ae34 <st_sssa8_convolve_1x1+0xa4>
 800add0:	f1bb 0f01 	cmp.w	fp, #1
 800add4:	d12e      	bne.n	800ae34 <st_sssa8_convolve_1x1+0xa4>
 800add6:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 800add8:	f9b5 7000 	ldrsh.w	r7, [r5]
 800addc:	e9d4 5e00 	ldrd	r5, lr, [r4]
 800ade0:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800ade2:	f8d4 9000 	ldr.w	r9, [r4]
 800ade6:	1e7c      	subs	r4, r7, #1
 800ade8:	b2a4      	uxth	r4, r4
 800adea:	2c14      	cmp	r4, #20
 800adec:	d91b      	bls.n	800ae26 <st_sssa8_convolve_1x1+0x96>
 800adee:	4664      	mov	r4, ip
 800adf0:	9304      	str	r3, [sp, #16]
 800adf2:	fb06 f303 	mul.w	r3, r6, r3
 800adf6:	fb01 f202 	mul.w	r2, r1, r2
 800adfa:	9914      	ldr	r1, [sp, #80]	; 0x50
 800adfc:	ebbe 0f43 	cmp.w	lr, r3, lsl #1
 800ae00:	9507      	str	r5, [sp, #28]
 800ae02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae04:	bfb8      	it	lt
 800ae06:	2500      	movlt	r5, #0
 800ae08:	f8cd 9000 	str.w	r9, [sp]
 800ae0c:	9603      	str	r6, [sp, #12]
 800ae0e:	9508      	str	r5, [sp, #32]
 800ae10:	e9cd 7201 	strd	r7, r2, [sp, #4]
 800ae14:	e9cd 8405 	strd	r8, r4, [sp, #20]
 800ae18:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ae1a:	f001 f95f 	bl	800c0dc <st_sssa8_nn_mat_mult_nt_t>
 800ae1e:	2000      	movs	r0, #0
 800ae20:	b00b      	add	sp, #44	; 0x2c
 800ae22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae26:	2401      	movs	r4, #1
 800ae28:	fa0c fc07 	lsl.w	ip, ip, r7
 800ae2c:	40bc      	lsls	r4, r7
 800ae2e:	eb0c 0454 	add.w	r4, ip, r4, lsr #1
 800ae32:	e7dd      	b.n	800adf0 <st_sssa8_convolve_1x1+0x60>
 800ae34:	f06f 0002 	mvn.w	r0, #2
 800ae38:	e7f2      	b.n	800ae20 <st_sssa8_convolve_1x1+0x90>
 800ae3a:	bf00      	nop

0800ae3c <st_sssa8_fully_connected>:
 800ae3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae40:	b097      	sub	sp, #92	; 0x5c
 800ae42:	460d      	mov	r5, r1
 800ae44:	4683      	mov	fp, r0
 800ae46:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800ae48:	9313      	str	r3, [sp, #76]	; 0x4c
 800ae4a:	6823      	ldr	r3, [r4, #0]
 800ae4c:	9203      	str	r2, [sp, #12]
 800ae4e:	9307      	str	r3, [sp, #28]
 800ae50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae52:	f99d 6088 	ldrsb.w	r6, [sp, #136]	; 0x88
 800ae56:	f9b3 1000 	ldrsh.w	r1, [r3]
 800ae5a:	f99d 308c 	ldrsb.w	r3, [sp, #140]	; 0x8c
 800ae5e:	1e4a      	subs	r2, r1, #1
 800ae60:	9104      	str	r1, [sp, #16]
 800ae62:	920d      	str	r2, [sp, #52]	; 0x34
 800ae64:	b292      	uxth	r2, r2
 800ae66:	2a14      	cmp	r2, #20
 800ae68:	f200 81b3 	bhi.w	800b1d2 <st_sssa8_fully_connected+0x396>
 800ae6c:	2201      	movs	r2, #1
 800ae6e:	408b      	lsls	r3, r1
 800ae70:	408a      	lsls	r2, r1
 800ae72:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800ae76:	9308      	str	r3, [sp, #32]
 800ae78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f000 81ae 	beq.w	800b1dc <st_sssa8_fully_connected+0x3a0>
 800ae80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ae82:	b2b3      	uxth	r3, r6
 800ae84:	9600      	str	r6, [sp, #0]
 800ae86:	4658      	mov	r0, fp
 800ae88:	0851      	lsrs	r1, r2, #1
 800ae8a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800ae8e:	9e03      	ldr	r6, [sp, #12]
 800ae90:	460c      	mov	r4, r1
 800ae92:	9115      	str	r1, [sp, #84]	; 0x54
 800ae94:	4632      	mov	r2, r6
 800ae96:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ae98:	f001 fe04 	bl	800caa4 <st_int8_reordered_no_shift_zero>
 800ae9c:	4621      	mov	r1, r4
 800ae9e:	2c00      	cmp	r4, #0
 800aea0:	f000 8145 	beq.w	800b12e <st_sssa8_fully_connected+0x2f2>
 800aea4:	4634      	mov	r4, r6
 800aea6:	f1a6 0310 	sub.w	r3, r6, #16
 800aeaa:	9e04      	ldr	r6, [sp, #16]
 800aeac:	1e4a      	subs	r2, r1, #1
 800aeae:	2001      	movs	r0, #1
 800aeb0:	091b      	lsrs	r3, r3, #4
 800aeb2:	1eb1      	subs	r1, r6, #2
 800aeb4:	b292      	uxth	r2, r2
 800aeb6:	3301      	adds	r3, #1
 800aeb8:	fa00 f101 	lsl.w	r1, r0, r1
 800aebc:	9112      	str	r1, [sp, #72]	; 0x48
 800aebe:	9924      	ldr	r1, [sp, #144]	; 0x90
 800aec0:	3110      	adds	r1, #16
 800aec2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800aec6:	920e      	str	r2, [sp, #56]	; 0x38
 800aec8:	1ee2      	subs	r2, r4, #3
 800aeca:	920f      	str	r2, [sp, #60]	; 0x3c
 800aecc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800aece:	3208      	adds	r2, #8
 800aed0:	9205      	str	r2, [sp, #20]
 800aed2:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800aed4:	3202      	adds	r2, #2
 800aed6:	9206      	str	r2, [sp, #24]
 800aed8:	011a      	lsls	r2, r3, #4
 800aeda:	9209      	str	r2, [sp, #36]	; 0x24
 800aedc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800aede:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800aee2:	9310      	str	r3, [sp, #64]	; 0x40
 800aee4:	1f23      	subs	r3, r4, #4
 800aee6:	9311      	str	r3, [sp, #68]	; 0x44
 800aee8:	1b83      	subs	r3, r0, r6
 800aeea:	9314      	str	r3, [sp, #80]	; 0x50
 800aeec:	9a03      	ldr	r2, [sp, #12]
 800aeee:	9b05      	ldr	r3, [sp, #20]
 800aef0:	2a0f      	cmp	r2, #15
 800aef2:	eb05 0b02 	add.w	fp, r5, r2
 800aef6:	e953 1302 	ldrd	r1, r3, [r3, #-8]
 800aefa:	f340 8260 	ble.w	800b3be <st_sssa8_fully_connected+0x582>
 800aefe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af00:	465c      	mov	r4, fp
 800af02:	18ae      	adds	r6, r5, r2
 800af04:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800af06:	682f      	ldr	r7, [r5, #0]
 800af08:	f8d4 a000 	ldr.w	sl, [r4]
 800af0c:	ea4f 2037 	mov.w	r0, r7, ror #8
 800af10:	f8d2 9000 	ldr.w	r9, [r2]
 800af14:	ea4f 2e3a 	mov.w	lr, sl, ror #8
 800af18:	fa2f f080 	sxtb16	r0, r0
 800af1c:	fa2f fc8e 	sxtb16	ip, lr
 800af20:	fa2f f787 	sxtb16	r7, r7
 800af24:	fa2f fe8a 	sxtb16	lr, sl
 800af28:	fb29 1107 	smlad	r1, r9, r7, r1
 800af2c:	fb29 390e 	smlad	r9, r9, lr, r3
 800af30:	f8d2 8004 	ldr.w	r8, [r2, #4]
 800af34:	fb28 1100 	smlad	r1, r8, r0, r1
 800af38:	fb28 9e0c 	smlad	lr, r8, ip, r9
 800af3c:	6868      	ldr	r0, [r5, #4]
 800af3e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800af42:	ea4f 2330 	mov.w	r3, r0, ror #8
 800af46:	f8d2 8008 	ldr.w	r8, [r2, #8]
 800af4a:	ea4f 2a39 	mov.w	sl, r9, ror #8
 800af4e:	fa2f f383 	sxtb16	r3, r3
 800af52:	fa2f f78a 	sxtb16	r7, sl
 800af56:	fa2f f080 	sxtb16	r0, r0
 800af5a:	fa2f fa89 	sxtb16	sl, r9
 800af5e:	fb28 1000 	smlad	r0, r8, r0, r1
 800af62:	fb28 e80a 	smlad	r8, r8, sl, lr
 800af66:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800af6a:	fb2c 0003 	smlad	r0, ip, r3, r0
 800af6e:	fb2c 8a07 	smlad	sl, ip, r7, r8
 800af72:	68ab      	ldr	r3, [r5, #8]
 800af74:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800af78:	ea4f 2133 	mov.w	r1, r3, ror #8
 800af7c:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800af80:	ea4f 2e38 	mov.w	lr, r8, ror #8
 800af84:	fa2f f181 	sxtb16	r1, r1
 800af88:	fa2f f98e 	sxtb16	r9, lr
 800af8c:	fa2f f383 	sxtb16	r3, r3
 800af90:	fa2f fe88 	sxtb16	lr, r8
 800af94:	fb2c 0303 	smlad	r3, ip, r3, r0
 800af98:	fb2c ac0e 	smlad	ip, ip, lr, sl
 800af9c:	6957      	ldr	r7, [r2, #20]
 800af9e:	fb27 3301 	smlad	r3, r7, r1, r3
 800afa2:	fb27 ce09 	smlad	lr, r7, r9, ip
 800afa6:	68e8      	ldr	r0, [r5, #12]
 800afa8:	3410      	adds	r4, #16
 800afaa:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800afae:	3510      	adds	r5, #16
 800afb0:	ea4f 2130 	mov.w	r1, r0, ror #8
 800afb4:	6997      	ldr	r7, [r2, #24]
 800afb6:	fa2f f881 	sxtb16	r8, r1
 800afba:	fa2f f180 	sxtb16	r1, r0
 800afbe:	ea4f 203c 	mov.w	r0, ip, ror #8
 800afc2:	fa2f fc8c 	sxtb16	ip, ip
 800afc6:	fa2f f080 	sxtb16	r0, r0
 800afca:	fb27 3101 	smlad	r1, r7, r1, r3
 800afce:	fb27 e70c 	smlad	r7, r7, ip, lr
 800afd2:	69d3      	ldr	r3, [r2, #28]
 800afd4:	3220      	adds	r2, #32
 800afd6:	fb23 1108 	smlad	r1, r3, r8, r1
 800afda:	fb23 7300 	smlad	r3, r3, r0, r7
 800afde:	42b5      	cmp	r5, r6
 800afe0:	d191      	bne.n	800af06 <st_sssa8_fully_connected+0xca>
 800afe2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800afe4:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 800afe8:	4493      	add	fp, r2
 800afea:	4691      	mov	r9, r2
 800afec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800afee:	4591      	cmp	r9, r2
 800aff0:	f280 81e3 	bge.w	800b3ba <st_sssa8_fully_connected+0x57e>
 800aff4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aff6:	4657      	mov	r7, sl
 800aff8:	46d8      	mov	r8, fp
 800affa:	eba2 0209 	sub.w	r2, r2, r9
 800affe:	0892      	lsrs	r2, r2, #2
 800b000:	920c      	str	r2, [sp, #48]	; 0x30
 800b002:	3201      	adds	r2, #1
 800b004:	0090      	lsls	r0, r2, #2
 800b006:	920b      	str	r2, [sp, #44]	; 0x2c
 800b008:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 800b00c:	900a      	str	r0, [sp, #40]	; 0x28
 800b00e:	f856 eb04 	ldr.w	lr, [r6], #4
 800b012:	f858 0b04 	ldr.w	r0, [r8], #4
 800b016:	ea4f 2c3e 	mov.w	ip, lr, ror #8
 800b01a:	683a      	ldr	r2, [r7, #0]
 800b01c:	ea4f 2530 	mov.w	r5, r0, ror #8
 800b020:	fa2f fc8c 	sxtb16	ip, ip
 800b024:	fa2f fe8e 	sxtb16	lr, lr
 800b028:	fa2f f585 	sxtb16	r5, r5
 800b02c:	fa2f f080 	sxtb16	r0, r0
 800b030:	fb22 110e 	smlad	r1, r2, lr, r1
 800b034:	fb22 3300 	smlad	r3, r2, r0, r3
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	3708      	adds	r7, #8
 800b03c:	fb22 110c 	smlad	r1, r2, ip, r1
 800b040:	fb22 3305 	smlad	r3, r2, r5, r3
 800b044:	42a6      	cmp	r6, r4
 800b046:	d1e2      	bne.n	800b00e <st_sssa8_fully_connected+0x1d2>
 800b048:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b04a:	f109 0904 	add.w	r9, r9, #4
 800b04e:	eb0a 0ac2 	add.w	sl, sl, r2, lsl #3
 800b052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b054:	4493      	add	fp, r2
 800b056:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b058:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800b05c:	9d03      	ldr	r5, [sp, #12]
 800b05e:	454d      	cmp	r5, r9
 800b060:	dd37      	ble.n	800b0d2 <st_sssa8_fully_connected+0x296>
 800b062:	f9ba 2000 	ldrsh.w	r2, [sl]
 800b066:	f994 0000 	ldrsb.w	r0, [r4]
 800b06a:	fb12 1100 	smlabb	r1, r2, r0, r1
 800b06e:	f99b 0000 	ldrsb.w	r0, [fp]
 800b072:	fb12 3300 	smlabb	r3, r2, r0, r3
 800b076:	f109 0201 	add.w	r2, r9, #1
 800b07a:	42aa      	cmp	r2, r5
 800b07c:	da25      	bge.n	800b0ca <st_sssa8_fully_connected+0x28e>
 800b07e:	f9ba 2002 	ldrsh.w	r2, [sl, #2]
 800b082:	f994 0001 	ldrsb.w	r0, [r4, #1]
 800b086:	fb12 1100 	smlabb	r1, r2, r0, r1
 800b08a:	f99b 0001 	ldrsb.w	r0, [fp, #1]
 800b08e:	fb12 3300 	smlabb	r3, r2, r0, r3
 800b092:	f109 0202 	add.w	r2, r9, #2
 800b096:	42aa      	cmp	r2, r5
 800b098:	da17      	bge.n	800b0ca <st_sssa8_fully_connected+0x28e>
 800b09a:	f9ba 2004 	ldrsh.w	r2, [sl, #4]
 800b09e:	f994 0002 	ldrsb.w	r0, [r4, #2]
 800b0a2:	fb12 1100 	smlabb	r1, r2, r0, r1
 800b0a6:	f99b 0002 	ldrsb.w	r0, [fp, #2]
 800b0aa:	fb12 3300 	smlabb	r3, r2, r0, r3
 800b0ae:	f109 0203 	add.w	r2, r9, #3
 800b0b2:	4295      	cmp	r5, r2
 800b0b4:	dd09      	ble.n	800b0ca <st_sssa8_fully_connected+0x28e>
 800b0b6:	f9ba 2006 	ldrsh.w	r2, [sl, #6]
 800b0ba:	f99b 0003 	ldrsb.w	r0, [fp, #3]
 800b0be:	fb12 3300 	smlabb	r3, r2, r0, r3
 800b0c2:	f994 0003 	ldrsb.w	r0, [r4, #3]
 800b0c6:	fb12 1100 	smlabb	r1, r2, r0, r1
 800b0ca:	9a03      	ldr	r2, [sp, #12]
 800b0cc:	eba2 0909 	sub.w	r9, r2, r9
 800b0d0:	444c      	add	r4, r9
 800b0d2:	9a04      	ldr	r2, [sp, #16]
 800b0d4:	2a15      	cmp	r2, #21
 800b0d6:	f340 8140 	ble.w	800b35a <st_sssa8_fully_connected+0x51e>
 800b0da:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800b0dc:	9a07      	ldr	r2, [sp, #28]
 800b0de:	9812      	ldr	r0, [sp, #72]	; 0x48
 800b0e0:	fb51 0102 	smmla	r1, r1, r2, r0
 800b0e4:	fb53 0302 	smmla	r3, r3, r2, r0
 800b0e8:	4129      	asrs	r1, r5
 800b0ea:	9a08      	ldr	r2, [sp, #32]
 800b0ec:	4411      	add	r1, r2
 800b0ee:	f301 0107 	ssat	r1, #8, r1
 800b0f2:	9806      	ldr	r0, [sp, #24]
 800b0f4:	412b      	asrs	r3, r5
 800b0f6:	f800 1c02 	strb.w	r1, [r0, #-2]
 800b0fa:	4413      	add	r3, r2
 800b0fc:	f303 0307 	ssat	r3, #8, r3
 800b100:	f800 3c01 	strb.w	r3, [r0, #-1]
 800b104:	9a03      	ldr	r2, [sp, #12]
 800b106:	9b05      	ldr	r3, [sp, #20]
 800b108:	18a5      	adds	r5, r4, r2
 800b10a:	9a06      	ldr	r2, [sp, #24]
 800b10c:	3308      	adds	r3, #8
 800b10e:	3202      	adds	r2, #2
 800b110:	9305      	str	r3, [sp, #20]
 800b112:	9206      	str	r2, [sp, #24]
 800b114:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b116:	4293      	cmp	r3, r2
 800b118:	f47f aee8 	bne.w	800aeec <st_sssa8_fully_connected+0xb0>
 800b11c:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b11e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b120:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800b124:	9225      	str	r2, [sp, #148]	; 0x94
 800b126:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b128:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b12c:	9324      	str	r3, [sp, #144]	; 0x90
 800b12e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b130:	07db      	lsls	r3, r3, #31
 800b132:	d54a      	bpl.n	800b1ca <st_sssa8_fully_connected+0x38e>
 800b134:	9a03      	ldr	r2, [sp, #12]
 800b136:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800b138:	0897      	lsrs	r7, r2, #2
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f000 8175 	beq.w	800b42a <st_sssa8_fully_connected+0x5ee>
 800b140:	eb05 0687 	add.w	r6, r5, r7, lsl #2
 800b144:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b146:	f855 2b04 	ldr.w	r2, [r5], #4
 800b14a:	6801      	ldr	r1, [r0, #0]
 800b14c:	fa2f f482 	sxtb16	r4, r2
 800b150:	ea4f 2232 	mov.w	r2, r2, ror #8
 800b154:	fa2f f282 	sxtb16	r2, r2
 800b158:	fb21 3304 	smlad	r3, r1, r4, r3
 800b15c:	6841      	ldr	r1, [r0, #4]
 800b15e:	3008      	adds	r0, #8
 800b160:	fb21 3302 	smlad	r3, r1, r2, r3
 800b164:	42b5      	cmp	r5, r6
 800b166:	d1ee      	bne.n	800b146 <st_sssa8_fully_connected+0x30a>
 800b168:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b16a:	eb02 02c7 	add.w	r2, r2, r7, lsl #3
 800b16e:	9226      	str	r2, [sp, #152]	; 0x98
 800b170:	9a03      	ldr	r2, [sp, #12]
 800b172:	f012 0203 	ands.w	r2, r2, #3
 800b176:	d016      	beq.n	800b1a6 <st_sssa8_fully_connected+0x36a>
 800b178:	3a01      	subs	r2, #1
 800b17a:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b17c:	f996 1000 	ldrsb.w	r1, [r6]
 800b180:	8800      	ldrh	r0, [r0, #0]
 800b182:	b292      	uxth	r2, r2
 800b184:	fb10 3301 	smlabb	r3, r0, r1, r3
 800b188:	b16a      	cbz	r2, 800b1a6 <st_sssa8_fully_connected+0x36a>
 800b18a:	9826      	ldr	r0, [sp, #152]	; 0x98
 800b18c:	2a01      	cmp	r2, #1
 800b18e:	f996 1001 	ldrsb.w	r1, [r6, #1]
 800b192:	8840      	ldrh	r0, [r0, #2]
 800b194:	fb10 3301 	smlabb	r3, r0, r1, r3
 800b198:	d005      	beq.n	800b1a6 <st_sssa8_fully_connected+0x36a>
 800b19a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800b19c:	f996 2002 	ldrsb.w	r2, [r6, #2]
 800b1a0:	8889      	ldrh	r1, [r1, #4]
 800b1a2:	fb11 3302 	smlabb	r3, r1, r2, r3
 800b1a6:	9a04      	ldr	r2, [sp, #16]
 800b1a8:	2a15      	cmp	r2, #21
 800b1aa:	f340 811c 	ble.w	800b3e6 <st_sssa8_fully_connected+0x5aa>
 800b1ae:	1e91      	subs	r1, r2, #2
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	408a      	lsls	r2, r1
 800b1b4:	9907      	ldr	r1, [sp, #28]
 800b1b6:	fb53 2301 	smmla	r3, r3, r1, r2
 800b1ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b1bc:	4113      	asrs	r3, r2
 800b1be:	9a08      	ldr	r2, [sp, #32]
 800b1c0:	4413      	add	r3, r2
 800b1c2:	f303 0307 	ssat	r3, #8, r3
 800b1c6:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b1c8:	7013      	strb	r3, [r2, #0]
 800b1ca:	2000      	movs	r0, #0
 800b1cc:	b017      	add	sp, #92	; 0x5c
 800b1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d2:	9308      	str	r3, [sp, #32]
 800b1d4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	f47f ae52 	bne.w	800ae80 <st_sssa8_fully_connected+0x44>
 800b1dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b1de:	4270      	negs	r0, r6
 800b1e0:	eac0 4000 	pkhbt	r0, r0, r0, lsl #16
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d0f0      	beq.n	800b1ca <st_sssa8_fully_connected+0x38e>
 800b1e8:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	9903      	ldr	r1, [sp, #12]
 800b1ee:	b236      	sxth	r6, r6
 800b1f0:	18d3      	adds	r3, r2, r3
 800b1f2:	9c04      	ldr	r4, [sp, #16]
 800b1f4:	f1a1 0810 	sub.w	r8, r1, #16
 800b1f8:	f102 0e01 	add.w	lr, r2, #1
 800b1fc:	9305      	str	r3, [sp, #20]
 800b1fe:	2201      	movs	r2, #1
 800b200:	f028 080f 	bic.w	r8, r8, #15
 800b204:	1ea3      	subs	r3, r4, #2
 800b206:	468c      	mov	ip, r1
 800b208:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
 800b20c:	fa02 f303 	lsl.w	r3, r2, r3
 800b210:	f108 0810 	add.w	r8, r8, #16
 800b214:	f1bc 0f0f 	cmp.w	ip, #15
 800b218:	f8cd b00c 	str.w	fp, [sp, #12]
 800b21c:	9309      	str	r3, [sp, #36]	; 0x24
 800b21e:	eb0b 0308 	add.w	r3, fp, r8
 800b222:	9306      	str	r3, [sp, #24]
 800b224:	eba2 0304 	sub.w	r3, r2, r4
 800b228:	930a      	str	r3, [sp, #40]	; 0x28
 800b22a:	f859 3b04 	ldr.w	r3, [r9], #4
 800b22e:	dd7e      	ble.n	800b32e <st_sssa8_fully_connected+0x4f2>
 800b230:	eb05 0708 	add.w	r7, r5, r8
 800b234:	462a      	mov	r2, r5
 800b236:	9d03      	ldr	r5, [sp, #12]
 800b238:	6811      	ldr	r1, [r2, #0]
 800b23a:	682c      	ldr	r4, [r5, #0]
 800b23c:	fa2f fb81 	sxtb16	fp, r1
 800b240:	ea4f 2a34 	mov.w	sl, r4, ror #8
 800b244:	ea4f 2131 	mov.w	r1, r1, ror #8
 800b248:	fa20 fa8a 	sxtab16	sl, r0, sl
 800b24c:	fa2f f181 	sxtb16	r1, r1
 800b250:	fa20 f484 	sxtab16	r4, r0, r4
 800b254:	fb24 340b 	smlad	r4, r4, fp, r3
 800b258:	fb2a 4b01 	smlad	fp, sl, r1, r4
 800b25c:	6851      	ldr	r1, [r2, #4]
 800b25e:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800b262:	fa2f f481 	sxtb16	r4, r1
 800b266:	ea4f 233a 	mov.w	r3, sl, ror #8
 800b26a:	ea4f 2131 	mov.w	r1, r1, ror #8
 800b26e:	fa20 f383 	sxtab16	r3, r0, r3
 800b272:	fa2f f181 	sxtb16	r1, r1
 800b276:	fa20 fa8a 	sxtab16	sl, r0, sl
 800b27a:	fb2a ba04 	smlad	sl, sl, r4, fp
 800b27e:	fb23 a401 	smlad	r4, r3, r1, sl
 800b282:	6891      	ldr	r1, [r2, #8]
 800b284:	68ab      	ldr	r3, [r5, #8]
 800b286:	fa2f fb81 	sxtb16	fp, r1
 800b28a:	ea4f 2a33 	mov.w	sl, r3, ror #8
 800b28e:	ea4f 2131 	mov.w	r1, r1, ror #8
 800b292:	fa20 fa8a 	sxtab16	sl, r0, sl
 800b296:	fa2f f181 	sxtb16	r1, r1
 800b29a:	fa20 f383 	sxtab16	r3, r0, r3
 800b29e:	fb23 430b 	smlad	r3, r3, fp, r4
 800b2a2:	fb2a 3301 	smlad	r3, sl, r1, r3
 800b2a6:	f8d2 a00c 	ldr.w	sl, [r2, #12]
 800b2aa:	3510      	adds	r5, #16
 800b2ac:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800b2b0:	3210      	adds	r2, #16
 800b2b2:	ea4f 2b3a 	mov.w	fp, sl, ror #8
 800b2b6:	ea4f 2431 	mov.w	r4, r1, ror #8
 800b2ba:	fa2f fa8a 	sxtb16	sl, sl
 800b2be:	fa2f fb8b 	sxtb16	fp, fp
 800b2c2:	fa20 f181 	sxtab16	r1, r0, r1
 800b2c6:	fa20 f484 	sxtab16	r4, r0, r4
 800b2ca:	fb21 330a 	smlad	r3, r1, sl, r3
 800b2ce:	fb24 330b 	smlad	r3, r4, fp, r3
 800b2d2:	4297      	cmp	r7, r2
 800b2d4:	d1b0      	bne.n	800b238 <st_sssa8_fully_connected+0x3fc>
 800b2d6:	4645      	mov	r5, r8
 800b2d8:	9f06      	ldr	r7, [sp, #24]
 800b2da:	45ac      	cmp	ip, r5
 800b2dc:	dd2c      	ble.n	800b338 <st_sssa8_fully_connected+0x4fc>
 800b2de:	ebac 0505 	sub.w	r5, ip, r5
 800b2e2:	4415      	add	r5, r2
 800b2e4:	4611      	mov	r1, r2
 800b2e6:	f917 4b01 	ldrsb.w	r4, [r7], #1
 800b2ea:	3201      	adds	r2, #1
 800b2ec:	7809      	ldrb	r1, [r1, #0]
 800b2ee:	1ba4      	subs	r4, r4, r6
 800b2f0:	42aa      	cmp	r2, r5
 800b2f2:	b249      	sxtb	r1, r1
 800b2f4:	fb14 3301 	smlabb	r3, r4, r1, r3
 800b2f8:	d1f4      	bne.n	800b2e4 <st_sssa8_fully_connected+0x4a8>
 800b2fa:	9a04      	ldr	r2, [sp, #16]
 800b2fc:	2a15      	cmp	r2, #21
 800b2fe:	dd1f      	ble.n	800b340 <st_sssa8_fully_connected+0x504>
 800b300:	9a07      	ldr	r2, [sp, #28]
 800b302:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b304:	fb53 1302 	smmla	r3, r3, r2, r1
 800b308:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b30a:	4113      	asrs	r3, r2
 800b30c:	9a08      	ldr	r2, [sp, #32]
 800b30e:	4413      	add	r3, r2
 800b310:	f303 0307 	ssat	r3, #8, r3
 800b314:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800b318:	f10e 0e01 	add.w	lr, lr, #1
 800b31c:	9b05      	ldr	r3, [sp, #20]
 800b31e:	459e      	cmp	lr, r3
 800b320:	f43f af53 	beq.w	800b1ca <st_sssa8_fully_connected+0x38e>
 800b324:	f1bc 0f0f 	cmp.w	ip, #15
 800b328:	f859 3b04 	ldr.w	r3, [r9], #4
 800b32c:	dc80      	bgt.n	800b230 <st_sssa8_fully_connected+0x3f4>
 800b32e:	462a      	mov	r2, r5
 800b330:	2500      	movs	r5, #0
 800b332:	9f03      	ldr	r7, [sp, #12]
 800b334:	45ac      	cmp	ip, r5
 800b336:	dcd2      	bgt.n	800b2de <st_sssa8_fully_connected+0x4a2>
 800b338:	4615      	mov	r5, r2
 800b33a:	9a04      	ldr	r2, [sp, #16]
 800b33c:	2a15      	cmp	r2, #21
 800b33e:	dcdf      	bgt.n	800b300 <st_sssa8_fully_connected+0x4c4>
 800b340:	2a00      	cmp	r2, #0
 800b342:	dd42      	ble.n	800b3ca <st_sssa8_fully_connected+0x58e>
 800b344:	005b      	lsls	r3, r3, #1
 800b346:	e9dd 1407 	ldrd	r1, r4, [sp, #28]
 800b34a:	fb53 4301 	smmla	r3, r3, r1, r4
 800b34e:	4113      	asrs	r3, r2
 800b350:	f303 0307 	ssat	r3, #8, r3
 800b354:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800b358:	e7de      	b.n	800b318 <st_sssa8_fully_connected+0x4dc>
 800b35a:	2a00      	cmp	r2, #0
 800b35c:	dd13      	ble.n	800b386 <st_sssa8_fully_connected+0x54a>
 800b35e:	0049      	lsls	r1, r1, #1
 800b360:	005b      	lsls	r3, r3, #1
 800b362:	e9dd 0507 	ldrd	r0, r5, [sp, #28]
 800b366:	fb51 5100 	smmla	r1, r1, r0, r5
 800b36a:	fb53 5300 	smmla	r3, r3, r0, r5
 800b36e:	4111      	asrs	r1, r2
 800b370:	f301 0107 	ssat	r1, #8, r1
 800b374:	9806      	ldr	r0, [sp, #24]
 800b376:	4113      	asrs	r3, r2
 800b378:	f800 1c02 	strb.w	r1, [r0, #-2]
 800b37c:	f303 0307 	ssat	r3, #8, r3
 800b380:	f800 3c01 	strb.w	r3, [r0, #-1]
 800b384:	e6be      	b.n	800b104 <st_sssa8_fully_connected+0x2c8>
 800b386:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b388:	fa01 f200 	lsl.w	r2, r1, r0
 800b38c:	f302 021f 	ssat	r2, #32, r2
 800b390:	9907      	ldr	r1, [sp, #28]
 800b392:	fb52 f211 	smmulr	r2, r2, r1
 800b396:	4083      	lsls	r3, r0
 800b398:	f303 031f 	ssat	r3, #32, r3
 800b39c:	fb53 f311 	smmulr	r3, r3, r1
 800b3a0:	9908      	ldr	r1, [sp, #32]
 800b3a2:	440a      	add	r2, r1
 800b3a4:	f302 0207 	ssat	r2, #8, r2
 800b3a8:	9806      	ldr	r0, [sp, #24]
 800b3aa:	440b      	add	r3, r1
 800b3ac:	f800 2c02 	strb.w	r2, [r0, #-2]
 800b3b0:	f303 0307 	ssat	r3, #8, r3
 800b3b4:	f800 3c01 	strb.w	r3, [r0, #-1]
 800b3b8:	e6a4      	b.n	800b104 <st_sssa8_fully_connected+0x2c8>
 800b3ba:	4634      	mov	r4, r6
 800b3bc:	e64e      	b.n	800b05c <st_sssa8_fully_connected+0x220>
 800b3be:	462e      	mov	r6, r5
 800b3c0:	f8dd a098 	ldr.w	sl, [sp, #152]	; 0x98
 800b3c4:	f04f 0900 	mov.w	r9, #0
 800b3c8:	e610      	b.n	800afec <st_sssa8_fully_connected+0x1b0>
 800b3ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3cc:	4093      	lsls	r3, r2
 800b3ce:	f303 031f 	ssat	r3, #32, r3
 800b3d2:	9a07      	ldr	r2, [sp, #28]
 800b3d4:	fb53 f312 	smmulr	r3, r3, r2
 800b3d8:	9a08      	ldr	r2, [sp, #32]
 800b3da:	4413      	add	r3, r2
 800b3dc:	f303 0307 	ssat	r3, #8, r3
 800b3e0:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800b3e4:	e798      	b.n	800b318 <st_sssa8_fully_connected+0x4dc>
 800b3e6:	2a00      	cmp	r2, #0
 800b3e8:	dd0d      	ble.n	800b406 <st_sssa8_fully_connected+0x5ca>
 800b3ea:	005b      	lsls	r3, r3, #1
 800b3ec:	e9dd 1007 	ldrd	r1, r0, [sp, #28]
 800b3f0:	fb53 0301 	smmla	r3, r3, r1, r0
 800b3f4:	4113      	asrs	r3, r2
 800b3f6:	f303 0307 	ssat	r3, #8, r3
 800b3fa:	2000      	movs	r0, #0
 800b3fc:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b3fe:	7013      	strb	r3, [r2, #0]
 800b400:	b017      	add	sp, #92	; 0x5c
 800b402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b406:	f1c2 0201 	rsb	r2, r2, #1
 800b40a:	4093      	lsls	r3, r2
 800b40c:	f303 031f 	ssat	r3, #32, r3
 800b410:	9a07      	ldr	r2, [sp, #28]
 800b412:	fb53 f312 	smmulr	r3, r3, r2
 800b416:	9a08      	ldr	r2, [sp, #32]
 800b418:	441a      	add	r2, r3
 800b41a:	f302 0307 	ssat	r3, #8, r2
 800b41e:	2000      	movs	r0, #0
 800b420:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b422:	7013      	strb	r3, [r2, #0]
 800b424:	b017      	add	sp, #92	; 0x5c
 800b426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b42a:	462e      	mov	r6, r5
 800b42c:	e6a0      	b.n	800b170 <st_sssa8_fully_connected+0x334>
 800b42e:	bf00      	nop

0800b430 <ai_padding_opt_init>:
 800b430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b434:	2700      	movs	r7, #0
 800b436:	9c07      	ldr	r4, [sp, #28]
 800b438:	e9c0 7700 	strd	r7, r7, [r0]
 800b43c:	6087      	str	r7, [r0, #8]
 800b43e:	46b9      	mov	r9, r7
 800b440:	690d      	ldr	r5, [r1, #16]
 800b442:	f1c5 0c00 	rsb	ip, r5, #0
 800b446:	689d      	ldr	r5, [r3, #8]
 800b448:	42bd      	cmp	r5, r7
 800b44a:	dd1c      	ble.n	800b486 <ai_padding_opt_init+0x56>
 800b44c:	463e      	mov	r6, r7
 800b44e:	46be      	mov	lr, r7
 800b450:	e010      	b.n	800b474 <ai_padding_opt_init+0x44>
 800b452:	6895      	ldr	r5, [r2, #8]
 800b454:	eba5 080c 	sub.w	r8, r5, ip
 800b458:	68a5      	ldr	r5, [r4, #8]
 800b45a:	45a8      	cmp	r8, r5
 800b45c:	da10      	bge.n	800b480 <ai_padding_opt_init+0x50>
 800b45e:	f109 0901 	add.w	r9, r9, #1
 800b462:	f8c0 9008 	str.w	r9, [r0, #8]
 800b466:	688d      	ldr	r5, [r1, #8]
 800b468:	f10e 0e01 	add.w	lr, lr, #1
 800b46c:	44ac      	add	ip, r5
 800b46e:	689d      	ldr	r5, [r3, #8]
 800b470:	4575      	cmp	r5, lr
 800b472:	dd09      	ble.n	800b488 <ai_padding_opt_init+0x58>
 800b474:	f1bc 0f00 	cmp.w	ip, #0
 800b478:	daeb      	bge.n	800b452 <ai_padding_opt_init+0x22>
 800b47a:	3601      	adds	r6, #1
 800b47c:	6006      	str	r6, [r0, #0]
 800b47e:	e7f2      	b.n	800b466 <ai_padding_opt_init+0x36>
 800b480:	3701      	adds	r7, #1
 800b482:	6047      	str	r7, [r0, #4]
 800b484:	e7ef      	b.n	800b466 <ai_padding_opt_init+0x36>
 800b486:	463e      	mov	r6, r7
 800b488:	2500      	movs	r5, #0
 800b48a:	f8c0 9014 	str.w	r9, [r0, #20]
 800b48e:	e9c0 6703 	strd	r6, r7, [r0, #12]
 800b492:	e9c0 5506 	strd	r5, r5, [r0, #24]
 800b496:	6205      	str	r5, [r0, #32]
 800b498:	694e      	ldr	r6, [r1, #20]
 800b49a:	f1c6 0c00 	rsb	ip, r6, #0
 800b49e:	685e      	ldr	r6, [r3, #4]
 800b4a0:	42ae      	cmp	r6, r5
 800b4a2:	dd1c      	ble.n	800b4de <ai_padding_opt_init+0xae>
 800b4a4:	46ae      	mov	lr, r5
 800b4a6:	e00f      	b.n	800b4c8 <ai_padding_opt_init+0x98>
 800b4a8:	6855      	ldr	r5, [r2, #4]
 800b4aa:	6866      	ldr	r6, [r4, #4]
 800b4ac:	eba5 050c 	sub.w	r5, r5, ip
 800b4b0:	42b5      	cmp	r5, r6
 800b4b2:	da10      	bge.n	800b4d6 <ai_padding_opt_init+0xa6>
 800b4b4:	6a05      	ldr	r5, [r0, #32]
 800b4b6:	3501      	adds	r5, #1
 800b4b8:	6205      	str	r5, [r0, #32]
 800b4ba:	68cd      	ldr	r5, [r1, #12]
 800b4bc:	f10e 0e01 	add.w	lr, lr, #1
 800b4c0:	44ac      	add	ip, r5
 800b4c2:	685d      	ldr	r5, [r3, #4]
 800b4c4:	4575      	cmp	r5, lr
 800b4c6:	dd0a      	ble.n	800b4de <ai_padding_opt_init+0xae>
 800b4c8:	f1bc 0f00 	cmp.w	ip, #0
 800b4cc:	daec      	bge.n	800b4a8 <ai_padding_opt_init+0x78>
 800b4ce:	6985      	ldr	r5, [r0, #24]
 800b4d0:	3501      	adds	r5, #1
 800b4d2:	6185      	str	r5, [r0, #24]
 800b4d4:	e7f1      	b.n	800b4ba <ai_padding_opt_init+0x8a>
 800b4d6:	69c5      	ldr	r5, [r0, #28]
 800b4d8:	3501      	adds	r5, #1
 800b4da:	61c5      	str	r5, [r0, #28]
 800b4dc:	e7ed      	b.n	800b4ba <ai_padding_opt_init+0x8a>
 800b4de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4e2:	bf00      	nop

0800b4e4 <ai_padding_opt_phase1>:
 800b4e4:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 800b4e8:	b923      	cbnz	r3, 800b4f4 <ai_padding_opt_phase1+0x10>
 800b4ea:	b17a      	cbz	r2, 800b50c <ai_padding_opt_phase1+0x28>
 800b4ec:	3a01      	subs	r2, #1
 800b4ee:	8483      	strh	r3, [r0, #36]	; 0x24
 800b4f0:	61c2      	str	r2, [r0, #28]
 800b4f2:	e004      	b.n	800b4fe <ai_padding_opt_phase1+0x1a>
 800b4f4:	b152      	cbz	r2, 800b50c <ai_padding_opt_phase1+0x28>
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	3b01      	subs	r3, #1
 800b4fa:	8482      	strh	r2, [r0, #36]	; 0x24
 800b4fc:	6183      	str	r3, [r0, #24]
 800b4fe:	68c3      	ldr	r3, [r0, #12]
 800b500:	e9d0 1204 	ldrd	r1, r2, [r0, #16]
 800b504:	6003      	str	r3, [r0, #0]
 800b506:	e9c0 1201 	strd	r1, r2, [r0, #4]
 800b50a:	4770      	bx	lr
 800b50c:	6a03      	ldr	r3, [r0, #32]
 800b50e:	2201      	movs	r2, #1
 800b510:	3b01      	subs	r3, #1
 800b512:	8482      	strh	r2, [r0, #36]	; 0x24
 800b514:	6203      	str	r3, [r0, #32]
 800b516:	e7f2      	b.n	800b4fe <ai_padding_opt_phase1+0x1a>

0800b518 <st_uint8_fill>:
 800b518:	078b      	lsls	r3, r1, #30
 800b51a:	468c      	mov	ip, r1
 800b51c:	d00a      	beq.n	800b534 <st_uint8_fill+0x1c>
 800b51e:	b912      	cbnz	r2, 800b526 <st_uint8_fill+0xe>
 800b520:	e04d      	b.n	800b5be <st_uint8_fill+0xa6>
 800b522:	2a00      	cmp	r2, #0
 800b524:	d04c      	beq.n	800b5c0 <st_uint8_fill+0xa8>
 800b526:	f80c 0b01 	strb.w	r0, [ip], #1
 800b52a:	f01c 0f03 	tst.w	ip, #3
 800b52e:	f102 32ff 	add.w	r2, r2, #4294967295
 800b532:	d1f6      	bne.n	800b522 <st_uint8_fill+0xa>
 800b534:	b510      	push	{r4, lr}
 800b536:	0404      	lsls	r4, r0, #16
 800b538:	0911      	lsrs	r1, r2, #4
 800b53a:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
 800b53e:	ea44 0400 	orr.w	r4, r4, r0
 800b542:	ea44 6400 	orr.w	r4, r4, r0, lsl #24
 800b546:	d03d      	beq.n	800b5c4 <st_uint8_fill+0xac>
 800b548:	1e4b      	subs	r3, r1, #1
 800b54a:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 800b54e:	2b04      	cmp	r3, #4
 800b550:	f10c 0310 	add.w	r3, ip, #16
 800b554:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 800b558:	d922      	bls.n	800b5a0 <st_uint8_fill+0x88>
 800b55a:	f01c 0f07 	tst.w	ip, #7
 800b55e:	d11f      	bne.n	800b5a0 <st_uint8_fill+0x88>
 800b560:	e943 4404 	strd	r4, r4, [r3, #-16]
 800b564:	e943 4402 	strd	r4, r4, [r3, #-8]
 800b568:	3310      	adds	r3, #16
 800b56a:	428b      	cmp	r3, r1
 800b56c:	d1f8      	bne.n	800b560 <st_uint8_fill+0x48>
 800b56e:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800b572:	44f4      	add	ip, lr
 800b574:	f002 0203 	and.w	r2, r2, #3
 800b578:	b15b      	cbz	r3, 800b592 <st_uint8_fill+0x7a>
 800b57a:	1e59      	subs	r1, r3, #1
 800b57c:	f8cc 4000 	str.w	r4, [ip]
 800b580:	d005      	beq.n	800b58e <st_uint8_fill+0x76>
 800b582:	2901      	cmp	r1, #1
 800b584:	f8cc 4004 	str.w	r4, [ip, #4]
 800b588:	bf18      	it	ne
 800b58a:	f8cc 4008 	strne.w	r4, [ip, #8]
 800b58e:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 800b592:	b1b2      	cbz	r2, 800b5c2 <st_uint8_fill+0xaa>
 800b594:	4601      	mov	r1, r0
 800b596:	4660      	mov	r0, ip
 800b598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b59c:	f002 bd88 	b.w	800e0b0 <memset>
 800b5a0:	e943 4404 	strd	r4, r4, [r3, #-16]
 800b5a4:	e943 4402 	strd	r4, r4, [r3, #-8]
 800b5a8:	3310      	adds	r3, #16
 800b5aa:	428b      	cmp	r3, r1
 800b5ac:	d0df      	beq.n	800b56e <st_uint8_fill+0x56>
 800b5ae:	e943 4404 	strd	r4, r4, [r3, #-16]
 800b5b2:	e943 4402 	strd	r4, r4, [r3, #-8]
 800b5b6:	3310      	adds	r3, #16
 800b5b8:	428b      	cmp	r3, r1
 800b5ba:	d1f1      	bne.n	800b5a0 <st_uint8_fill+0x88>
 800b5bc:	e7d7      	b.n	800b56e <st_uint8_fill+0x56>
 800b5be:	4770      	bx	lr
 800b5c0:	4770      	bx	lr
 800b5c2:	bd10      	pop	{r4, pc}
 800b5c4:	0893      	lsrs	r3, r2, #2
 800b5c6:	f002 0203 	and.w	r2, r2, #3
 800b5ca:	e7d5      	b.n	800b578 <st_uint8_fill+0x60>

0800b5cc <st_int8_to16_no_shift>:
 800b5cc:	b570      	push	{r4, r5, r6, lr}
 800b5ce:	f1b2 0410 	subs.w	r4, r2, #16
 800b5d2:	f04f 0e00 	mov.w	lr, #0
 800b5d6:	d438      	bmi.n	800b64a <st_int8_to16_no_shift+0x7e>
 800b5d8:	f8d0 c000 	ldr.w	ip, [r0]
 800b5dc:	6843      	ldr	r3, [r0, #4]
 800b5de:	fa2f f59c 	sxtb16	r5, ip, ror #8
 800b5e2:	fa2f fc8c 	sxtb16	ip, ip
 800b5e6:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 800b5ea:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 800b5ee:	fa2f f593 	sxtb16	r5, r3, ror #8
 800b5f2:	3010      	adds	r0, #16
 800b5f4:	604e      	str	r6, [r1, #4]
 800b5f6:	f8c1 c000 	str.w	ip, [r1]
 800b5fa:	fa2f f383 	sxtb16	r3, r3
 800b5fe:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 800b602:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800b606:	60ce      	str	r6, [r1, #12]
 800b608:	608b      	str	r3, [r1, #8]
 800b60a:	f850 cc08 	ldr.w	ip, [r0, #-8]
 800b60e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800b612:	fa2f f59c 	sxtb16	r5, ip, ror #8
 800b616:	fa2f fc8c 	sxtb16	ip, ip
 800b61a:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 800b61e:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 800b622:	fa2f f593 	sxtb16	r5, r3, ror #8
 800b626:	f10e 0e10 	add.w	lr, lr, #16
 800b62a:	f8c1 c010 	str.w	ip, [r1, #16]
 800b62e:	614e      	str	r6, [r1, #20]
 800b630:	3120      	adds	r1, #32
 800b632:	45a6      	cmp	lr, r4
 800b634:	fa2f f383 	sxtb16	r3, r3
 800b638:	eac5 4c23 	pkhtb	ip, r5, r3, asr #16
 800b63c:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800b640:	f841 cc04 	str.w	ip, [r1, #-4]
 800b644:	f841 3c08 	str.w	r3, [r1, #-8]
 800b648:	ddc6      	ble.n	800b5d8 <st_int8_to16_no_shift+0xc>
 800b64a:	1f16      	subs	r6, r2, #4
 800b64c:	4576      	cmp	r6, lr
 800b64e:	db12      	blt.n	800b676 <st_int8_to16_no_shift+0xaa>
 800b650:	f850 3b04 	ldr.w	r3, [r0], #4
 800b654:	fa2f f493 	sxtb16	r4, r3, ror #8
 800b658:	f10e 0e04 	add.w	lr, lr, #4
 800b65c:	3108      	adds	r1, #8
 800b65e:	fa2f f383 	sxtb16	r3, r3
 800b662:	45b6      	cmp	lr, r6
 800b664:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 800b668:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 800b66c:	f841 5c04 	str.w	r5, [r1, #-4]
 800b670:	f841 3c08 	str.w	r3, [r1, #-8]
 800b674:	ddec      	ble.n	800b650 <st_int8_to16_no_shift+0x84>
 800b676:	4572      	cmp	r2, lr
 800b678:	dd08      	ble.n	800b68c <st_int8_to16_no_shift+0xc0>
 800b67a:	eba2 020e 	sub.w	r2, r2, lr
 800b67e:	4402      	add	r2, r0
 800b680:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800b684:	4290      	cmp	r0, r2
 800b686:	f821 3b02 	strh.w	r3, [r1], #2
 800b68a:	d1f9      	bne.n	800b680 <st_int8_to16_no_shift+0xb4>
 800b68c:	bd70      	pop	{r4, r5, r6, pc}
 800b68e:	bf00      	nop

0800b690 <st_int8_to16_dual>:
 800b690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b694:	4698      	mov	r8, r3
 800b696:	085b      	lsrs	r3, r3, #1
 800b698:	eb00 0c02 	add.w	ip, r0, r2
 800b69c:	f000 80b9 	beq.w	800b812 <st_int8_to16_dual+0x182>
 800b6a0:	f1a2 0710 	sub.w	r7, r2, #16
 800b6a4:	1f16      	subs	r6, r2, #4
 800b6a6:	2f00      	cmp	r7, #0
 800b6a8:	f04f 0500 	mov.w	r5, #0
 800b6ac:	db73      	blt.n	800b796 <st_int8_to16_dual+0x106>
 800b6ae:	f8d0 e000 	ldr.w	lr, [r0]
 800b6b2:	f8dc 4000 	ldr.w	r4, [ip]
 800b6b6:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800b6ba:	fa2f fe8e 	sxtb16	lr, lr
 800b6be:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800b6c2:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800b6c6:	fa2f f994 	sxtb16	r9, r4, ror #8
 800b6ca:	f8c1 e000 	str.w	lr, [r1]
 800b6ce:	f8c1 a008 	str.w	sl, [r1, #8]
 800b6d2:	fa2f f484 	sxtb16	r4, r4
 800b6d6:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 800b6da:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 800b6de:	f8c1 e00c 	str.w	lr, [r1, #12]
 800b6e2:	604c      	str	r4, [r1, #4]
 800b6e4:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800b6e8:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800b6ec:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800b6f0:	fa2f fe8e 	sxtb16	lr, lr
 800b6f4:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800b6f8:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800b6fc:	fa2f f994 	sxtb16	r9, r4, ror #8
 800b700:	f8c1 e010 	str.w	lr, [r1, #16]
 800b704:	f8c1 a018 	str.w	sl, [r1, #24]
 800b708:	fa2f f484 	sxtb16	r4, r4
 800b70c:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 800b710:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 800b714:	f8c1 e01c 	str.w	lr, [r1, #28]
 800b718:	614c      	str	r4, [r1, #20]
 800b71a:	f8d0 e008 	ldr.w	lr, [r0, #8]
 800b71e:	f8dc 4008 	ldr.w	r4, [ip, #8]
 800b722:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800b726:	fa2f fe8e 	sxtb16	lr, lr
 800b72a:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800b72e:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800b732:	fa2f f994 	sxtb16	r9, r4, ror #8
 800b736:	3010      	adds	r0, #16
 800b738:	f10c 0c10 	add.w	ip, ip, #16
 800b73c:	f8c1 e020 	str.w	lr, [r1, #32]
 800b740:	f8c1 a028 	str.w	sl, [r1, #40]	; 0x28
 800b744:	fa2f f484 	sxtb16	r4, r4
 800b748:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 800b74c:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 800b750:	f8c1 e02c 	str.w	lr, [r1, #44]	; 0x2c
 800b754:	624c      	str	r4, [r1, #36]	; 0x24
 800b756:	f850 ec04 	ldr.w	lr, [r0, #-4]
 800b75a:	f85c 4c04 	ldr.w	r4, [ip, #-4]
 800b75e:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 800b762:	fa2f fe8e 	sxtb16	lr, lr
 800b766:	eaca 492e 	pkhtb	r9, sl, lr, asr #16
 800b76a:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 800b76e:	fa2f fa94 	sxtb16	sl, r4, ror #8
 800b772:	3510      	adds	r5, #16
 800b774:	f8c1 e030 	str.w	lr, [r1, #48]	; 0x30
 800b778:	f8c1 9038 	str.w	r9, [r1, #56]	; 0x38
 800b77c:	3140      	adds	r1, #64	; 0x40
 800b77e:	42bd      	cmp	r5, r7
 800b780:	fa2f f484 	sxtb16	r4, r4
 800b784:	eaca 4e24 	pkhtb	lr, sl, r4, asr #16
 800b788:	eac4 440a 	pkhbt	r4, r4, sl, lsl #16
 800b78c:	f841 ec04 	str.w	lr, [r1, #-4]
 800b790:	f841 4c0c 	str.w	r4, [r1, #-12]
 800b794:	dd8b      	ble.n	800b6ae <st_int8_to16_dual+0x1e>
 800b796:	42ae      	cmp	r6, r5
 800b798:	db1e      	blt.n	800b7d8 <st_int8_to16_dual+0x148>
 800b79a:	f850 4b04 	ldr.w	r4, [r0], #4
 800b79e:	f85c eb04 	ldr.w	lr, [ip], #4
 800b7a2:	fa2f fa94 	sxtb16	sl, r4, ror #8
 800b7a6:	fa2f f484 	sxtb16	r4, r4
 800b7aa:	eaca 4924 	pkhtb	r9, sl, r4, asr #16
 800b7ae:	eac4 440a 	pkhbt	r4, r4, sl, lsl #16
 800b7b2:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 800b7b6:	3504      	adds	r5, #4
 800b7b8:	600c      	str	r4, [r1, #0]
 800b7ba:	f8c1 9008 	str.w	r9, [r1, #8]
 800b7be:	3110      	adds	r1, #16
 800b7c0:	42b5      	cmp	r5, r6
 800b7c2:	fa2f fe8e 	sxtb16	lr, lr
 800b7c6:	eaca 442e 	pkhtb	r4, sl, lr, asr #16
 800b7ca:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 800b7ce:	f841 4c04 	str.w	r4, [r1, #-4]
 800b7d2:	f841 ec0c 	str.w	lr, [r1, #-12]
 800b7d6:	dde0      	ble.n	800b79a <st_int8_to16_dual+0x10a>
 800b7d8:	42aa      	cmp	r2, r5
 800b7da:	dd40      	ble.n	800b85e <st_int8_to16_dual+0x1ce>
 800b7dc:	1b55      	subs	r5, r2, r5
 800b7de:	1d0c      	adds	r4, r1, #4
 800b7e0:	46e6      	mov	lr, ip
 800b7e2:	eb00 0a05 	add.w	sl, r0, r5
 800b7e6:	f910 9b01 	ldrsb.w	r9, [r0], #1
 800b7ea:	3404      	adds	r4, #4
 800b7ec:	f824 9c08 	strh.w	r9, [r4, #-8]
 800b7f0:	4550      	cmp	r0, sl
 800b7f2:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 800b7f6:	f824 9c06 	strh.w	r9, [r4, #-6]
 800b7fa:	d1f4      	bne.n	800b7e6 <st_int8_to16_dual+0x156>
 800b7fc:	44ac      	add	ip, r5
 800b7fe:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800b802:	3b01      	subs	r3, #1
 800b804:	eb0a 0002 	add.w	r0, sl, r2
 800b808:	4494      	add	ip, r2
 800b80a:	b29b      	uxth	r3, r3
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	f47f af4a 	bne.w	800b6a6 <st_int8_to16_dual+0x16>
 800b812:	f018 0f01 	tst.w	r8, #1
 800b816:	d020      	beq.n	800b85a <st_int8_to16_dual+0x1ca>
 800b818:	1f17      	subs	r7, r2, #4
 800b81a:	f04f 0400 	mov.w	r4, #0
 800b81e:	d411      	bmi.n	800b844 <st_int8_to16_dual+0x1b4>
 800b820:	f850 3b04 	ldr.w	r3, [r0], #4
 800b824:	fa2f f593 	sxtb16	r5, r3, ror #8
 800b828:	3404      	adds	r4, #4
 800b82a:	3108      	adds	r1, #8
 800b82c:	fa2f f383 	sxtb16	r3, r3
 800b830:	42a7      	cmp	r7, r4
 800b832:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 800b836:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800b83a:	f841 6c04 	str.w	r6, [r1, #-4]
 800b83e:	f841 3c08 	str.w	r3, [r1, #-8]
 800b842:	daed      	bge.n	800b820 <st_int8_to16_dual+0x190>
 800b844:	42a2      	cmp	r2, r4
 800b846:	dd08      	ble.n	800b85a <st_int8_to16_dual+0x1ca>
 800b848:	1b13      	subs	r3, r2, r4
 800b84a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800b84e:	f910 2b01 	ldrsb.w	r2, [r0], #1
 800b852:	f821 2b02 	strh.w	r2, [r1], #2
 800b856:	428b      	cmp	r3, r1
 800b858:	d1f9      	bne.n	800b84e <st_int8_to16_dual+0x1be>
 800b85a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b85e:	4682      	mov	sl, r0
 800b860:	e7cf      	b.n	800b802 <st_int8_to16_dual+0x172>
 800b862:	bf00      	nop

0800b864 <st_sssa8_nn_mat_mult_kernel>:
 800b864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b868:	b09f      	sub	sp, #124	; 0x7c
 800b86a:	4680      	mov	r8, r0
 800b86c:	0858      	lsrs	r0, r3, #1
 800b86e:	9e2c      	ldr	r6, [sp, #176]	; 0xb0
 800b870:	f8bd 40a0 	ldrh.w	r4, [sp, #160]	; 0xa0
 800b874:	f9bd 50a4 	ldrsh.w	r5, [sp, #164]	; 0xa4
 800b878:	441e      	add	r6, r3
 800b87a:	931b      	str	r3, [sp, #108]	; 0x6c
 800b87c:	9110      	str	r1, [sp, #64]	; 0x40
 800b87e:	921a      	str	r2, [sp, #104]	; 0x68
 800b880:	9407      	str	r4, [sp, #28]
 800b882:	950f      	str	r5, [sp, #60]	; 0x3c
 800b884:	9619      	str	r6, [sp, #100]	; 0x64
 800b886:	901d      	str	r0, [sp, #116]	; 0x74
 800b888:	f000 820b 	beq.w	800bca2 <st_sssa8_nn_mat_mult_kernel+0x43e>
 800b88c:	460f      	mov	r7, r1
 800b88e:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800b892:	4694      	mov	ip, r2
 800b894:	1e42      	subs	r2, r0, #1
 800b896:	9111      	str	r1, [sp, #68]	; 0x44
 800b898:	2001      	movs	r0, #1
 800b89a:	1ea9      	subs	r1, r5, #2
 800b89c:	f1a4 0310 	sub.w	r3, r4, #16
 800b8a0:	b292      	uxth	r2, r2
 800b8a2:	4088      	lsls	r0, r1
 800b8a4:	091b      	lsrs	r3, r3, #4
 800b8a6:	f10c 0110 	add.w	r1, ip, #16
 800b8aa:	9017      	str	r0, [sp, #92]	; 0x5c
 800b8ac:	4660      	mov	r0, ip
 800b8ae:	3301      	adds	r3, #1
 800b8b0:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800b8b4:	3008      	adds	r0, #8
 800b8b6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800b8b8:	9213      	str	r2, [sp, #76]	; 0x4c
 800b8ba:	4622      	mov	r2, r4
 800b8bc:	9008      	str	r0, [sp, #32]
 800b8be:	eb01 1143 	add.w	r1, r1, r3, lsl #5
 800b8c2:	982c      	ldr	r0, [sp, #176]	; 0xb0
 800b8c4:	3c03      	subs	r4, #3
 800b8c6:	9115      	str	r1, [sp, #84]	; 0x54
 800b8c8:	3002      	adds	r0, #2
 800b8ca:	9412      	str	r4, [sp, #72]	; 0x48
 800b8cc:	9009      	str	r0, [sp, #36]	; 0x24
 800b8ce:	1cb0      	adds	r0, r6, #2
 800b8d0:	900a      	str	r0, [sp, #40]	; 0x28
 800b8d2:	0118      	lsls	r0, r3, #4
 800b8d4:	eb07 1343 	add.w	r3, r7, r3, lsl #5
 800b8d8:	900b      	str	r0, [sp, #44]	; 0x2c
 800b8da:	9314      	str	r3, [sp, #80]	; 0x50
 800b8dc:	1f13      	subs	r3, r2, #4
 800b8de:	9316      	str	r3, [sp, #88]	; 0x58
 800b8e0:	f1c5 0301 	rsb	r3, r5, #1
 800b8e4:	931c      	str	r3, [sp, #112]	; 0x70
 800b8e6:	1e6b      	subs	r3, r5, #1
 800b8e8:	9318      	str	r3, [sp, #96]	; 0x60
 800b8ea:	9b07      	ldr	r3, [sp, #28]
 800b8ec:	9908      	ldr	r1, [sp, #32]
 800b8ee:	eb08 0503 	add.w	r5, r8, r3
 800b8f2:	2b0f      	cmp	r3, #15
 800b8f4:	e951 2a02 	ldrd	r2, sl, [r1, #-8]
 800b8f8:	9503      	str	r5, [sp, #12]
 800b8fa:	f340 82ad 	ble.w	800be58 <st_sssa8_nn_mat_mult_kernel+0x5f4>
 800b8fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b900:	46d6      	mov	lr, sl
 800b902:	4691      	mov	r9, r2
 800b904:	9501      	str	r5, [sp, #4]
 800b906:	4443      	add	r3, r8
 800b908:	e9dd 0410 	ldrd	r0, r4, [sp, #64]	; 0x40
 800b90c:	9302      	str	r3, [sp, #8]
 800b90e:	9000      	str	r0, [sp, #0]
 800b910:	9b00      	ldr	r3, [sp, #0]
 800b912:	f8d4 c000 	ldr.w	ip, [r4]
 800b916:	681f      	ldr	r7, [r3, #0]
 800b918:	f8d8 1000 	ldr.w	r1, [r8]
 800b91c:	fa2f f391 	sxtb16	r3, r1, ror #8
 800b920:	9801      	ldr	r0, [sp, #4]
 800b922:	fa2f f181 	sxtb16	r1, r1
 800b926:	6805      	ldr	r5, [r0, #0]
 800b928:	eac3 4b21 	pkhtb	fp, r3, r1, asr #16
 800b92c:	eac1 4103 	pkhbt	r1, r1, r3, lsl #16
 800b930:	fa2f f695 	sxtb16	r6, r5, ror #8
 800b934:	fa2f f585 	sxtb16	r5, r5
 800b938:	eac6 4325 	pkhtb	r3, r6, r5, asr #16
 800b93c:	eac5 4506 	pkhbt	r5, r5, r6, lsl #16
 800b940:	fb21 2207 	smlad	r2, r1, r7, r2
 800b944:	fb21 910c 	smlad	r1, r1, ip, r9
 800b948:	fb25 a707 	smlad	r7, r5, r7, sl
 800b94c:	fb25 e50c 	smlad	r5, r5, ip, lr
 800b950:	9e00      	ldr	r6, [sp, #0]
 800b952:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800b956:	f8d6 a004 	ldr.w	sl, [r6, #4]
 800b95a:	fb2b 260a 	smlad	r6, fp, sl, r2
 800b95e:	fb2b 1b0e 	smlad	fp, fp, lr, r1
 800b962:	fb23 770a 	smlad	r7, r3, sl, r7
 800b966:	fb23 5e0e 	smlad	lr, r3, lr, r5
 800b96a:	9b00      	ldr	r3, [sp, #0]
 800b96c:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800b970:	f8d3 a008 	ldr.w	sl, [r3, #8]
 800b974:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b978:	fa2f f995 	sxtb16	r9, r5, ror #8
 800b97c:	fa2f f585 	sxtb16	r5, r5
 800b980:	6843      	ldr	r3, [r0, #4]
 800b982:	eac9 4125 	pkhtb	r1, r9, r5, asr #16
 800b986:	eac5 4509 	pkhbt	r5, r5, r9, lsl #16
 800b98a:	fa2f f993 	sxtb16	r9, r3, ror #8
 800b98e:	fa2f f383 	sxtb16	r3, r3
 800b992:	eac9 4223 	pkhtb	r2, r9, r3, asr #16
 800b996:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 800b99a:	fb25 660a 	smlad	r6, r5, sl, r6
 800b99e:	fb25 bb0c 	smlad	fp, r5, ip, fp
 800b9a2:	fb23 7a0a 	smlad	sl, r3, sl, r7
 800b9a6:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800b9aa:	9b00      	ldr	r3, [sp, #0]
 800b9ac:	68e5      	ldr	r5, [r4, #12]
 800b9ae:	68df      	ldr	r7, [r3, #12]
 800b9b0:	fb21 6607 	smlad	r6, r1, r7, r6
 800b9b4:	fb21 b105 	smlad	r1, r1, r5, fp
 800b9b8:	fb22 aa07 	smlad	sl, r2, r7, sl
 800b9bc:	fb22 cc05 	smlad	ip, r2, r5, ip
 800b9c0:	691f      	ldr	r7, [r3, #16]
 800b9c2:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800b9c6:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800b9ca:	fa2f f592 	sxtb16	r5, r2, ror #8
 800b9ce:	fa2f f282 	sxtb16	r2, r2
 800b9d2:	6883      	ldr	r3, [r0, #8]
 800b9d4:	eac5 4922 	pkhtb	r9, r5, r2, asr #16
 800b9d8:	eac2 4205 	pkhbt	r2, r2, r5, lsl #16
 800b9dc:	fa2f f593 	sxtb16	r5, r3, ror #8
 800b9e0:	fa2f f383 	sxtb16	r3, r3
 800b9e4:	eac5 4b23 	pkhtb	fp, r5, r3, asr #16
 800b9e8:	eac3 4505 	pkhbt	r5, r3, r5, lsl #16
 800b9ec:	fb22 6607 	smlad	r6, r2, r7, r6
 800b9f0:	fb22 120e 	smlad	r2, r2, lr, r1
 800b9f4:	fb25 a707 	smlad	r7, r5, r7, sl
 800b9f8:	fb25 c50e 	smlad	r5, r5, lr, ip
 800b9fc:	9b00      	ldr	r3, [sp, #0]
 800b9fe:	6961      	ldr	r1, [r4, #20]
 800ba00:	f8d3 a014 	ldr.w	sl, [r3, #20]
 800ba04:	fb29 660a 	smlad	r6, r9, sl, r6
 800ba08:	fb29 2901 	smlad	r9, r9, r1, r2
 800ba0c:	fb2b 770a 	smlad	r7, fp, sl, r7
 800ba10:	fb2b 5501 	smlad	r5, fp, r1, r5
 800ba14:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800ba18:	f108 0810 	add.w	r8, r8, #16
 800ba1c:	f8d3 a018 	ldr.w	sl, [r3, #24]
 800ba20:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800ba24:	fa2f f291 	sxtb16	r2, r1, ror #8
 800ba28:	68c3      	ldr	r3, [r0, #12]
 800ba2a:	3010      	adds	r0, #16
 800ba2c:	fa2f f181 	sxtb16	r1, r1
 800ba30:	9001      	str	r0, [sp, #4]
 800ba32:	eac2 4b21 	pkhtb	fp, r2, r1, asr #16
 800ba36:	eac1 4102 	pkhbt	r1, r1, r2, lsl #16
 800ba3a:	fa2f f293 	sxtb16	r2, r3, ror #8
 800ba3e:	fa2f f383 	sxtb16	r3, r3
 800ba42:	eac2 4c23 	pkhtb	ip, r2, r3, asr #16
 800ba46:	eac3 4302 	pkhbt	r3, r3, r2, lsl #16
 800ba4a:	fb21 660a 	smlad	r6, r1, sl, r6
 800ba4e:	fb21 990e 	smlad	r9, r1, lr, r9
 800ba52:	fb23 7a0a 	smlad	sl, r3, sl, r7
 800ba56:	fb23 530e 	smlad	r3, r3, lr, r5
 800ba5a:	9a00      	ldr	r2, [sp, #0]
 800ba5c:	3420      	adds	r4, #32
 800ba5e:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800ba62:	69d1      	ldr	r1, [r2, #28]
 800ba64:	3220      	adds	r2, #32
 800ba66:	9200      	str	r2, [sp, #0]
 800ba68:	fb2b 6201 	smlad	r2, fp, r1, r6
 800ba6c:	fb2b 990e 	smlad	r9, fp, lr, r9
 800ba70:	fb2c aa01 	smlad	sl, ip, r1, sl
 800ba74:	fb2c 3e0e 	smlad	lr, ip, lr, r3
 800ba78:	9b02      	ldr	r3, [sp, #8]
 800ba7a:	4598      	cmp	r8, r3
 800ba7c:	f47f af48 	bne.w	800b910 <st_sssa8_nn_mat_mult_kernel+0xac>
 800ba80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba82:	9b03      	ldr	r3, [sp, #12]
 800ba84:	440b      	add	r3, r1
 800ba86:	9303      	str	r3, [sp, #12]
 800ba88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ba8a:	9304      	str	r3, [sp, #16]
 800ba8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ba8e:	e9cd 1305 	strd	r1, r3, [sp, #20]
 800ba92:	460b      	mov	r3, r1
 800ba94:	9912      	ldr	r1, [sp, #72]	; 0x48
 800ba96:	4299      	cmp	r1, r3
 800ba98:	f340 81ec 	ble.w	800be74 <st_sssa8_nn_mat_mult_kernel+0x610>
 800ba9c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ba9e:	9d02      	ldr	r5, [sp, #8]
 800baa0:	1acb      	subs	r3, r1, r3
 800baa2:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800baa6:	9c04      	ldr	r4, [sp, #16]
 800baa8:	089b      	lsrs	r3, r3, #2
 800baaa:	9806      	ldr	r0, [sp, #24]
 800baac:	930d      	str	r3, [sp, #52]	; 0x34
 800baae:	3301      	adds	r3, #1
 800bab0:	0099      	lsls	r1, r3, #2
 800bab2:	930c      	str	r3, [sp, #48]	; 0x30
 800bab4:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800bab8:	910e      	str	r1, [sp, #56]	; 0x38
 800baba:	e9cd b300 	strd	fp, r3, [sp]
 800babe:	f8d0 8000 	ldr.w	r8, [r0]
 800bac2:	f8d4 c000 	ldr.w	ip, [r4]
 800bac6:	f855 1b04 	ldr.w	r1, [r5], #4
 800baca:	fa2f f691 	sxtb16	r6, r1, ror #8
 800bace:	9f00      	ldr	r7, [sp, #0]
 800bad0:	fa2f f181 	sxtb16	r1, r1
 800bad4:	f857 3b04 	ldr.w	r3, [r7], #4
 800bad8:	9700      	str	r7, [sp, #0]
 800bada:	eac6 4721 	pkhtb	r7, r6, r1, asr #16
 800bade:	eac1 4106 	pkhbt	r1, r1, r6, lsl #16
 800bae2:	fa2f fb93 	sxtb16	fp, r3, ror #8
 800bae6:	fa2f f383 	sxtb16	r3, r3
 800baea:	eacb 4623 	pkhtb	r6, fp, r3, asr #16
 800baee:	eac3 430b 	pkhbt	r3, r3, fp, lsl #16
 800baf2:	fb21 2208 	smlad	r2, r1, r8, r2
 800baf6:	fb21 990c 	smlad	r9, r1, ip, r9
 800bafa:	fb23 aa08 	smlad	sl, r3, r8, sl
 800bafe:	fb23 e30c 	smlad	r3, r3, ip, lr
 800bb02:	6841      	ldr	r1, [r0, #4]
 800bb04:	3408      	adds	r4, #8
 800bb06:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800bb0a:	3008      	adds	r0, #8
 800bb0c:	fb27 2201 	smlad	r2, r7, r1, r2
 800bb10:	fb27 990e 	smlad	r9, r7, lr, r9
 800bb14:	fb26 aa01 	smlad	sl, r6, r1, sl
 800bb18:	fb26 3e0e 	smlad	lr, r6, lr, r3
 800bb1c:	9b01      	ldr	r3, [sp, #4]
 800bb1e:	429d      	cmp	r5, r3
 800bb20:	d1cd      	bne.n	800babe <st_sssa8_nn_mat_mult_kernel+0x25a>
 800bb22:	9b03      	ldr	r3, [sp, #12]
 800bb24:	990e      	ldr	r1, [sp, #56]	; 0x38
 800bb26:	440b      	add	r3, r1
 800bb28:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bb2a:	9303      	str	r3, [sp, #12]
 800bb2c:	9b05      	ldr	r3, [sp, #20]
 800bb2e:	3304      	adds	r3, #4
 800bb30:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800bb34:	9904      	ldr	r1, [sp, #16]
 800bb36:	9305      	str	r3, [sp, #20]
 800bb38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb3a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bb3e:	9104      	str	r1, [sp, #16]
 800bb40:	9906      	ldr	r1, [sp, #24]
 800bb42:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800bb46:	9306      	str	r3, [sp, #24]
 800bb48:	9c07      	ldr	r4, [sp, #28]
 800bb4a:	9d05      	ldr	r5, [sp, #20]
 800bb4c:	42ac      	cmp	r4, r5
 800bb4e:	dd58      	ble.n	800bc02 <st_sssa8_nn_mat_mult_kernel+0x39e>
 800bb50:	9e01      	ldr	r6, [sp, #4]
 800bb52:	9f06      	ldr	r7, [sp, #24]
 800bb54:	9b03      	ldr	r3, [sp, #12]
 800bb56:	f9b7 1000 	ldrsh.w	r1, [r7]
 800bb5a:	f993 3000 	ldrsb.w	r3, [r3]
 800bb5e:	f996 0000 	ldrsb.w	r0, [r6]
 800bb62:	fb11 aa03 	smlabb	sl, r1, r3, sl
 800bb66:	fb11 2200 	smlabb	r2, r1, r0, r2
 800bb6a:	9904      	ldr	r1, [sp, #16]
 800bb6c:	f9b1 1000 	ldrsh.w	r1, [r1]
 800bb70:	fb11 ee03 	smlabb	lr, r1, r3, lr
 800bb74:	1c6b      	adds	r3, r5, #1
 800bb76:	fb11 9900 	smlabb	r9, r1, r0, r9
 800bb7a:	429c      	cmp	r4, r3
 800bb7c:	dd3b      	ble.n	800bbf6 <st_sssa8_nn_mat_mult_kernel+0x392>
 800bb7e:	9b03      	ldr	r3, [sp, #12]
 800bb80:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800bb84:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800bb88:	f996 0001 	ldrsb.w	r0, [r6, #1]
 800bb8c:	fb11 aa03 	smlabb	sl, r1, r3, sl
 800bb90:	fb11 2200 	smlabb	r2, r1, r0, r2
 800bb94:	9904      	ldr	r1, [sp, #16]
 800bb96:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 800bb9a:	fb11 ee03 	smlabb	lr, r1, r3, lr
 800bb9e:	1cab      	adds	r3, r5, #2
 800bba0:	fb11 9900 	smlabb	r9, r1, r0, r9
 800bba4:	429c      	cmp	r4, r3
 800bba6:	dd26      	ble.n	800bbf6 <st_sssa8_nn_mat_mult_kernel+0x392>
 800bba8:	9b03      	ldr	r3, [sp, #12]
 800bbaa:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800bbae:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800bbb2:	f996 0002 	ldrsb.w	r0, [r6, #2]
 800bbb6:	fb11 aa03 	smlabb	sl, r1, r3, sl
 800bbba:	fb11 2200 	smlabb	r2, r1, r0, r2
 800bbbe:	9904      	ldr	r1, [sp, #16]
 800bbc0:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 800bbc4:	fb11 ee03 	smlabb	lr, r1, r3, lr
 800bbc8:	1ceb      	adds	r3, r5, #3
 800bbca:	fb11 9900 	smlabb	r9, r1, r0, r9
 800bbce:	429c      	cmp	r4, r3
 800bbd0:	dd11      	ble.n	800bbf6 <st_sssa8_nn_mat_mult_kernel+0x392>
 800bbd2:	9903      	ldr	r1, [sp, #12]
 800bbd4:	9804      	ldr	r0, [sp, #16]
 800bbd6:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800bbda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bbde:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800bbe2:	fb13 aa01 	smlabb	sl, r3, r1, sl
 800bbe6:	fb10 ee01 	smlabb	lr, r0, r1, lr
 800bbea:	f996 1003 	ldrsb.w	r1, [r6, #3]
 800bbee:	fb13 2201 	smlabb	r2, r3, r1, r2
 800bbf2:	fb10 9901 	smlabb	r9, r0, r1, r9
 800bbf6:	9905      	ldr	r1, [sp, #20]
 800bbf8:	9b07      	ldr	r3, [sp, #28]
 800bbfa:	1a5b      	subs	r3, r3, r1
 800bbfc:	9901      	ldr	r1, [sp, #4]
 800bbfe:	4419      	add	r1, r3
 800bc00:	9101      	str	r1, [sp, #4]
 800bc02:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc04:	2b15      	cmp	r3, #21
 800bc06:	f340 80c5 	ble.w	800bd94 <st_sssa8_nn_mat_mult_kernel+0x530>
 800bc0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bc0c:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800bc0e:	fb52 3201 	smmla	r2, r2, r1, r3
 800bc12:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bc14:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800bc16:	410a      	asrs	r2, r1
 800bc18:	fb59 3900 	smmla	r9, r9, r0, r3
 800bc1c:	982b      	ldr	r0, [sp, #172]	; 0xac
 800bc1e:	4402      	add	r2, r0
 800bc20:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800bc22:	fb5a 3700 	smmla	r7, sl, r0, r3
 800bc26:	fb5e 3e00 	smmla	lr, lr, r0, r3
 800bc2a:	f302 0207 	ssat	r2, #8, r2
 800bc2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc30:	fa47 f301 	asr.w	r3, r7, r1
 800bc34:	f800 2c02 	strb.w	r2, [r0, #-2]
 800bc38:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800bc3a:	4413      	add	r3, r2
 800bc3c:	f303 0307 	ssat	r3, #8, r3
 800bc40:	fa49 f901 	asr.w	r9, r9, r1
 800bc44:	f800 3c01 	strb.w	r3, [r0, #-1]
 800bc48:	eb09 0302 	add.w	r3, r9, r2
 800bc4c:	f303 0307 	ssat	r3, #8, r3
 800bc50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc52:	fa4e fe01 	asr.w	lr, lr, r1
 800bc56:	f802 3c02 	strb.w	r3, [r2, #-2]
 800bc5a:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800bc5c:	4473      	add	r3, lr
 800bc5e:	f303 0307 	ssat	r3, #8, r3
 800bc62:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc66:	9a01      	ldr	r2, [sp, #4]
 800bc68:	9907      	ldr	r1, [sp, #28]
 800bc6a:	9b08      	ldr	r3, [sp, #32]
 800bc6c:	440a      	add	r2, r1
 800bc6e:	3308      	adds	r3, #8
 800bc70:	4690      	mov	r8, r2
 800bc72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc74:	9308      	str	r3, [sp, #32]
 800bc76:	3202      	adds	r2, #2
 800bc78:	9209      	str	r2, [sp, #36]	; 0x24
 800bc7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc7c:	3202      	adds	r2, #2
 800bc7e:	920a      	str	r2, [sp, #40]	; 0x28
 800bc80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bc82:	4293      	cmp	r3, r2
 800bc84:	f47f ae31 	bne.w	800b8ea <st_sssa8_nn_mat_mult_kernel+0x86>
 800bc88:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bc8a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800bc8c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800bc90:	922c      	str	r2, [sp, #176]	; 0xb0
 800bc92:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bc94:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800bc98:	9219      	str	r2, [sp, #100]	; 0x64
 800bc9a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bc9c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bca0:	931a      	str	r3, [sp, #104]	; 0x68
 800bca2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bca4:	07db      	lsls	r3, r3, #31
 800bca6:	d56f      	bpl.n	800bd88 <st_sssa8_nn_mat_mult_kernel+0x524>
 800bca8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bcaa:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800bcac:	681a      	ldr	r2, [r3, #0]
 800bcae:	9b07      	ldr	r3, [sp, #28]
 800bcb0:	ea5f 0993 	movs.w	r9, r3, lsr #2
 800bcb4:	eb04 0e43 	add.w	lr, r4, r3, lsl #1
 800bcb8:	f000 810b 	beq.w	800bed2 <st_sssa8_nn_mat_mult_kernel+0x66e>
 800bcbc:	eb08 0c89 	add.w	ip, r8, r9, lsl #2
 800bcc0:	4675      	mov	r5, lr
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	f858 3b04 	ldr.w	r3, [r8], #4
 800bcc8:	fa2f f793 	sxtb16	r7, r3, ror #8
 800bccc:	fa2f f383 	sxtb16	r3, r3
 800bcd0:	6821      	ldr	r1, [r4, #0]
 800bcd2:	eac7 4623 	pkhtb	r6, r7, r3, asr #16
 800bcd6:	eac3 4307 	pkhbt	r3, r3, r7, lsl #16
 800bcda:	fb23 2201 	smlad	r2, r3, r1, r2
 800bcde:	6829      	ldr	r1, [r5, #0]
 800bce0:	fb23 0301 	smlad	r3, r3, r1, r0
 800bce4:	6861      	ldr	r1, [r4, #4]
 800bce6:	3508      	adds	r5, #8
 800bce8:	f855 0c04 	ldr.w	r0, [r5, #-4]
 800bcec:	3408      	adds	r4, #8
 800bcee:	fb26 2201 	smlad	r2, r6, r1, r2
 800bcf2:	fb26 3000 	smlad	r0, r6, r0, r3
 800bcf6:	45c4      	cmp	ip, r8
 800bcf8:	d1e4      	bne.n	800bcc4 <st_sssa8_nn_mat_mult_kernel+0x460>
 800bcfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bcfc:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 800bd00:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800bd04:	9310      	str	r3, [sp, #64]	; 0x40
 800bd06:	9b07      	ldr	r3, [sp, #28]
 800bd08:	f013 0303 	ands.w	r3, r3, #3
 800bd0c:	d020      	beq.n	800bd50 <st_sssa8_nn_mat_mult_kernel+0x4ec>
 800bd0e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800bd10:	3b01      	subs	r3, #1
 800bd12:	f99c 1000 	ldrsb.w	r1, [ip]
 800bd16:	882c      	ldrh	r4, [r5, #0]
 800bd18:	b29b      	uxth	r3, r3
 800bd1a:	fb14 2201 	smlabb	r2, r4, r1, r2
 800bd1e:	f8be 4000 	ldrh.w	r4, [lr]
 800bd22:	fb14 0001 	smlabb	r0, r4, r1, r0
 800bd26:	b19b      	cbz	r3, 800bd50 <st_sssa8_nn_mat_mult_kernel+0x4ec>
 800bd28:	f99c 1001 	ldrsb.w	r1, [ip, #1]
 800bd2c:	2b01      	cmp	r3, #1
 800bd2e:	886c      	ldrh	r4, [r5, #2]
 800bd30:	fb14 2201 	smlabb	r2, r4, r1, r2
 800bd34:	f8be 4002 	ldrh.w	r4, [lr, #2]
 800bd38:	fb14 0001 	smlabb	r0, r4, r1, r0
 800bd3c:	d008      	beq.n	800bd50 <st_sssa8_nn_mat_mult_kernel+0x4ec>
 800bd3e:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 800bd42:	88a9      	ldrh	r1, [r5, #4]
 800bd44:	fb11 2203 	smlabb	r2, r1, r3, r2
 800bd48:	f8be 1004 	ldrh.w	r1, [lr, #4]
 800bd4c:	fb11 0003 	smlabb	r0, r1, r3, r0
 800bd50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd52:	2b15      	cmp	r3, #21
 800bd54:	f340 8091 	ble.w	800be7a <st_sssa8_nn_mat_mult_kernel+0x616>
 800bd58:	1e9c      	subs	r4, r3, #2
 800bd5a:	1e59      	subs	r1, r3, #1
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	40a3      	lsls	r3, r4
 800bd60:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800bd62:	fb52 3204 	smmla	r2, r2, r4, r3
 800bd66:	fb50 3304 	smmla	r3, r0, r4, r3
 800bd6a:	410a      	asrs	r2, r1
 800bd6c:	982b      	ldr	r0, [sp, #172]	; 0xac
 800bd6e:	4402      	add	r2, r0
 800bd70:	f302 0207 	ssat	r2, #8, r2
 800bd74:	410b      	asrs	r3, r1
 800bd76:	4403      	add	r3, r0
 800bd78:	982c      	ldr	r0, [sp, #176]	; 0xb0
 800bd7a:	f800 2b01 	strb.w	r2, [r0], #1
 800bd7e:	f303 0307 	ssat	r3, #8, r3
 800bd82:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bd84:	902c      	str	r0, [sp, #176]	; 0xb0
 800bd86:	7013      	strb	r3, [r2, #0]
 800bd88:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800bd8a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800bd8c:	4418      	add	r0, r3
 800bd8e:	b01f      	add	sp, #124	; 0x7c
 800bd90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	dd2a      	ble.n	800bdee <st_sssa8_nn_mat_mult_kernel+0x58a>
 800bd98:	ea4f 074a 	mov.w	r7, sl, lsl #1
 800bd9c:	0052      	lsls	r2, r2, #1
 800bd9e:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800bda2:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 800bda6:	e9dd 102a 	ldrd	r1, r0, [sp, #168]	; 0xa8
 800bdaa:	fb52 0201 	smmla	r2, r2, r1, r0
 800bdae:	fb59 0901 	smmla	r9, r9, r1, r0
 800bdb2:	411a      	asrs	r2, r3
 800bdb4:	fb57 0a01 	smmla	sl, r7, r1, r0
 800bdb8:	fb5e 0e01 	smmla	lr, lr, r1, r0
 800bdbc:	f302 0207 	ssat	r2, #8, r2
 800bdc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bdc2:	fa4a f703 	asr.w	r7, sl, r3
 800bdc6:	f801 2c02 	strb.w	r2, [r1, #-2]
 800bdca:	f307 0707 	ssat	r7, #8, r7
 800bdce:	fa49 f903 	asr.w	r9, r9, r3
 800bdd2:	f801 7c01 	strb.w	r7, [r1, #-1]
 800bdd6:	f309 0907 	ssat	r9, #8, r9
 800bdda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bddc:	fa4e fe03 	asr.w	lr, lr, r3
 800bde0:	f802 9c02 	strb.w	r9, [r2, #-2]
 800bde4:	f30e 0e07 	ssat	lr, #8, lr
 800bde8:	f802 ec01 	strb.w	lr, [r2, #-1]
 800bdec:	e73b      	b.n	800bc66 <st_sssa8_nn_mat_mult_kernel+0x402>
 800bdee:	981c      	ldr	r0, [sp, #112]	; 0x70
 800bdf0:	4082      	lsls	r2, r0
 800bdf2:	f302 021f 	ssat	r2, #32, r2
 800bdf6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800bdf8:	fb52 f213 	smmulr	r2, r2, r3
 800bdfc:	fa09 f300 	lsl.w	r3, r9, r0
 800be00:	f303 031f 	ssat	r3, #32, r3
 800be04:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800be06:	fb53 f311 	smmulr	r3, r3, r1
 800be0a:	fa0a f100 	lsl.w	r1, sl, r0
 800be0e:	f301 011f 	ssat	r1, #32, r1
 800be12:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800be14:	fb51 f114 	smmulr	r1, r1, r4
 800be18:	fa0e fe00 	lsl.w	lr, lr, r0
 800be1c:	f30e 001f 	ssat	r0, #32, lr
 800be20:	fb50 f014 	smmulr	r0, r0, r4
 800be24:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800be26:	4422      	add	r2, r4
 800be28:	f302 0207 	ssat	r2, #8, r2
 800be2c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800be2e:	f804 2c02 	strb.w	r2, [r4, #-2]
 800be32:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800be34:	4411      	add	r1, r2
 800be36:	f301 0107 	ssat	r1, #8, r1
 800be3a:	4413      	add	r3, r2
 800be3c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800be40:	f303 0307 	ssat	r3, #8, r3
 800be44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800be46:	f802 3c02 	strb.w	r3, [r2, #-2]
 800be4a:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800be4c:	4418      	add	r0, r3
 800be4e:	f300 0007 	ssat	r0, #8, r0
 800be52:	f802 0c01 	strb.w	r0, [r2, #-1]
 800be56:	e706      	b.n	800bc66 <st_sssa8_nn_mat_mult_kernel+0x402>
 800be58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800be5a:	46d6      	mov	lr, sl
 800be5c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800be5e:	4691      	mov	r9, r2
 800be60:	9304      	str	r3, [sp, #16]
 800be62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800be64:	f8cd 8008 	str.w	r8, [sp, #8]
 800be68:	9306      	str	r3, [sp, #24]
 800be6a:	2300      	movs	r3, #0
 800be6c:	4299      	cmp	r1, r3
 800be6e:	9305      	str	r3, [sp, #20]
 800be70:	f73f ae14 	bgt.w	800ba9c <st_sssa8_nn_mat_mult_kernel+0x238>
 800be74:	9b02      	ldr	r3, [sp, #8]
 800be76:	9301      	str	r3, [sp, #4]
 800be78:	e666      	b.n	800bb48 <st_sssa8_nn_mat_mult_kernel+0x2e4>
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	4619      	mov	r1, r3
 800be7e:	dd0c      	ble.n	800be9a <st_sssa8_nn_mat_mult_kernel+0x636>
 800be80:	0043      	lsls	r3, r0, #1
 800be82:	0052      	lsls	r2, r2, #1
 800be84:	e9dd 042a 	ldrd	r0, r4, [sp, #168]	; 0xa8
 800be88:	fb52 4200 	smmla	r2, r2, r0, r4
 800be8c:	fb53 4300 	smmla	r3, r3, r0, r4
 800be90:	410a      	asrs	r2, r1
 800be92:	f302 0207 	ssat	r2, #8, r2
 800be96:	410b      	asrs	r3, r1
 800be98:	e76e      	b.n	800bd78 <st_sssa8_nn_mat_mult_kernel+0x514>
 800be9a:	f1c3 0301 	rsb	r3, r3, #1
 800be9e:	409a      	lsls	r2, r3
 800bea0:	f302 021f 	ssat	r2, #32, r2
 800bea4:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800bea6:	fb52 f211 	smmulr	r2, r2, r1
 800beaa:	fa00 f303 	lsl.w	r3, r0, r3
 800beae:	f303 031f 	ssat	r3, #32, r3
 800beb2:	fb53 f311 	smmulr	r3, r3, r1
 800beb6:	992b      	ldr	r1, [sp, #172]	; 0xac
 800beb8:	440a      	add	r2, r1
 800beba:	f302 0207 	ssat	r2, #8, r2
 800bebe:	440b      	add	r3, r1
 800bec0:	992c      	ldr	r1, [sp, #176]	; 0xb0
 800bec2:	f801 2b01 	strb.w	r2, [r1], #1
 800bec6:	f303 0307 	ssat	r3, #8, r3
 800beca:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800becc:	912c      	str	r1, [sp, #176]	; 0xb0
 800bece:	7013      	strb	r3, [r2, #0]
 800bed0:	e75a      	b.n	800bd88 <st_sssa8_nn_mat_mult_kernel+0x524>
 800bed2:	46c4      	mov	ip, r8
 800bed4:	4610      	mov	r0, r2
 800bed6:	e716      	b.n	800bd06 <st_sssa8_nn_mat_mult_kernel+0x4a2>

0800bed8 <st_sssa8_fullW_prefetch>:
 800bed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bedc:	b087      	sub	sp, #28
 800bede:	eb00 0802 	add.w	r8, r0, r2
 800bee2:	9105      	str	r1, [sp, #20]
 800bee4:	1049      	asrs	r1, r1, #1
 800bee6:	9100      	str	r1, [sp, #0]
 800bee8:	f000 80e1 	beq.w	800c0ae <st_sssa8_fullW_prefetch+0x1d6>
 800beec:	f1a2 0110 	sub.w	r1, r2, #16
 800bef0:	1ed4      	subs	r4, r2, #3
 800bef2:	0909      	lsrs	r1, r1, #4
 800bef4:	9402      	str	r4, [sp, #8]
 800bef6:	1f14      	subs	r4, r2, #4
 800bef8:	3101      	adds	r1, #1
 800befa:	9404      	str	r4, [sp, #16]
 800befc:	ea4f 1b01 	mov.w	fp, r1, lsl #4
 800bf00:	0189      	lsls	r1, r1, #6
 800bf02:	9103      	str	r1, [sp, #12]
 800bf04:	2a0f      	cmp	r2, #15
 800bf06:	f340 80e4 	ble.w	800c0d2 <st_sssa8_fullW_prefetch+0x1fa>
 800bf0a:	eb00 060b 	add.w	r6, r0, fp
 800bf0e:	4645      	mov	r5, r8
 800bf10:	461c      	mov	r4, r3
 800bf12:	6801      	ldr	r1, [r0, #0]
 800bf14:	3010      	adds	r0, #16
 800bf16:	682f      	ldr	r7, [r5, #0]
 800bf18:	3440      	adds	r4, #64	; 0x40
 800bf1a:	fa2f fc81 	sxtb16	ip, r1
 800bf1e:	3510      	adds	r5, #16
 800bf20:	f844 cc40 	str.w	ip, [r4, #-64]
 800bf24:	ea4f 2131 	mov.w	r1, r1, ror #8
 800bf28:	42b0      	cmp	r0, r6
 800bf2a:	fa2f f181 	sxtb16	r1, r1
 800bf2e:	f844 1c3c 	str.w	r1, [r4, #-60]
 800bf32:	ea4f 2137 	mov.w	r1, r7, ror #8
 800bf36:	fa2f f787 	sxtb16	r7, r7
 800bf3a:	fa2f f181 	sxtb16	r1, r1
 800bf3e:	f844 7c38 	str.w	r7, [r4, #-56]
 800bf42:	f844 1c34 	str.w	r1, [r4, #-52]
 800bf46:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 800bf4a:	f850 7c0c 	ldr.w	r7, [r0, #-12]
 800bf4e:	ea4f 2c31 	mov.w	ip, r1, ror #8
 800bf52:	fa2f f181 	sxtb16	r1, r1
 800bf56:	fa2f fc8c 	sxtb16	ip, ip
 800bf5a:	f844 1c28 	str.w	r1, [r4, #-40]
 800bf5e:	f844 cc24 	str.w	ip, [r4, #-36]
 800bf62:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800bf66:	fa2f f787 	sxtb16	r7, r7
 800bf6a:	f844 7c30 	str.w	r7, [r4, #-48]
 800bf6e:	fa2f f78c 	sxtb16	r7, ip
 800bf72:	f844 7c2c 	str.w	r7, [r4, #-44]
 800bf76:	f850 7c08 	ldr.w	r7, [r0, #-8]
 800bf7a:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800bf7e:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800bf82:	fa2f f787 	sxtb16	r7, r7
 800bf86:	fa2f fc8c 	sxtb16	ip, ip
 800bf8a:	f844 7c20 	str.w	r7, [r4, #-32]
 800bf8e:	ea4f 2731 	mov.w	r7, r1, ror #8
 800bf92:	f844 cc1c 	str.w	ip, [r4, #-28]
 800bf96:	fa2f f787 	sxtb16	r7, r7
 800bf9a:	fa2f f181 	sxtb16	r1, r1
 800bf9e:	f844 7c14 	str.w	r7, [r4, #-20]
 800bfa2:	f844 1c18 	str.w	r1, [r4, #-24]
 800bfa6:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800bfaa:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800bfae:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800bfb2:	fa2f f787 	sxtb16	r7, r7
 800bfb6:	fa2f fc8c 	sxtb16	ip, ip
 800bfba:	f844 7c10 	str.w	r7, [r4, #-16]
 800bfbe:	ea4f 2731 	mov.w	r7, r1, ror #8
 800bfc2:	f844 cc0c 	str.w	ip, [r4, #-12]
 800bfc6:	fa2f f787 	sxtb16	r7, r7
 800bfca:	fa2f f181 	sxtb16	r1, r1
 800bfce:	f844 7c04 	str.w	r7, [r4, #-4]
 800bfd2:	f844 1c08 	str.w	r1, [r4, #-8]
 800bfd6:	d19c      	bne.n	800bf12 <st_sssa8_fullW_prefetch+0x3a>
 800bfd8:	9903      	ldr	r1, [sp, #12]
 800bfda:	44d8      	add	r8, fp
 800bfdc:	46de      	mov	lr, fp
 800bfde:	440b      	add	r3, r1
 800bfe0:	9902      	ldr	r1, [sp, #8]
 800bfe2:	4571      	cmp	r1, lr
 800bfe4:	dd73      	ble.n	800c0ce <st_sssa8_fullW_prefetch+0x1f6>
 800bfe6:	9904      	ldr	r1, [sp, #16]
 800bfe8:	4647      	mov	r7, r8
 800bfea:	461c      	mov	r4, r3
 800bfec:	eba1 090e 	sub.w	r9, r1, lr
 800bff0:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800bff4:	f109 0a01 	add.w	sl, r9, #1
 800bff8:	ea4f 018a 	mov.w	r1, sl, lsl #2
 800bffc:	9101      	str	r1, [sp, #4]
 800bffe:	eb06 018a 	add.w	r1, r6, sl, lsl #2
 800c002:	f856 0b04 	ldr.w	r0, [r6], #4
 800c006:	3410      	adds	r4, #16
 800c008:	f857 5b04 	ldr.w	r5, [r7], #4
 800c00c:	fa2f fc80 	sxtb16	ip, r0
 800c010:	428e      	cmp	r6, r1
 800c012:	ea4f 2030 	mov.w	r0, r0, ror #8
 800c016:	fa2f f080 	sxtb16	r0, r0
 800c01a:	f844 0c0c 	str.w	r0, [r4, #-12]
 800c01e:	ea4f 2035 	mov.w	r0, r5, ror #8
 800c022:	fa2f f585 	sxtb16	r5, r5
 800c026:	f844 cc10 	str.w	ip, [r4, #-16]
 800c02a:	f844 5c08 	str.w	r5, [r4, #-8]
 800c02e:	fa2f f080 	sxtb16	r0, r0
 800c032:	f844 0c04 	str.w	r0, [r4, #-4]
 800c036:	d1e4      	bne.n	800c002 <st_sssa8_fullW_prefetch+0x12a>
 800c038:	9801      	ldr	r0, [sp, #4]
 800c03a:	f10e 0e04 	add.w	lr, lr, #4
 800c03e:	eb03 130a 	add.w	r3, r3, sl, lsl #4
 800c042:	4480      	add	r8, r0
 800c044:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 800c048:	4572      	cmp	r2, lr
 800c04a:	dd29      	ble.n	800c0a0 <st_sssa8_fullW_prefetch+0x1c8>
 800c04c:	f991 0000 	ldrsb.w	r0, [r1]
 800c050:	8018      	strh	r0, [r3, #0]
 800c052:	f998 0000 	ldrsb.w	r0, [r8]
 800c056:	8058      	strh	r0, [r3, #2]
 800c058:	f10e 0001 	add.w	r0, lr, #1
 800c05c:	4282      	cmp	r2, r0
 800c05e:	dd19      	ble.n	800c094 <st_sssa8_fullW_prefetch+0x1bc>
 800c060:	f991 0001 	ldrsb.w	r0, [r1, #1]
 800c064:	8098      	strh	r0, [r3, #4]
 800c066:	f998 0001 	ldrsb.w	r0, [r8, #1]
 800c06a:	80d8      	strh	r0, [r3, #6]
 800c06c:	f10e 0002 	add.w	r0, lr, #2
 800c070:	4282      	cmp	r2, r0
 800c072:	dd0f      	ble.n	800c094 <st_sssa8_fullW_prefetch+0x1bc>
 800c074:	f991 0002 	ldrsb.w	r0, [r1, #2]
 800c078:	8118      	strh	r0, [r3, #8]
 800c07a:	f10e 0003 	add.w	r0, lr, #3
 800c07e:	f998 4002 	ldrsb.w	r4, [r8, #2]
 800c082:	4282      	cmp	r2, r0
 800c084:	815c      	strh	r4, [r3, #10]
 800c086:	dd05      	ble.n	800c094 <st_sssa8_fullW_prefetch+0x1bc>
 800c088:	f991 0003 	ldrsb.w	r0, [r1, #3]
 800c08c:	8198      	strh	r0, [r3, #12]
 800c08e:	f998 0003 	ldrsb.w	r0, [r8, #3]
 800c092:	81d8      	strh	r0, [r3, #14]
 800c094:	eba2 0e0e 	sub.w	lr, r2, lr
 800c098:	4471      	add	r1, lr
 800c09a:	44f0      	add	r8, lr
 800c09c:	eb03 038e 	add.w	r3, r3, lr, lsl #2
 800c0a0:	1888      	adds	r0, r1, r2
 800c0a2:	9900      	ldr	r1, [sp, #0]
 800c0a4:	4490      	add	r8, r2
 800c0a6:	3901      	subs	r1, #1
 800c0a8:	9100      	str	r1, [sp, #0]
 800c0aa:	f47f af2b 	bne.w	800bf04 <st_sssa8_fullW_prefetch+0x2c>
 800c0ae:	9905      	ldr	r1, [sp, #20]
 800c0b0:	07c9      	lsls	r1, r1, #31
 800c0b2:	d509      	bpl.n	800c0c8 <st_sssa8_fullW_prefetch+0x1f0>
 800c0b4:	2a00      	cmp	r2, #0
 800c0b6:	dd07      	ble.n	800c0c8 <st_sssa8_fullW_prefetch+0x1f0>
 800c0b8:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800c0bc:	f910 1b01 	ldrsb.w	r1, [r0], #1
 800c0c0:	f823 1b02 	strh.w	r1, [r3], #2
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d1f9      	bne.n	800c0bc <st_sssa8_fullW_prefetch+0x1e4>
 800c0c8:	b007      	add	sp, #28
 800c0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ce:	4631      	mov	r1, r6
 800c0d0:	e7ba      	b.n	800c048 <st_sssa8_fullW_prefetch+0x170>
 800c0d2:	4606      	mov	r6, r0
 800c0d4:	f04f 0e00 	mov.w	lr, #0
 800c0d8:	e782      	b.n	800bfe0 <st_sssa8_fullW_prefetch+0x108>
 800c0da:	bf00      	nop

0800c0dc <st_sssa8_nn_mat_mult_nt_t>:
 800c0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0e0:	b0ab      	sub	sp, #172	; 0xac
 800c0e2:	469c      	mov	ip, r3
 800c0e4:	901e      	str	r0, [sp, #120]	; 0x78
 800c0e6:	f9bd 50d4 	ldrsh.w	r5, [sp, #212]	; 0xd4
 800c0ea:	9122      	str	r1, [sp, #136]	; 0x88
 800c0ec:	9229      	str	r2, [sp, #164]	; 0xa4
 800c0ee:	9314      	str	r3, [sp, #80]	; 0x50
 800c0f0:	9508      	str	r5, [sp, #32]
 800c0f2:	e9dd 043b 	ldrd	r0, r4, [sp, #236]	; 0xec
 800c0f6:	2c00      	cmp	r4, #0
 800c0f8:	bf18      	it	ne
 800c0fa:	4620      	movne	r0, r4
 800c0fc:	903b      	str	r0, [sp, #236]	; 0xec
 800c0fe:	9837      	ldr	r0, [sp, #220]	; 0xdc
 800c100:	2801      	cmp	r0, #1
 800c102:	f340 84ca 	ble.w	800ca9a <st_sssa8_nn_mat_mult_nt_t+0x9be>
 800c106:	9838      	ldr	r0, [sp, #224]	; 0xe0
 800c108:	4688      	mov	r8, r1
 800c10a:	4696      	mov	lr, r2
 800c10c:	9f38      	ldr	r7, [sp, #224]	; 0xe0
 800c10e:	f1a0 0310 	sub.w	r3, r0, #16
 800c112:	9837      	ldr	r0, [sp, #220]	; 0xdc
 800c114:	9c38      	ldr	r4, [sp, #224]	; 0xe0
 800c116:	10bf      	asrs	r7, r7, #2
 800c118:	1e82      	subs	r2, r0, #2
 800c11a:	0919      	lsrs	r1, r3, #4
 800c11c:	f023 000f 	bic.w	r0, r3, #15
 800c120:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800c122:	0852      	lsrs	r2, r2, #1
 800c124:	f004 0403 	and.w	r4, r4, #3
 800c128:	105b      	asrs	r3, r3, #1
 800c12a:	3101      	adds	r1, #1
 800c12c:	1c56      	adds	r6, r2, #1
 800c12e:	2201      	movs	r2, #1
 800c130:	931d      	str	r3, [sp, #116]	; 0x74
 800c132:	1eab      	subs	r3, r5, #2
 800c134:	9628      	str	r6, [sp, #160]	; 0xa0
 800c136:	fa02 f503 	lsl.w	r5, r2, r3
 800c13a:	9424      	str	r4, [sp, #144]	; 0x90
 800c13c:	9723      	str	r7, [sp, #140]	; 0x8c
 800c13e:	9515      	str	r5, [sp, #84]	; 0x54
 800c140:	9d37      	ldr	r5, [sp, #220]	; 0xdc
 800c142:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800c146:	4095      	lsls	r5, r2
 800c148:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800c14a:	f022 0303 	bic.w	r3, r2, #3
 800c14e:	4642      	mov	r2, r8
 800c150:	950d      	str	r5, [sp, #52]	; 0x34
 800c152:	18d3      	adds	r3, r2, r3
 800c154:	931a      	str	r3, [sp, #104]	; 0x68
 800c156:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c158:	3314      	adds	r3, #20
 800c15a:	1818      	adds	r0, r3, r0
 800c15c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c15e:	9012      	str	r0, [sp, #72]	; 0x48
 800c160:	f06f 0003 	mvn.w	r0, #3
 800c164:	1ac0      	subs	r0, r0, r3
 800c166:	9013      	str	r0, [sp, #76]	; 0x4c
 800c168:	f1a3 000f 	sub.w	r0, r3, #15
 800c16c:	900b      	str	r0, [sp, #44]	; 0x2c
 800c16e:	9836      	ldr	r0, [sp, #216]	; 0xd8
 800c170:	f000 0001 	and.w	r0, r0, #1
 800c174:	901f      	str	r0, [sp, #124]	; 0x7c
 800c176:	0058      	lsls	r0, r3, #1
 800c178:	9019      	str	r0, [sp, #100]	; 0x64
 800c17a:	0098      	lsls	r0, r3, #2
 800c17c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c17e:	9021      	str	r0, [sp, #132]	; 0x84
 800c180:	eb0c 0046 	add.w	r0, ip, r6, lsl #1
 800c184:	fb05 f303 	mul.w	r3, r5, r3
 800c188:	901b      	str	r0, [sp, #108]	; 0x6c
 800c18a:	0138      	lsls	r0, r7, #4
 800c18c:	9320      	str	r3, [sp, #128]	; 0x80
 800c18e:	9025      	str	r0, [sp, #148]	; 0x94
 800c190:	1e60      	subs	r0, r4, #1
 800c192:	9027      	str	r0, [sp, #156]	; 0x9c
 800c194:	1ea0      	subs	r0, r4, #2
 800c196:	9026      	str	r0, [sp, #152]	; 0x98
 800c198:	0108      	lsls	r0, r1, #4
 800c19a:	0189      	lsls	r1, r1, #6
 800c19c:	9011      	str	r0, [sp, #68]	; 0x44
 800c19e:	911c      	str	r1, [sp, #112]	; 0x70
 800c1a0:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
 800c1a4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c1a6:	3b03      	subs	r3, #3
 800c1a8:	930c      	str	r3, [sp, #48]	; 0x30
 800c1aa:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	f000 83c9 	beq.w	800c944 <st_sssa8_nn_mat_mult_nt_t+0x868>
 800c1b2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	f040 8378 	bne.w	800c8aa <st_sssa8_nn_mat_mult_nt_t+0x7ce>
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	4618      	mov	r0, r3
 800c1be:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c1c0:	680b      	ldr	r3, [r1, #0]
 800c1c2:	18c3      	adds	r3, r0, r3
 800c1c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c1c6:	684b      	ldr	r3, [r1, #4]
 800c1c8:	18d3      	adds	r3, r2, r3
 800c1ca:	930a      	str	r3, [sp, #40]	; 0x28
 800c1cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	f000 8419 	beq.w	800ca06 <st_sssa8_nn_mat_mult_nt_t+0x92a>
 800c1d4:	9304      	str	r3, [sp, #16]
 800c1d6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c1d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c1da:	3304      	adds	r3, #4
 800c1dc:	981c      	ldr	r0, [sp, #112]	; 0x70
 800c1de:	1c51      	adds	r1, r2, #1
 800c1e0:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 800c1e4:	930f      	str	r3, [sp, #60]	; 0x3c
 800c1e6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c1e8:	9103      	str	r1, [sp, #12]
 800c1ea:	3b04      	subs	r3, #4
 800c1ec:	993b      	ldr	r1, [sp, #236]	; 0xec
 800c1ee:	9202      	str	r2, [sp, #8]
 800c1f0:	9310      	str	r3, [sp, #64]	; 0x40
 800c1f2:	4401      	add	r1, r0
 800c1f4:	9b08      	ldr	r3, [sp, #32]
 800c1f6:	910e      	str	r1, [sp, #56]	; 0x38
 800c1f8:	f1c3 0301 	rsb	r3, r3, #1
 800c1fc:	9317      	str	r3, [sp, #92]	; 0x5c
 800c1fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c200:	2b00      	cmp	r3, #0
 800c202:	f340 8250 	ble.w	800c6a6 <st_sssa8_nn_mat_mult_nt_t+0x5ca>
 800c206:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c20a:	eb0b 0703 	add.w	r7, fp, r3
 800c20e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c210:	f8cd b014 	str.w	fp, [sp, #20]
 800c214:	4604      	mov	r4, r0
 800c216:	445b      	add	r3, fp
 800c218:	9e3b      	ldr	r6, [sp, #236]	; 0xec
 800c21a:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
 800c21e:	9301      	str	r3, [sp, #4]
 800c220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c222:	4619      	mov	r1, r3
 800c224:	f85b c007 	ldr.w	ip, [fp, r7]
 800c228:	eb0b 0e07 	add.w	lr, fp, r7
 800c22c:	6832      	ldr	r2, [r6, #0]
 800c22e:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800c232:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800c236:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800c23a:	fa2f f58c 	sxtb16	r5, ip
 800c23e:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 800c242:	fb25 0002 	smlad	r0, r5, r2, r0
 800c246:	fb2c 0009 	smlad	r0, ip, r9, r0
 800c24a:	fb25 350a 	smlad	r5, r5, sl, r3
 800c24e:	fb2c 5508 	smlad	r5, ip, r8, r5
 800c252:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800c256:	fa2f fc83 	sxtb16	ip, r3
 800c25a:	fa2f f393 	sxtb16	r3, r3, ror #8
 800c25e:	fb2c 4202 	smlad	r2, ip, r2, r4
 800c262:	fb2c 110a 	smlad	r1, ip, sl, r1
 800c266:	fb23 2209 	smlad	r2, r3, r9, r2
 800c26a:	f8d6 9010 	ldr.w	r9, [r6, #16]
 800c26e:	6974      	ldr	r4, [r6, #20]
 800c270:	fb23 1808 	smlad	r8, r3, r8, r1
 800c274:	f8de 1004 	ldr.w	r1, [lr, #4]
 800c278:	69b3      	ldr	r3, [r6, #24]
 800c27a:	f8d6 a01c 	ldr.w	sl, [r6, #28]
 800c27e:	fa2f fc81 	sxtb16	ip, r1
 800c282:	fa2f f191 	sxtb16	r1, r1, ror #8
 800c286:	fb2c 0009 	smlad	r0, ip, r9, r0
 800c28a:	fb21 0004 	smlad	r0, r1, r4, r0
 800c28e:	fb2c 5c03 	smlad	ip, ip, r3, r5
 800c292:	fb21 cc0a 	smlad	ip, r1, sl, ip
 800c296:	683d      	ldr	r5, [r7, #0]
 800c298:	fa2f f185 	sxtb16	r1, r5
 800c29c:	fa2f f595 	sxtb16	r5, r5, ror #8
 800c2a0:	fb21 2909 	smlad	r9, r1, r9, r2
 800c2a4:	fb21 8803 	smlad	r8, r1, r3, r8
 800c2a8:	fb25 9904 	smlad	r9, r5, r4, r9
 800c2ac:	6a34      	ldr	r4, [r6, #32]
 800c2ae:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c2b0:	fb25 8a0a 	smlad	sl, r5, sl, r8
 800c2b4:	f8de 2008 	ldr.w	r2, [lr, #8]
 800c2b8:	f8d6 8028 	ldr.w	r8, [r6, #40]	; 0x28
 800c2bc:	6af5      	ldr	r5, [r6, #44]	; 0x2c
 800c2be:	fa2f f182 	sxtb16	r1, r2
 800c2c2:	fa2f f292 	sxtb16	r2, r2, ror #8
 800c2c6:	fb21 0004 	smlad	r0, r1, r4, r0
 800c2ca:	fb22 0003 	smlad	r0, r2, r3, r0
 800c2ce:	fb21 c108 	smlad	r1, r1, r8, ip
 800c2d2:	fb22 1205 	smlad	r2, r2, r5, r1
 800c2d6:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800c2da:	fa2f f18c 	sxtb16	r1, ip
 800c2de:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 800c2e2:	fb21 9404 	smlad	r4, r1, r4, r9
 800c2e6:	fb21 aa08 	smlad	sl, r1, r8, sl
 800c2ea:	fb2c 4903 	smlad	r9, ip, r3, r4
 800c2ee:	f8d6 8030 	ldr.w	r8, [r6, #48]	; 0x30
 800c2f2:	6b74      	ldr	r4, [r6, #52]	; 0x34
 800c2f4:	fb2c a505 	smlad	r5, ip, r5, sl
 800c2f8:	f8de 300c 	ldr.w	r3, [lr, #12]
 800c2fc:	3640      	adds	r6, #64	; 0x40
 800c2fe:	f856 ac08 	ldr.w	sl, [r6, #-8]
 800c302:	f856 ec04 	ldr.w	lr, [r6, #-4]
 800c306:	fa2f f183 	sxtb16	r1, r3
 800c30a:	fa2f f393 	sxtb16	r3, r3, ror #8
 800c30e:	fb21 0008 	smlad	r0, r1, r8, r0
 800c312:	fb23 0004 	smlad	r0, r3, r4, r0
 800c316:	fb21 220a 	smlad	r2, r1, sl, r2
 800c31a:	fb23 230e 	smlad	r3, r3, lr, r2
 800c31e:	68b9      	ldr	r1, [r7, #8]
 800c320:	fa2f f281 	sxtb16	r2, r1
 800c324:	fa2f f191 	sxtb16	r1, r1, ror #8
 800c328:	fb22 9908 	smlad	r9, r2, r8, r9
 800c32c:	fb22 550a 	smlad	r5, r2, sl, r5
 800c330:	fb21 9404 	smlad	r4, r1, r4, r9
 800c334:	fb21 510e 	smlad	r1, r1, lr, r5
 800c338:	3710      	adds	r7, #16
 800c33a:	9a01      	ldr	r2, [sp, #4]
 800c33c:	42ba      	cmp	r2, r7
 800c33e:	f47f af71 	bne.w	800c224 <st_sssa8_nn_mat_mult_nt_t+0x148>
 800c342:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c344:	f8dd b014 	ldr.w	fp, [sp, #20]
 800c348:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800c34a:	4692      	mov	sl, r2
 800c34c:	4493      	add	fp, r2
 800c34e:	9501      	str	r5, [sp, #4]
 800c350:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c352:	4592      	cmp	sl, r2
 800c354:	f280 81a5 	bge.w	800c6a2 <st_sssa8_nn_mat_mult_nt_t+0x5c6>
 800c358:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c35a:	f8cd a01c 	str.w	sl, [sp, #28]
 800c35e:	eba5 020a 	sub.w	r2, r5, sl
 800c362:	46aa      	mov	sl, r5
 800c364:	0892      	lsrs	r2, r2, #2
 800c366:	4616      	mov	r6, r2
 800c368:	9206      	str	r2, [sp, #24]
 800c36a:	9a01      	ldr	r2, [sp, #4]
 800c36c:	3601      	adds	r6, #1
 800c36e:	eb0b 0986 	add.w	r9, fp, r6, lsl #2
 800c372:	9605      	str	r6, [sp, #20]
 800c374:	f8d2 8000 	ldr.w	r8, [r2]
 800c378:	3210      	adds	r2, #16
 800c37a:	f85b 5b04 	ldr.w	r5, [fp], #4
 800c37e:	f852 cc0c 	ldr.w	ip, [r2, #-12]
 800c382:	f852 ec08 	ldr.w	lr, [r2, #-8]
 800c386:	f852 7c04 	ldr.w	r7, [r2, #-4]
 800c38a:	fa2f f685 	sxtb16	r6, r5
 800c38e:	fa2f f595 	sxtb16	r5, r5, ror #8
 800c392:	fb26 0008 	smlad	r0, r6, r8, r0
 800c396:	fb25 000c 	smlad	r0, r5, ip, r0
 800c39a:	fb26 330e 	smlad	r3, r6, lr, r3
 800c39e:	fb25 3307 	smlad	r3, r5, r7, r3
 800c3a2:	f85b 500a 	ldr.w	r5, [fp, sl]
 800c3a6:	fa2f f685 	sxtb16	r6, r5
 800c3aa:	fa2f f595 	sxtb16	r5, r5, ror #8
 800c3ae:	fb26 4408 	smlad	r4, r6, r8, r4
 800c3b2:	fb26 110e 	smlad	r1, r6, lr, r1
 800c3b6:	fb25 440c 	smlad	r4, r5, ip, r4
 800c3ba:	fb25 1107 	smlad	r1, r5, r7, r1
 800c3be:	45cb      	cmp	fp, r9
 800c3c0:	d1d8      	bne.n	800c374 <st_sssa8_nn_mat_mult_nt_t+0x298>
 800c3c2:	9a01      	ldr	r2, [sp, #4]
 800c3c4:	9d05      	ldr	r5, [sp, #20]
 800c3c6:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c3ca:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 800c3ce:	9d06      	ldr	r5, [sp, #24]
 800c3d0:	9201      	str	r2, [sp, #4]
 800c3d2:	f10a 0204 	add.w	r2, sl, #4
 800c3d6:	eb02 0a85 	add.w	sl, r2, r5, lsl #2
 800c3da:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800c3dc:	4552      	cmp	r2, sl
 800c3de:	dd58      	ble.n	800c492 <st_sssa8_nn_mat_mult_nt_t+0x3b6>
 800c3e0:	9f01      	ldr	r7, [sp, #4]
 800c3e2:	f999 2000 	ldrsb.w	r2, [r9]
 800c3e6:	f9b7 5002 	ldrsh.w	r5, [r7, #2]
 800c3ea:	f9b7 6000 	ldrsh.w	r6, [r7]
 800c3ee:	fb15 3302 	smlabb	r3, r5, r2, r3
 800c3f2:	fb16 0002 	smlabb	r0, r6, r2, r0
 800c3f6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800c3f8:	f919 2002 	ldrsb.w	r2, [r9, r2]
 800c3fc:	fb15 1102 	smlabb	r1, r5, r2, r1
 800c400:	9d38      	ldr	r5, [sp, #224]	; 0xe0
 800c402:	fb16 4402 	smlabb	r4, r6, r2, r4
 800c406:	f10a 0201 	add.w	r2, sl, #1
 800c40a:	4295      	cmp	r5, r2
 800c40c:	dd3d      	ble.n	800c48a <st_sssa8_nn_mat_mult_nt_t+0x3ae>
 800c40e:	eb09 0205 	add.w	r2, r9, r5
 800c412:	f9b7 6004 	ldrsh.w	r6, [r7, #4]
 800c416:	f9b7 5006 	ldrsh.w	r5, [r7, #6]
 800c41a:	f992 2001 	ldrsb.w	r2, [r2, #1]
 800c41e:	fb16 4402 	smlabb	r4, r6, r2, r4
 800c422:	fb15 1102 	smlabb	r1, r5, r2, r1
 800c426:	f999 2001 	ldrsb.w	r2, [r9, #1]
 800c42a:	fb16 0002 	smlabb	r0, r6, r2, r0
 800c42e:	9e38      	ldr	r6, [sp, #224]	; 0xe0
 800c430:	fb15 3302 	smlabb	r3, r5, r2, r3
 800c434:	f10a 0202 	add.w	r2, sl, #2
 800c438:	f109 0502 	add.w	r5, r9, #2
 800c43c:	4296      	cmp	r6, r2
 800c43e:	dd24      	ble.n	800c48a <st_sssa8_nn_mat_mult_nt_t+0x3ae>
 800c440:	57aa      	ldrsb	r2, [r5, r6]
 800c442:	f9b7 6008 	ldrsh.w	r6, [r7, #8]
 800c446:	f9b7 500a 	ldrsh.w	r5, [r7, #10]
 800c44a:	fb16 4402 	smlabb	r4, r6, r2, r4
 800c44e:	fb15 1102 	smlabb	r1, r5, r2, r1
 800c452:	f999 2002 	ldrsb.w	r2, [r9, #2]
 800c456:	fb16 0002 	smlabb	r0, r6, r2, r0
 800c45a:	9e38      	ldr	r6, [sp, #224]	; 0xe0
 800c45c:	fb15 3302 	smlabb	r3, r5, r2, r3
 800c460:	f10a 0203 	add.w	r2, sl, #3
 800c464:	f109 0503 	add.w	r5, r9, #3
 800c468:	4296      	cmp	r6, r2
 800c46a:	dd0e      	ble.n	800c48a <st_sssa8_nn_mat_mult_nt_t+0x3ae>
 800c46c:	57ad      	ldrsb	r5, [r5, r6]
 800c46e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800c472:	f9b7 600e 	ldrsh.w	r6, [r7, #14]
 800c476:	fb12 4405 	smlabb	r4, r2, r5, r4
 800c47a:	fb16 1105 	smlabb	r1, r6, r5, r1
 800c47e:	f999 5003 	ldrsb.w	r5, [r9, #3]
 800c482:	fb12 0005 	smlabb	r0, r2, r5, r0
 800c486:	fb16 3305 	smlabb	r3, r6, r5, r3
 800c48a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800c48c:	eba2 020a 	sub.w	r2, r2, sl
 800c490:	4491      	add	r9, r2
 800c492:	9a08      	ldr	r2, [sp, #32]
 800c494:	2a15      	cmp	r2, #21
 800c496:	f340 80a8 	ble.w	800c5ea <st_sssa8_nn_mat_mult_nt_t+0x50e>
 800c49a:	3a01      	subs	r2, #1
 800c49c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800c49e:	9e34      	ldr	r6, [sp, #208]	; 0xd0
 800c4a0:	fb50 5006 	smmla	r0, r0, r6, r5
 800c4a4:	fb54 5406 	smmla	r4, r4, r6, r5
 800c4a8:	4110      	asrs	r0, r2
 800c4aa:	fb53 5306 	smmla	r3, r3, r6, r5
 800c4ae:	fb51 5106 	smmla	r1, r1, r6, r5
 800c4b2:	9d3a      	ldr	r5, [sp, #232]	; 0xe8
 800c4b4:	4428      	add	r0, r5
 800c4b6:	f300 0007 	ssat	r0, #8, r0
 800c4ba:	9d03      	ldr	r5, [sp, #12]
 800c4bc:	4113      	asrs	r3, r2
 800c4be:	f805 0c01 	strb.w	r0, [r5, #-1]
 800c4c2:	983a      	ldr	r0, [sp, #232]	; 0xe8
 800c4c4:	4403      	add	r3, r0
 800c4c6:	f303 0307 	ssat	r3, #8, r3
 800c4ca:	9802      	ldr	r0, [sp, #8]
 800c4cc:	4114      	asrs	r4, r2
 800c4ce:	7043      	strb	r3, [r0, #1]
 800c4d0:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800c4d2:	18e3      	adds	r3, r4, r3
 800c4d4:	f303 0307 	ssat	r3, #8, r3
 800c4d8:	4111      	asrs	r1, r2
 800c4da:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 800c4dc:	5483      	strb	r3, [r0, r2]
 800c4de:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800c4e0:	4419      	add	r1, r3
 800c4e2:	f301 0207 	ssat	r2, #8, r1
 800c4e6:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c4e8:	54ea      	strb	r2, [r5, r3]
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4ee:	4413      	add	r3, r2
 800c4f0:	9302      	str	r3, [sp, #8]
 800c4f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c4f4:	eb09 0b03 	add.w	fp, r9, r3
 800c4f8:	9b03      	ldr	r3, [sp, #12]
 800c4fa:	4413      	add	r3, r2
 800c4fc:	9303      	str	r3, [sp, #12]
 800c4fe:	9b04      	ldr	r3, [sp, #16]
 800c500:	3b01      	subs	r3, #1
 800c502:	9304      	str	r3, [sp, #16]
 800c504:	f47f ae7b 	bne.w	800c1fe <st_sssa8_nn_mat_mult_nt_t+0x122>
 800c508:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c50a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c50c:	eb03 0a02 	add.w	sl, r3, r2
 800c510:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c512:	2b00      	cmp	r3, #0
 800c514:	f040 80d0 	bne.w	800c6b8 <st_sssa8_nn_mat_mult_nt_t+0x5dc>
 800c518:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	; 0x60
 800c51c:	4413      	add	r3, r2
 800c51e:	9318      	str	r3, [sp, #96]	; 0x60
 800c520:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c522:	3302      	adds	r3, #2
 800c524:	9314      	str	r3, [sp, #80]	; 0x50
 800c526:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800c528:	b11b      	cbz	r3, 800c532 <st_sssa8_nn_mat_mult_nt_t+0x456>
 800c52a:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800c52c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c52e:	4413      	add	r3, r2
 800c530:	933b      	str	r3, [sp, #236]	; 0xec
 800c532:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c534:	3308      	adds	r3, #8
 800c536:	9316      	str	r3, [sp, #88]	; 0x58
 800c538:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	; 0x64
 800c53c:	4413      	add	r3, r2
 800c53e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c540:	931a      	str	r3, [sp, #104]	; 0x68
 800c542:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c544:	4293      	cmp	r3, r2
 800c546:	f47f ae30 	bne.w	800c1aa <st_sssa8_nn_mat_mult_nt_t+0xce>
 800c54a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c54c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c54e:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c550:	fb01 3302 	mla	r3, r1, r2, r3
 800c554:	9322      	str	r3, [sp, #136]	; 0x88
 800c556:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c558:	07db      	lsls	r3, r3, #31
 800c55a:	d542      	bpl.n	800c5e2 <st_sssa8_nn_mat_mult_nt_t+0x506>
 800c55c:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800c55e:	2b00      	cmp	r3, #0
 800c560:	dd3f      	ble.n	800c5e2 <st_sssa8_nn_mat_mult_nt_t+0x506>
 800c562:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c564:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
 800c568:	9a08      	ldr	r2, [sp, #32]
 800c56a:	2500      	movs	r5, #0
 800c56c:	441e      	add	r6, r3
 800c56e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c570:	1e97      	subs	r7, r2, #2
 800c572:	f1c2 0e01 	rsb	lr, r2, #1
 800c576:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800c57a:	2301      	movs	r3, #1
 800c57c:	f102 3cff 	add.w	ip, r2, #4294967295
 800c580:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 800c584:	fa03 f707 	lsl.w	r7, r3, r7
 800c588:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c58a:	4693      	mov	fp, r2
 800c58c:	f8cd e004 	str.w	lr, [sp, #4]
 800c590:	e9dd a838 	ldrd	sl, r8, [sp, #224]	; 0xe0
 800c594:	f1ba 0f00 	cmp.w	sl, #0
 800c598:	6832      	ldr	r2, [r6, #0]
 800c59a:	dd0d      	ble.n	800c5b8 <st_sssa8_nn_mat_mult_nt_t+0x4dc>
 800c59c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c59e:	eb01 0e0a 	add.w	lr, r1, sl
 800c5a2:	1e58      	subs	r0, r3, #1
 800c5a4:	f911 3b01 	ldrsb.w	r3, [r1], #1
 800c5a8:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 800c5ac:	eba3 0308 	sub.w	r3, r3, r8
 800c5b0:	4571      	cmp	r1, lr
 800c5b2:	fb04 2203 	mla	r2, r4, r3, r2
 800c5b6:	d1f5      	bne.n	800c5a4 <st_sssa8_nn_mat_mult_nt_t+0x4c8>
 800c5b8:	f1bb 0f15 	cmp.w	fp, #21
 800c5bc:	f340 8228 	ble.w	800ca10 <st_sssa8_nn_mat_mult_nt_t+0x934>
 800c5c0:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800c5c2:	fb52 7303 	smmla	r3, r2, r3, r7
 800c5c6:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800c5c8:	fa43 f30c 	asr.w	r3, r3, ip
 800c5cc:	4413      	add	r3, r2
 800c5ce:	f303 0307 	ssat	r3, #8, r3
 800c5d2:	f889 3000 	strb.w	r3, [r9]
 800c5d6:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c5d8:	3501      	adds	r5, #1
 800c5da:	4499      	add	r9, r3
 800c5dc:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800c5de:	42ab      	cmp	r3, r5
 800c5e0:	d1d8      	bne.n	800c594 <st_sssa8_nn_mat_mult_nt_t+0x4b8>
 800c5e2:	2000      	movs	r0, #0
 800c5e4:	b02b      	add	sp, #172	; 0xac
 800c5e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5ea:	2a00      	cmp	r2, #0
 800c5ec:	dd23      	ble.n	800c636 <st_sssa8_nn_mat_mult_nt_t+0x55a>
 800c5ee:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 800c5f0:	0040      	lsls	r0, r0, #1
 800c5f2:	9e3a      	ldr	r6, [sp, #232]	; 0xe8
 800c5f4:	0064      	lsls	r4, r4, #1
 800c5f6:	fb50 6005 	smmla	r0, r0, r5, r6
 800c5fa:	005b      	lsls	r3, r3, #1
 800c5fc:	4110      	asrs	r0, r2
 800c5fe:	0049      	lsls	r1, r1, #1
 800c600:	fb54 6405 	smmla	r4, r4, r5, r6
 800c604:	fb53 6305 	smmla	r3, r3, r5, r6
 800c608:	fb51 6105 	smmla	r1, r1, r5, r6
 800c60c:	f300 0007 	ssat	r0, #8, r0
 800c610:	9d03      	ldr	r5, [sp, #12]
 800c612:	4113      	asrs	r3, r2
 800c614:	f805 0c01 	strb.w	r0, [r5, #-1]
 800c618:	f303 0307 	ssat	r3, #8, r3
 800c61c:	9802      	ldr	r0, [sp, #8]
 800c61e:	4114      	asrs	r4, r2
 800c620:	7043      	strb	r3, [r0, #1]
 800c622:	f304 0407 	ssat	r4, #8, r4
 800c626:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c628:	4111      	asrs	r1, r2
 800c62a:	54c4      	strb	r4, [r0, r3]
 800c62c:	f301 0107 	ssat	r1, #8, r1
 800c630:	54e9      	strb	r1, [r5, r3]
 800c632:	4603      	mov	r3, r0
 800c634:	e75a      	b.n	800c4ec <st_sssa8_nn_mat_mult_nt_t+0x410>
 800c636:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800c638:	fa00 f205 	lsl.w	r2, r0, r5
 800c63c:	f302 021f 	ssat	r2, #32, r2
 800c640:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800c642:	fb52 f210 	smmulr	r2, r2, r0
 800c646:	fa04 f005 	lsl.w	r0, r4, r5
 800c64a:	f300 001f 	ssat	r0, #32, r0
 800c64e:	9c34      	ldr	r4, [sp, #208]	; 0xd0
 800c650:	fb50 f014 	smmulr	r0, r0, r4
 800c654:	462c      	mov	r4, r5
 800c656:	40ab      	lsls	r3, r5
 800c658:	f303 031f 	ssat	r3, #32, r3
 800c65c:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 800c65e:	fb53 f315 	smmulr	r3, r3, r5
 800c662:	40a1      	lsls	r1, r4
 800c664:	f301 011f 	ssat	r1, #32, r1
 800c668:	fb51 f115 	smmulr	r1, r1, r5
 800c66c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800c66e:	4422      	add	r2, r4
 800c670:	f302 0207 	ssat	r2, #8, r2
 800c674:	9c03      	ldr	r4, [sp, #12]
 800c676:	f804 2c01 	strb.w	r2, [r4, #-1]
 800c67a:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800c67c:	4413      	add	r3, r2
 800c67e:	f303 0307 	ssat	r3, #8, r3
 800c682:	9a02      	ldr	r2, [sp, #8]
 800c684:	7053      	strb	r3, [r2, #1]
 800c686:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800c688:	4418      	add	r0, r3
 800c68a:	f300 0007 	ssat	r0, #8, r0
 800c68e:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c690:	54d0      	strb	r0, [r2, r3]
 800c692:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800c694:	4419      	add	r1, r3
 800c696:	f301 0107 	ssat	r1, #8, r1
 800c69a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800c69c:	54e1      	strb	r1, [r4, r3]
 800c69e:	4613      	mov	r3, r2
 800c6a0:	e724      	b.n	800c4ec <st_sssa8_nn_mat_mult_nt_t+0x410>
 800c6a2:	46d9      	mov	r9, fp
 800c6a4:	e699      	b.n	800c3da <st_sssa8_nn_mat_mult_nt_t+0x2fe>
 800c6a6:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800c6a8:	f04f 0a00 	mov.w	sl, #0
 800c6ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c6ae:	9301      	str	r3, [sp, #4]
 800c6b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6b2:	4604      	mov	r4, r0
 800c6b4:	4619      	mov	r1, r3
 800c6b6:	e64b      	b.n	800c350 <st_sssa8_nn_mat_mult_nt_t+0x274>
 800c6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	f340 81e8 	ble.w	800ca90 <st_sssa8_nn_mat_mult_nt_t+0x9b4>
 800c6c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c6c2:	e9dd 5209 	ldrd	r5, r2, [sp, #36]	; 0x24
 800c6c6:	eb0b 0e03 	add.w	lr, fp, r3
 800c6ca:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800c6cc:	f8db 1000 	ldr.w	r1, [fp]
 800c6d0:	fa2f f081 	sxtb16	r0, r1
 800c6d4:	fa2f f191 	sxtb16	r1, r1, ror #8
 800c6d8:	681c      	ldr	r4, [r3, #0]
 800c6da:	fb20 5404 	smlad	r4, r0, r4, r5
 800c6de:	685d      	ldr	r5, [r3, #4]
 800c6e0:	fb21 4505 	smlad	r5, r1, r5, r4
 800c6e4:	689c      	ldr	r4, [r3, #8]
 800c6e6:	fb20 2204 	smlad	r2, r0, r4, r2
 800c6ea:	68d8      	ldr	r0, [r3, #12]
 800c6ec:	fb21 2100 	smlad	r1, r1, r0, r2
 800c6f0:	f8db 2004 	ldr.w	r2, [fp, #4]
 800c6f4:	fa2f f082 	sxtb16	r0, r2
 800c6f8:	fa2f f292 	sxtb16	r2, r2, ror #8
 800c6fc:	691c      	ldr	r4, [r3, #16]
 800c6fe:	fb20 5404 	smlad	r4, r0, r4, r5
 800c702:	695d      	ldr	r5, [r3, #20]
 800c704:	fb22 4505 	smlad	r5, r2, r5, r4
 800c708:	699c      	ldr	r4, [r3, #24]
 800c70a:	fb20 1004 	smlad	r0, r0, r4, r1
 800c70e:	69d9      	ldr	r1, [r3, #28]
 800c710:	fb22 0201 	smlad	r2, r2, r1, r0
 800c714:	f8db 1008 	ldr.w	r1, [fp, #8]
 800c718:	fa2f f081 	sxtb16	r0, r1
 800c71c:	fa2f f191 	sxtb16	r1, r1, ror #8
 800c720:	6a1c      	ldr	r4, [r3, #32]
 800c722:	fb20 5404 	smlad	r4, r0, r4, r5
 800c726:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 800c728:	fb21 4606 	smlad	r6, r1, r6, r4
 800c72c:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800c72e:	fb20 2004 	smlad	r0, r0, r4, r2
 800c732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c734:	fb21 0102 	smlad	r1, r1, r2, r0
 800c738:	f8db 500c 	ldr.w	r5, [fp, #12]
 800c73c:	3340      	adds	r3, #64	; 0x40
 800c73e:	f853 4c10 	ldr.w	r4, [r3, #-16]
 800c742:	f10b 0b10 	add.w	fp, fp, #16
 800c746:	f853 8c0c 	ldr.w	r8, [r3, #-12]
 800c74a:	f853 cc08 	ldr.w	ip, [r3, #-8]
 800c74e:	f853 7c04 	ldr.w	r7, [r3, #-4]
 800c752:	fa2f f085 	sxtb16	r0, r5
 800c756:	fa2f f295 	sxtb16	r2, r5, ror #8
 800c75a:	fb20 6404 	smlad	r4, r0, r4, r6
 800c75e:	fb22 4508 	smlad	r5, r2, r8, r4
 800c762:	fb20 110c 	smlad	r1, r0, ip, r1
 800c766:	fb22 1207 	smlad	r2, r2, r7, r1
 800c76a:	45de      	cmp	lr, fp
 800c76c:	d1ae      	bne.n	800c6cc <st_sssa8_nn_mat_mult_nt_t+0x5f0>
 800c76e:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800c770:	f8dd e044 	ldr.w	lr, [sp, #68]	; 0x44
 800c774:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 800c778:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c77a:	eb03 0c02 	add.w	ip, r3, r2
 800c77e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c780:	4573      	cmp	r3, lr
 800c782:	f340 8183 	ble.w	800ca8c <st_sssa8_nn_mat_mult_nt_t+0x9b0>
 800c786:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c788:	f1a3 0904 	sub.w	r9, r3, #4
 800c78c:	4663      	mov	r3, ip
 800c78e:	eba9 090e 	sub.w	r9, r9, lr
 800c792:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800c796:	f109 0801 	add.w	r8, r9, #1
 800c79a:	e9dd 4509 	ldrd	r4, r5, [sp, #36]	; 0x24
 800c79e:	eb0b 0788 	add.w	r7, fp, r8, lsl #2
 800c7a2:	e9cd ae01 	strd	sl, lr, [sp, #4]
 800c7a6:	6818      	ldr	r0, [r3, #0]
 800c7a8:	3310      	adds	r3, #16
 800c7aa:	f85b 2b04 	ldr.w	r2, [fp], #4
 800c7ae:	f853 ac0c 	ldr.w	sl, [r3, #-12]
 800c7b2:	f853 ec08 	ldr.w	lr, [r3, #-8]
 800c7b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800c7ba:	fa2f f182 	sxtb16	r1, r2
 800c7be:	fa2f f292 	sxtb16	r2, r2, ror #8
 800c7c2:	fb21 4400 	smlad	r4, r1, r0, r4
 800c7c6:	fb22 440a 	smlad	r4, r2, sl, r4
 800c7ca:	fb21 550e 	smlad	r5, r1, lr, r5
 800c7ce:	fb22 5506 	smlad	r5, r2, r6, r5
 800c7d2:	45bb      	cmp	fp, r7
 800c7d4:	d1e7      	bne.n	800c7a6 <st_sssa8_nn_mat_mult_nt_t+0x6ca>
 800c7d6:	eb0c 1c08 	add.w	ip, ip, r8, lsl #4
 800c7da:	e9dd ae01 	ldrd	sl, lr, [sp, #4]
 800c7de:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 800c7e2:	f10e 0e04 	add.w	lr, lr, #4
 800c7e6:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 800c7ea:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c7ec:	4573      	cmp	r3, lr
 800c7ee:	dd40      	ble.n	800c872 <st_sssa8_nn_mat_mult_nt_t+0x796>
 800c7f0:	f997 3000 	ldrsb.w	r3, [r7]
 800c7f4:	f8bc 2000 	ldrh.w	r2, [ip]
 800c7f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c7fa:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c7fc:	fb12 1103 	smlabb	r1, r2, r3, r1
 800c800:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c804:	fb12 0003 	smlabb	r0, r2, r3, r0
 800c808:	f10e 0301 	add.w	r3, lr, #1
 800c80c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800c80e:	9109      	str	r1, [sp, #36]	; 0x24
 800c810:	429a      	cmp	r2, r3
 800c812:	900a      	str	r0, [sp, #40]	; 0x28
 800c814:	dd2d      	ble.n	800c872 <st_sssa8_nn_mat_mult_nt_t+0x796>
 800c816:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800c81a:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 800c81e:	fb12 1103 	smlabb	r1, r2, r3, r1
 800c822:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800c826:	fb12 0003 	smlabb	r0, r2, r3, r0
 800c82a:	f10e 0302 	add.w	r3, lr, #2
 800c82e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800c830:	9109      	str	r1, [sp, #36]	; 0x24
 800c832:	429a      	cmp	r2, r3
 800c834:	900a      	str	r0, [sp, #40]	; 0x28
 800c836:	dd1c      	ble.n	800c872 <st_sssa8_nn_mat_mult_nt_t+0x796>
 800c838:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c83c:	f10e 0e03 	add.w	lr, lr, #3
 800c840:	f8bc 2008 	ldrh.w	r2, [ip, #8]
 800c844:	fb12 1103 	smlabb	r1, r2, r3, r1
 800c848:	f8bc 200a 	ldrh.w	r2, [ip, #10]
 800c84c:	fb12 0003 	smlabb	r0, r2, r3, r0
 800c850:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c852:	9109      	str	r1, [sp, #36]	; 0x24
 800c854:	4573      	cmp	r3, lr
 800c856:	900a      	str	r0, [sp, #40]	; 0x28
 800c858:	dd0b      	ble.n	800c872 <st_sssa8_nn_mat_mult_nt_t+0x796>
 800c85a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c85e:	f8bc 200c 	ldrh.w	r2, [ip, #12]
 800c862:	fb12 1203 	smlabb	r2, r2, r3, r1
 800c866:	9209      	str	r2, [sp, #36]	; 0x24
 800c868:	f8bc 200e 	ldrh.w	r2, [ip, #14]
 800c86c:	fb12 0303 	smlabb	r3, r2, r3, r0
 800c870:	930a      	str	r3, [sp, #40]	; 0x28
 800c872:	9908      	ldr	r1, [sp, #32]
 800c874:	2915      	cmp	r1, #21
 800c876:	f340 80af 	ble.w	800c9d8 <st_sssa8_nn_mat_mult_nt_t+0x8fc>
 800c87a:	3901      	subs	r1, #1
 800c87c:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800c87e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c880:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c882:	9c34      	ldr	r4, [sp, #208]	; 0xd0
 800c884:	fb52 3200 	smmla	r2, r2, r0, r3
 800c888:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c88a:	410a      	asrs	r2, r1
 800c88c:	fb50 3304 	smmla	r3, r0, r4, r3
 800c890:	983a      	ldr	r0, [sp, #232]	; 0xe8
 800c892:	4402      	add	r2, r0
 800c894:	f302 0207 	ssat	r2, #8, r2
 800c898:	410b      	asrs	r3, r1
 800c89a:	f88a 2000 	strb.w	r2, [sl]
 800c89e:	4403      	add	r3, r0
 800c8a0:	f303 0307 	ssat	r3, #8, r3
 800c8a4:	f88a 3001 	strb.w	r3, [sl, #1]
 800c8a8:	e636      	b.n	800c518 <st_sssa8_nn_mat_mult_nt_t+0x43c>
 800c8aa:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800c8ac:	2900      	cmp	r1, #0
 800c8ae:	f000 80e9 	beq.w	800ca84 <st_sssa8_nn_mat_mult_nt_t+0x9a8>
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	3210      	adds	r2, #16
 800c8ba:	f932 4c10 	ldrsh.w	r4, [r2, #-16]
 800c8be:	3901      	subs	r1, #1
 800c8c0:	f102 0210 	add.w	r2, r2, #16
 800c8c4:	eba0 0004 	sub.w	r0, r0, r4
 800c8c8:	f932 4c18 	ldrsh.w	r4, [r2, #-24]
 800c8cc:	eba3 0304 	sub.w	r3, r3, r4
 800c8d0:	f932 4c1e 	ldrsh.w	r4, [r2, #-30]
 800c8d4:	eba0 0004 	sub.w	r0, r0, r4
 800c8d8:	f932 4c16 	ldrsh.w	r4, [r2, #-22]
 800c8dc:	eba3 0304 	sub.w	r3, r3, r4
 800c8e0:	f932 4c1c 	ldrsh.w	r4, [r2, #-28]
 800c8e4:	eba0 0004 	sub.w	r0, r0, r4
 800c8e8:	f932 4c14 	ldrsh.w	r4, [r2, #-20]
 800c8ec:	eba3 0304 	sub.w	r3, r3, r4
 800c8f0:	f932 4c1a 	ldrsh.w	r4, [r2, #-26]
 800c8f4:	eba0 0004 	sub.w	r0, r0, r4
 800c8f8:	f932 4c12 	ldrsh.w	r4, [r2, #-18]
 800c8fc:	eba3 0304 	sub.w	r3, r3, r4
 800c900:	d1db      	bne.n	800c8ba <st_sssa8_nn_mat_mult_nt_t+0x7de>
 800c902:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800c904:	9925      	ldr	r1, [sp, #148]	; 0x94
 800c906:	440a      	add	r2, r1
 800c908:	9924      	ldr	r1, [sp, #144]	; 0x90
 800c90a:	b1a9      	cbz	r1, 800c938 <st_sssa8_nn_mat_mult_nt_t+0x85c>
 800c90c:	f9b2 1000 	ldrsh.w	r1, [r2]
 800c910:	1a40      	subs	r0, r0, r1
 800c912:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 800c916:	1a5b      	subs	r3, r3, r1
 800c918:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800c91a:	b169      	cbz	r1, 800c938 <st_sssa8_nn_mat_mult_nt_t+0x85c>
 800c91c:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 800c920:	1a40      	subs	r0, r0, r1
 800c922:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 800c926:	1a5b      	subs	r3, r3, r1
 800c928:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c92a:	b129      	cbz	r1, 800c938 <st_sssa8_nn_mat_mult_nt_t+0x85c>
 800c92c:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
 800c930:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800c934:	1a40      	subs	r0, r0, r1
 800c936:	1a9b      	subs	r3, r3, r2
 800c938:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800c93a:	fb02 f000 	mul.w	r0, r2, r0
 800c93e:	fb03 f202 	mul.w	r2, r3, r2
 800c942:	e43c      	b.n	800c1be <st_sssa8_nn_mat_mult_nt_t+0xe2>
 800c944:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800c946:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c948:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800c94a:	18ec      	adds	r4, r5, r3
 800c94c:	2800      	cmp	r0, #0
 800c94e:	f000 80a6 	beq.w	800ca9e <st_sssa8_nn_mat_mult_nt_t+0x9c2>
 800c952:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800c954:	f855 3b04 	ldr.w	r3, [r5], #4
 800c958:	3210      	adds	r2, #16
 800c95a:	f854 1b04 	ldr.w	r1, [r4], #4
 800c95e:	3801      	subs	r0, #1
 800c960:	fa2f f683 	sxtb16	r6, r3
 800c964:	ea4f 2333 	mov.w	r3, r3, ror #8
 800c968:	f842 6c10 	str.w	r6, [r2, #-16]
 800c96c:	fa2f f383 	sxtb16	r3, r3
 800c970:	f842 3c0c 	str.w	r3, [r2, #-12]
 800c974:	ea4f 2331 	mov.w	r3, r1, ror #8
 800c978:	fa2f f181 	sxtb16	r1, r1
 800c97c:	fa2f f383 	sxtb16	r3, r3
 800c980:	f842 1c08 	str.w	r1, [r2, #-8]
 800c984:	f842 3c04 	str.w	r3, [r2, #-4]
 800c988:	d1e4      	bne.n	800c954 <st_sssa8_nn_mat_mult_nt_t+0x878>
 800c98a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800c98c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800c98e:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800c990:	9938      	ldr	r1, [sp, #224]	; 0xe0
 800c992:	4413      	add	r3, r2
 800c994:	4602      	mov	r2, r0
 800c996:	180c      	adds	r4, r1, r0
 800c998:	9924      	ldr	r1, [sp, #144]	; 0x90
 800c99a:	2900      	cmp	r1, #0
 800c99c:	f43f ac09 	beq.w	800c1b2 <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800c9a0:	f992 1000 	ldrsb.w	r1, [r2]
 800c9a4:	8019      	strh	r1, [r3, #0]
 800c9a6:	f994 1000 	ldrsb.w	r1, [r4]
 800c9aa:	8059      	strh	r1, [r3, #2]
 800c9ac:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800c9ae:	2900      	cmp	r1, #0
 800c9b0:	f43f abff 	beq.w	800c1b2 <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800c9b4:	f992 1001 	ldrsb.w	r1, [r2, #1]
 800c9b8:	8099      	strh	r1, [r3, #4]
 800c9ba:	f994 1001 	ldrsb.w	r1, [r4, #1]
 800c9be:	80d9      	strh	r1, [r3, #6]
 800c9c0:	9926      	ldr	r1, [sp, #152]	; 0x98
 800c9c2:	2900      	cmp	r1, #0
 800c9c4:	f43f abf5 	beq.w	800c1b2 <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800c9c8:	f992 2002 	ldrsb.w	r2, [r2, #2]
 800c9cc:	811a      	strh	r2, [r3, #8]
 800c9ce:	f994 2002 	ldrsb.w	r2, [r4, #2]
 800c9d2:	815a      	strh	r2, [r3, #10]
 800c9d4:	f7ff bbed 	b.w	800c1b2 <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800c9d8:	2900      	cmp	r1, #0
 800c9da:	dd37      	ble.n	800ca4c <st_sssa8_nn_mat_mult_nt_t+0x970>
 800c9dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c9e0:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800c9e2:	005b      	lsls	r3, r3, #1
 800c9e4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800c9e6:	0052      	lsls	r2, r2, #1
 800c9e8:	fb53 4300 	smmla	r3, r3, r0, r4
 800c9ec:	fb52 4200 	smmla	r2, r2, r0, r4
 800c9f0:	410b      	asrs	r3, r1
 800c9f2:	f303 0307 	ssat	r3, #8, r3
 800c9f6:	410a      	asrs	r2, r1
 800c9f8:	f88a 3000 	strb.w	r3, [sl]
 800c9fc:	f302 0307 	ssat	r3, #8, r2
 800ca00:	f88a 3001 	strb.w	r3, [sl, #1]
 800ca04:	e588      	b.n	800c518 <st_sssa8_nn_mat_mult_nt_t+0x43c>
 800ca06:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 800ca0a:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 800ca0e:	e57f      	b.n	800c510 <st_sssa8_nn_mat_mult_nt_t+0x434>
 800ca10:	f1bb 0f00 	cmp.w	fp, #0
 800ca14:	dd0b      	ble.n	800ca2e <st_sssa8_nn_mat_mult_nt_t+0x952>
 800ca16:	0053      	lsls	r3, r2, #1
 800ca18:	983a      	ldr	r0, [sp, #232]	; 0xe8
 800ca1a:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800ca1c:	fb53 0302 	smmla	r3, r3, r2, r0
 800ca20:	fa43 f30b 	asr.w	r3, r3, fp
 800ca24:	f303 0307 	ssat	r3, #8, r3
 800ca28:	f889 3000 	strb.w	r3, [r9]
 800ca2c:	e5d3      	b.n	800c5d6 <st_sssa8_nn_mat_mult_nt_t+0x4fa>
 800ca2e:	9b01      	ldr	r3, [sp, #4]
 800ca30:	fa02 f303 	lsl.w	r3, r2, r3
 800ca34:	f303 031f 	ssat	r3, #32, r3
 800ca38:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800ca3a:	fb53 f312 	smmulr	r3, r3, r2
 800ca3e:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800ca40:	4413      	add	r3, r2
 800ca42:	f303 0307 	ssat	r3, #8, r3
 800ca46:	f889 3000 	strb.w	r3, [r9]
 800ca4a:	e5c4      	b.n	800c5d6 <st_sssa8_nn_mat_mult_nt_t+0x4fa>
 800ca4c:	f1c1 0301 	rsb	r3, r1, #1
 800ca50:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca52:	409a      	lsls	r2, r3
 800ca54:	f302 021f 	ssat	r2, #32, r2
 800ca58:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800ca5a:	fb52 f211 	smmulr	r2, r2, r1
 800ca5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800ca60:	4099      	lsls	r1, r3
 800ca62:	f301 031f 	ssat	r3, #32, r1
 800ca66:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800ca68:	fb53 f311 	smmulr	r3, r3, r1
 800ca6c:	993a      	ldr	r1, [sp, #232]	; 0xe8
 800ca6e:	440a      	add	r2, r1
 800ca70:	f302 0207 	ssat	r2, #8, r2
 800ca74:	440b      	add	r3, r1
 800ca76:	f88a 2000 	strb.w	r2, [sl]
 800ca7a:	f303 0307 	ssat	r3, #8, r3
 800ca7e:	f88a 3001 	strb.w	r3, [sl, #1]
 800ca82:	e549      	b.n	800c518 <st_sssa8_nn_mat_mult_nt_t+0x43c>
 800ca84:	4608      	mov	r0, r1
 800ca86:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800ca88:	460b      	mov	r3, r1
 800ca8a:	e73d      	b.n	800c908 <st_sssa8_nn_mat_mult_nt_t+0x82c>
 800ca8c:	465f      	mov	r7, fp
 800ca8e:	e6ac      	b.n	800c7ea <st_sssa8_nn_mat_mult_nt_t+0x70e>
 800ca90:	f8dd c0ec 	ldr.w	ip, [sp, #236]	; 0xec
 800ca94:	f04f 0e00 	mov.w	lr, #0
 800ca98:	e671      	b.n	800c77e <st_sssa8_nn_mat_mult_nt_t+0x6a2>
 800ca9a:	931b      	str	r3, [sp, #108]	; 0x6c
 800ca9c:	e55b      	b.n	800c556 <st_sssa8_nn_mat_mult_nt_t+0x47a>
 800ca9e:	462a      	mov	r2, r5
 800caa0:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800caa2:	e779      	b.n	800c998 <st_sssa8_nn_mat_mult_nt_t+0x8bc>

0800caa4 <st_int8_reordered_no_shift_zero>:
 800caa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800caa6:	0897      	lsrs	r7, r2, #2
 800caa8:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 800caac:	d02f      	beq.n	800cb0e <st_int8_reordered_no_shift_zero+0x6a>
 800caae:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 800cab2:	460c      	mov	r4, r1
 800cab4:	f850 cb04 	ldr.w	ip, [r0], #4
 800cab8:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 800cabc:	fa2f fe8e 	sxtb16	lr, lr
 800cac0:	fade fe03 	ssub16	lr, lr, r3
 800cac4:	fa2f fc8c 	sxtb16	ip, ip
 800cac8:	fadc fc03 	ssub16	ip, ip, r3
 800cacc:	42a8      	cmp	r0, r5
 800cace:	f8c4 c000 	str.w	ip, [r4]
 800cad2:	f8c4 e004 	str.w	lr, [r4, #4]
 800cad6:	f104 0408 	add.w	r4, r4, #8
 800cada:	d1eb      	bne.n	800cab4 <st_int8_reordered_no_shift_zero+0x10>
 800cadc:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800cae0:	f012 0203 	ands.w	r2, r2, #3
 800cae4:	d012      	beq.n	800cb0c <st_int8_reordered_no_shift_zero+0x68>
 800cae6:	f995 0000 	ldrsb.w	r0, [r5]
 800caea:	b273      	sxtb	r3, r6
 800caec:	3a01      	subs	r2, #1
 800caee:	eba0 0003 	sub.w	r0, r0, r3
 800caf2:	8008      	strh	r0, [r1, #0]
 800caf4:	d00a      	beq.n	800cb0c <st_int8_reordered_no_shift_zero+0x68>
 800caf6:	f995 0001 	ldrsb.w	r0, [r5, #1]
 800cafa:	2a01      	cmp	r2, #1
 800cafc:	eba0 0003 	sub.w	r0, r0, r3
 800cb00:	8048      	strh	r0, [r1, #2]
 800cb02:	d003      	beq.n	800cb0c <st_int8_reordered_no_shift_zero+0x68>
 800cb04:	f995 2002 	ldrsb.w	r2, [r5, #2]
 800cb08:	1ad3      	subs	r3, r2, r3
 800cb0a:	808b      	strh	r3, [r1, #4]
 800cb0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cb0e:	4605      	mov	r5, r0
 800cb10:	e7e6      	b.n	800cae0 <st_int8_reordered_no_shift_zero+0x3c>
 800cb12:	bf00      	nop

0800cb14 <st_sssa8_nn_mat_mult_kernel_opt>:
 800cb14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb18:	b09b      	sub	sp, #108	; 0x6c
 800cb1a:	4683      	mov	fp, r0
 800cb1c:	f8bd 6090 	ldrh.w	r6, [sp, #144]	; 0x90
 800cb20:	9f29      	ldr	r7, [sp, #164]	; 0xa4
 800cb22:	f8bd 4094 	ldrh.w	r4, [sp, #148]	; 0x94
 800cb26:	0870      	lsrs	r0, r6, #1
 800cb28:	f9bd 5098 	ldrsh.w	r5, [sp, #152]	; 0x98
 800cb2c:	441f      	add	r7, r3
 800cb2e:	9318      	str	r3, [sp, #96]	; 0x60
 800cb30:	9616      	str	r6, [sp, #88]	; 0x58
 800cb32:	9109      	str	r1, [sp, #36]	; 0x24
 800cb34:	9215      	str	r2, [sp, #84]	; 0x54
 800cb36:	9404      	str	r4, [sp, #16]
 800cb38:	9508      	str	r5, [sp, #32]
 800cb3a:	9714      	str	r7, [sp, #80]	; 0x50
 800cb3c:	9019      	str	r0, [sp, #100]	; 0x64
 800cb3e:	f000 81a5 	beq.w	800ce8c <st_sssa8_nn_mat_mult_kernel_opt+0x378>
 800cb42:	460e      	mov	r6, r1
 800cb44:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800cb48:	4694      	mov	ip, r2
 800cb4a:	1e42      	subs	r2, r0, #1
 800cb4c:	910a      	str	r1, [sp, #40]	; 0x28
 800cb4e:	2001      	movs	r0, #1
 800cb50:	1ea9      	subs	r1, r5, #2
 800cb52:	f1a4 0310 	sub.w	r3, r4, #16
 800cb56:	b292      	uxth	r2, r2
 800cb58:	46d9      	mov	r9, fp
 800cb5a:	4088      	lsls	r0, r1
 800cb5c:	091b      	lsrs	r3, r3, #4
 800cb5e:	f10c 0110 	add.w	r1, ip, #16
 800cb62:	9012      	str	r0, [sp, #72]	; 0x48
 800cb64:	4660      	mov	r0, ip
 800cb66:	3301      	adds	r3, #1
 800cb68:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800cb6c:	3008      	adds	r0, #8
 800cb6e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cb70:	920c      	str	r2, [sp, #48]	; 0x30
 800cb72:	4622      	mov	r2, r4
 800cb74:	9001      	str	r0, [sp, #4]
 800cb76:	3c03      	subs	r4, #3
 800cb78:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800cb7a:	940b      	str	r4, [sp, #44]	; 0x2c
 800cb7c:	3002      	adds	r0, #2
 800cb7e:	9003      	str	r0, [sp, #12]
 800cb80:	1cb8      	adds	r0, r7, #2
 800cb82:	9002      	str	r0, [sp, #8]
 800cb84:	eb06 1043 	add.w	r0, r6, r3, lsl #5
 800cb88:	9010      	str	r0, [sp, #64]	; 0x40
 800cb8a:	0198      	lsls	r0, r3, #6
 800cb8c:	900d      	str	r0, [sp, #52]	; 0x34
 800cb8e:	0118      	lsls	r0, r3, #4
 800cb90:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 800cb94:	900f      	str	r0, [sp, #60]	; 0x3c
 800cb96:	930e      	str	r3, [sp, #56]	; 0x38
 800cb98:	1f13      	subs	r3, r2, #4
 800cb9a:	9311      	str	r3, [sp, #68]	; 0x44
 800cb9c:	f1c5 0301 	rsb	r3, r5, #1
 800cba0:	9317      	str	r3, [sp, #92]	; 0x5c
 800cba2:	1e6b      	subs	r3, r5, #1
 800cba4:	9313      	str	r3, [sp, #76]	; 0x4c
 800cba6:	9904      	ldr	r1, [sp, #16]
 800cba8:	9a01      	ldr	r2, [sp, #4]
 800cbaa:	290f      	cmp	r1, #15
 800cbac:	e952 3202 	ldrd	r3, r2, [r2, #-8]
 800cbb0:	f340 823e 	ble.w	800d030 <st_sssa8_nn_mat_mult_kernel_opt+0x51c>
 800cbb4:	464d      	mov	r5, r9
 800cbb6:	4611      	mov	r1, r2
 800cbb8:	4618      	mov	r0, r3
 800cbba:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800cbbc:	e9dd 4709 	ldrd	r4, r7, [sp, #36]	; 0x24
 800cbc0:	f8d4 e000 	ldr.w	lr, [r4]
 800cbc4:	f8d7 a000 	ldr.w	sl, [r7]
 800cbc8:	f8d5 c000 	ldr.w	ip, [r5]
 800cbcc:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800cbd0:	fb2c 330e 	smlad	r3, ip, lr, r3
 800cbd4:	fb2c 000a 	smlad	r0, ip, sl, r0
 800cbd8:	fb28 2e0e 	smlad	lr, r8, lr, r2
 800cbdc:	fb28 110a 	smlad	r1, r8, sl, r1
 800cbe0:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800cbe4:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800cbe8:	68aa      	ldr	r2, [r5, #8]
 800cbea:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 800cbee:	fb22 330c 	smlad	r3, r2, ip, r3
 800cbf2:	fb22 0008 	smlad	r0, r2, r8, r0
 800cbf6:	fb2b ee0c 	smlad	lr, fp, ip, lr
 800cbfa:	fb2b 1808 	smlad	r8, fp, r8, r1
 800cbfe:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800cc02:	f8d7 b008 	ldr.w	fp, [r7, #8]
 800cc06:	692a      	ldr	r2, [r5, #16]
 800cc08:	f8d5 a014 	ldr.w	sl, [r5, #20]
 800cc0c:	fb22 330c 	smlad	r3, r2, ip, r3
 800cc10:	fb22 000b 	smlad	r0, r2, fp, r0
 800cc14:	fb2a ee0c 	smlad	lr, sl, ip, lr
 800cc18:	fb2a 8b0b 	smlad	fp, sl, fp, r8
 800cc1c:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800cc20:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800cc24:	f8d5 8018 	ldr.w	r8, [r5, #24]
 800cc28:	69e9      	ldr	r1, [r5, #28]
 800cc2a:	fb28 330c 	smlad	r3, r8, ip, r3
 800cc2e:	fb28 000a 	smlad	r0, r8, sl, r0
 800cc32:	fb21 ec0c 	smlad	ip, r1, ip, lr
 800cc36:	fb21 ba0a 	smlad	sl, r1, sl, fp
 800cc3a:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800cc3e:	6939      	ldr	r1, [r7, #16]
 800cc40:	f8d5 8020 	ldr.w	r8, [r5, #32]
 800cc44:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800cc46:	fb28 330e 	smlad	r3, r8, lr, r3
 800cc4a:	fb28 0001 	smlad	r0, r8, r1, r0
 800cc4e:	fb22 cc0e 	smlad	ip, r2, lr, ip
 800cc52:	fb22 a101 	smlad	r1, r2, r1, sl
 800cc56:	f8d4 e014 	ldr.w	lr, [r4, #20]
 800cc5a:	f8d7 a014 	ldr.w	sl, [r7, #20]
 800cc5e:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
 800cc62:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800cc64:	fb28 330e 	smlad	r3, r8, lr, r3
 800cc68:	fb28 000a 	smlad	r0, r8, sl, r0
 800cc6c:	fb22 cc0e 	smlad	ip, r2, lr, ip
 800cc70:	fb22 120a 	smlad	r2, r2, sl, r1
 800cc74:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800cc78:	f8d7 b018 	ldr.w	fp, [r7, #24]
 800cc7c:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 800cc80:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800cc82:	fb28 330e 	smlad	r3, r8, lr, r3
 800cc86:	fb28 080b 	smlad	r8, r8, fp, r0
 800cc8a:	fb21 ce0e 	smlad	lr, r1, lr, ip
 800cc8e:	fb21 210b 	smlad	r1, r1, fp, r2
 800cc92:	69e2      	ldr	r2, [r4, #28]
 800cc94:	3720      	adds	r7, #32
 800cc96:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 800cc98:	3420      	adds	r4, #32
 800cc9a:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
 800cc9e:	3540      	adds	r5, #64	; 0x40
 800cca0:	f857 bc04 	ldr.w	fp, [r7, #-4]
 800cca4:	fb20 3302 	smlad	r3, r0, r2, r3
 800cca8:	fb20 800b 	smlad	r0, r0, fp, r8
 800ccac:	fb2c e202 	smlad	r2, ip, r2, lr
 800ccb0:	fb2c 110b 	smlad	r1, ip, fp, r1
 800ccb4:	42a6      	cmp	r6, r4
 800ccb6:	d183      	bne.n	800cbc0 <st_sssa8_nn_mat_mult_kernel_opt+0xac>
 800ccb8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ccba:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800ccbe:	44a9      	add	r9, r5
 800ccc0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800ccc2:	9500      	str	r5, [sp, #0]
 800ccc4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800ccc6:	45ab      	cmp	fp, r5
 800ccc8:	f280 81bd 	bge.w	800d046 <st_sssa8_nn_mat_mult_kernel_opt+0x532>
 800cccc:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ccce:	f8dd c000 	ldr.w	ip, [sp]
 800ccd2:	eba5 050b 	sub.w	r5, r5, fp
 800ccd6:	08ad      	lsrs	r5, r5, #2
 800ccd8:	462e      	mov	r6, r5
 800ccda:	9507      	str	r5, [sp, #28]
 800ccdc:	464d      	mov	r5, r9
 800ccde:	3601      	adds	r6, #1
 800cce0:	00f7      	lsls	r7, r6, #3
 800cce2:	9606      	str	r6, [sp, #24]
 800cce4:	eb04 08c6 	add.w	r8, r4, r6, lsl #3
 800cce8:	9705      	str	r7, [sp, #20]
 800ccea:	f8d4 e000 	ldr.w	lr, [r4]
 800ccee:	f8dc 7000 	ldr.w	r7, [ip]
 800ccf2:	f8d5 a000 	ldr.w	sl, [r5]
 800ccf6:	686e      	ldr	r6, [r5, #4]
 800ccf8:	fb2a 330e 	smlad	r3, sl, lr, r3
 800ccfc:	fb2a 0007 	smlad	r0, sl, r7, r0
 800cd00:	fb26 220e 	smlad	r2, r6, lr, r2
 800cd04:	fb26 1107 	smlad	r1, r6, r7, r1
 800cd08:	6867      	ldr	r7, [r4, #4]
 800cd0a:	f10c 0c08 	add.w	ip, ip, #8
 800cd0e:	68ae      	ldr	r6, [r5, #8]
 800cd10:	3408      	adds	r4, #8
 800cd12:	f8d5 e00c 	ldr.w	lr, [r5, #12]
 800cd16:	3510      	adds	r5, #16
 800cd18:	f85c ac04 	ldr.w	sl, [ip, #-4]
 800cd1c:	fb26 3307 	smlad	r3, r6, r7, r3
 800cd20:	fb26 000a 	smlad	r0, r6, sl, r0
 800cd24:	fb2e 2207 	smlad	r2, lr, r7, r2
 800cd28:	fb2e 110a 	smlad	r1, lr, sl, r1
 800cd2c:	4544      	cmp	r4, r8
 800cd2e:	d1dc      	bne.n	800ccea <st_sssa8_nn_mat_mult_kernel_opt+0x1d6>
 800cd30:	9c06      	ldr	r4, [sp, #24]
 800cd32:	f10b 0b04 	add.w	fp, fp, #4
 800cd36:	9d05      	ldr	r5, [sp, #20]
 800cd38:	eb09 1904 	add.w	r9, r9, r4, lsl #4
 800cd3c:	9c00      	ldr	r4, [sp, #0]
 800cd3e:	442c      	add	r4, r5
 800cd40:	9400      	str	r4, [sp, #0]
 800cd42:	9c07      	ldr	r4, [sp, #28]
 800cd44:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 800cd48:	9f04      	ldr	r7, [sp, #16]
 800cd4a:	455f      	cmp	r7, fp
 800cd4c:	dd54      	ble.n	800cdf8 <st_sssa8_nn_mat_mult_kernel_opt+0x2e4>
 800cd4e:	f9b8 5000 	ldrsh.w	r5, [r8]
 800cd52:	f9b9 4002 	ldrsh.w	r4, [r9, #2]
 800cd56:	f9b9 6000 	ldrsh.w	r6, [r9]
 800cd5a:	fb05 2204 	mla	r2, r5, r4, r2
 800cd5e:	fb06 3305 	mla	r3, r6, r5, r3
 800cd62:	9d00      	ldr	r5, [sp, #0]
 800cd64:	f9b5 5000 	ldrsh.w	r5, [r5]
 800cd68:	fb05 1104 	mla	r1, r5, r4, r1
 800cd6c:	f10b 0401 	add.w	r4, fp, #1
 800cd70:	fb06 0005 	mla	r0, r6, r5, r0
 800cd74:	42a7      	cmp	r7, r4
 800cd76:	dd3a      	ble.n	800cdee <st_sssa8_nn_mat_mult_kernel_opt+0x2da>
 800cd78:	f9b8 5002 	ldrsh.w	r5, [r8, #2]
 800cd7c:	f9b9 4006 	ldrsh.w	r4, [r9, #6]
 800cd80:	f9b9 6004 	ldrsh.w	r6, [r9, #4]
 800cd84:	fb05 2204 	mla	r2, r5, r4, r2
 800cd88:	fb06 3305 	mla	r3, r6, r5, r3
 800cd8c:	9d00      	ldr	r5, [sp, #0]
 800cd8e:	f9b5 5002 	ldrsh.w	r5, [r5, #2]
 800cd92:	fb05 1104 	mla	r1, r5, r4, r1
 800cd96:	f10b 0402 	add.w	r4, fp, #2
 800cd9a:	fb06 0005 	mla	r0, r6, r5, r0
 800cd9e:	42a7      	cmp	r7, r4
 800cda0:	dd25      	ble.n	800cdee <st_sssa8_nn_mat_mult_kernel_opt+0x2da>
 800cda2:	f9b8 5004 	ldrsh.w	r5, [r8, #4]
 800cda6:	f9b9 400a 	ldrsh.w	r4, [r9, #10]
 800cdaa:	f9b9 6008 	ldrsh.w	r6, [r9, #8]
 800cdae:	fb05 2204 	mla	r2, r5, r4, r2
 800cdb2:	fb06 3305 	mla	r3, r6, r5, r3
 800cdb6:	9d00      	ldr	r5, [sp, #0]
 800cdb8:	f9b5 5004 	ldrsh.w	r5, [r5, #4]
 800cdbc:	fb05 1104 	mla	r1, r5, r4, r1
 800cdc0:	f10b 0403 	add.w	r4, fp, #3
 800cdc4:	fb06 0005 	mla	r0, r6, r5, r0
 800cdc8:	42a7      	cmp	r7, r4
 800cdca:	dd10      	ble.n	800cdee <st_sssa8_nn_mat_mult_kernel_opt+0x2da>
 800cdcc:	9c00      	ldr	r4, [sp, #0]
 800cdce:	f9b8 5006 	ldrsh.w	r5, [r8, #6]
 800cdd2:	f9b4 6006 	ldrsh.w	r6, [r4, #6]
 800cdd6:	f9b9 400c 	ldrsh.w	r4, [r9, #12]
 800cdda:	fb04 3305 	mla	r3, r4, r5, r3
 800cdde:	fb04 0006 	mla	r0, r4, r6, r0
 800cde2:	f9b9 400e 	ldrsh.w	r4, [r9, #14]
 800cde6:	fb05 2204 	mla	r2, r5, r4, r2
 800cdea:	fb06 1104 	mla	r1, r6, r4, r1
 800cdee:	9c04      	ldr	r4, [sp, #16]
 800cdf0:	eba4 0b0b 	sub.w	fp, r4, fp
 800cdf4:	eb09 098b 	add.w	r9, r9, fp, lsl #2
 800cdf8:	9c08      	ldr	r4, [sp, #32]
 800cdfa:	2c15      	cmp	r4, #21
 800cdfc:	f340 80bf 	ble.w	800cf7e <st_sssa8_nn_mat_mult_kernel_opt+0x46a>
 800ce00:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800ce02:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800ce04:	fb53 4305 	smmla	r3, r3, r5, r4
 800ce08:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800ce0a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 800ce0c:	412b      	asrs	r3, r5
 800ce0e:	fb50 4006 	smmla	r0, r0, r6, r4
 800ce12:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800ce14:	4433      	add	r3, r6
 800ce16:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 800ce18:	fb52 4206 	smmla	r2, r2, r6, r4
 800ce1c:	fb51 4106 	smmla	r1, r1, r6, r4
 800ce20:	f303 0307 	ssat	r3, #8, r3
 800ce24:	9c03      	ldr	r4, [sp, #12]
 800ce26:	412a      	asrs	r2, r5
 800ce28:	f804 3c02 	strb.w	r3, [r4, #-2]
 800ce2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ce2e:	18d3      	adds	r3, r2, r3
 800ce30:	f303 0307 	ssat	r3, #8, r3
 800ce34:	4128      	asrs	r0, r5
 800ce36:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ce3a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ce3c:	18c3      	adds	r3, r0, r3
 800ce3e:	f303 0307 	ssat	r3, #8, r3
 800ce42:	9a02      	ldr	r2, [sp, #8]
 800ce44:	4129      	asrs	r1, r5
 800ce46:	f802 3c02 	strb.w	r3, [r2, #-2]
 800ce4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ce4c:	18cb      	adds	r3, r1, r3
 800ce4e:	f303 0307 	ssat	r3, #8, r3
 800ce52:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ce56:	4622      	mov	r2, r4
 800ce58:	3202      	adds	r2, #2
 800ce5a:	9b01      	ldr	r3, [sp, #4]
 800ce5c:	9203      	str	r2, [sp, #12]
 800ce5e:	3308      	adds	r3, #8
 800ce60:	9a02      	ldr	r2, [sp, #8]
 800ce62:	9301      	str	r3, [sp, #4]
 800ce64:	3202      	adds	r2, #2
 800ce66:	9202      	str	r2, [sp, #8]
 800ce68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ce6a:	4293      	cmp	r3, r2
 800ce6c:	f47f ae9b 	bne.w	800cba6 <st_sssa8_nn_mat_mult_kernel_opt+0x92>
 800ce70:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ce72:	46cb      	mov	fp, r9
 800ce74:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800ce76:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800ce7a:	9229      	str	r2, [sp, #164]	; 0xa4
 800ce7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ce7e:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800ce82:	9214      	str	r2, [sp, #80]	; 0x50
 800ce84:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ce86:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ce8a:	9315      	str	r3, [sp, #84]	; 0x54
 800ce8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ce8e:	07db      	lsls	r3, r3, #31
 800ce90:	d56c      	bpl.n	800cf6c <st_sssa8_nn_mat_mult_kernel_opt+0x458>
 800ce92:	9a04      	ldr	r2, [sp, #16]
 800ce94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce96:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ce98:	0896      	lsrs	r6, r2, #2
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	eb00 0742 	add.w	r7, r0, r2, lsl #1
 800cea0:	f000 8109 	beq.w	800d0b6 <st_sssa8_nn_mat_mult_kernel_opt+0x5a2>
 800cea4:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800cea8:	463c      	mov	r4, r7
 800ceaa:	eb0b 06c6 	add.w	r6, fp, r6, lsl #3
 800ceae:	461a      	mov	r2, r3
 800ceb0:	f8db 5000 	ldr.w	r5, [fp]
 800ceb4:	f10b 0b08 	add.w	fp, fp, #8
 800ceb8:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 800cebc:	f8d0 c000 	ldr.w	ip, [r0]
 800cec0:	fb25 330c 	smlad	r3, r5, ip, r3
 800cec4:	f8d4 c000 	ldr.w	ip, [r4]
 800cec8:	fb25 220c 	smlad	r2, r5, ip, r2
 800cecc:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800ced0:	3408      	adds	r4, #8
 800ced2:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800ced6:	3008      	adds	r0, #8
 800ced8:	fb21 330c 	smlad	r3, r1, ip, r3
 800cedc:	fb21 2205 	smlad	r2, r1, r5, r2
 800cee0:	45b3      	cmp	fp, r6
 800cee2:	d1e5      	bne.n	800ceb0 <st_sssa8_nn_mat_mult_kernel_opt+0x39c>
 800cee4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cee6:	4477      	add	r7, lr
 800cee8:	4471      	add	r1, lr
 800ceea:	9109      	str	r1, [sp, #36]	; 0x24
 800ceec:	9904      	ldr	r1, [sp, #16]
 800ceee:	f011 0103 	ands.w	r1, r1, #3
 800cef2:	d01d      	beq.n	800cf30 <st_sssa8_nn_mat_mult_kernel_opt+0x41c>
 800cef4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cef6:	3901      	subs	r1, #1
 800cef8:	f9b6 0000 	ldrsh.w	r0, [r6]
 800cefc:	882c      	ldrh	r4, [r5, #0]
 800cefe:	b289      	uxth	r1, r1
 800cf00:	fb14 3300 	smlabb	r3, r4, r0, r3
 800cf04:	883c      	ldrh	r4, [r7, #0]
 800cf06:	fb14 2200 	smlabb	r2, r4, r0, r2
 800cf0a:	b189      	cbz	r1, 800cf30 <st_sssa8_nn_mat_mult_kernel_opt+0x41c>
 800cf0c:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 800cf10:	2901      	cmp	r1, #1
 800cf12:	886c      	ldrh	r4, [r5, #2]
 800cf14:	fb14 3300 	smlabb	r3, r4, r0, r3
 800cf18:	887c      	ldrh	r4, [r7, #2]
 800cf1a:	fb14 2200 	smlabb	r2, r4, r0, r2
 800cf1e:	d007      	beq.n	800cf30 <st_sssa8_nn_mat_mult_kernel_opt+0x41c>
 800cf20:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 800cf24:	88a8      	ldrh	r0, [r5, #4]
 800cf26:	fb11 3300 	smlabb	r3, r1, r0, r3
 800cf2a:	88b8      	ldrh	r0, [r7, #4]
 800cf2c:	fb11 2200 	smlabb	r2, r1, r0, r2
 800cf30:	9908      	ldr	r1, [sp, #32]
 800cf32:	2915      	cmp	r1, #21
 800cf34:	f340 8089 	ble.w	800d04a <st_sssa8_nn_mat_mult_kernel_opt+0x536>
 800cf38:	1e8c      	subs	r4, r1, #2
 800cf3a:	1e48      	subs	r0, r1, #1
 800cf3c:	2101      	movs	r1, #1
 800cf3e:	40a1      	lsls	r1, r4
 800cf40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800cf42:	fb53 1404 	smmla	r4, r3, r4, r1
 800cf46:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800cf48:	fb52 1303 	smmla	r3, r2, r3, r1
 800cf4c:	fa44 f200 	asr.w	r2, r4, r0
 800cf50:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800cf52:	440a      	add	r2, r1
 800cf54:	f302 0207 	ssat	r2, #8, r2
 800cf58:	4103      	asrs	r3, r0
 800cf5a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800cf5c:	440b      	add	r3, r1
 800cf5e:	f800 2b01 	strb.w	r2, [r0], #1
 800cf62:	f303 0307 	ssat	r3, #8, r3
 800cf66:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cf68:	9029      	str	r0, [sp, #164]	; 0xa4
 800cf6a:	7013      	strb	r3, [r2, #0]
 800cf6c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cf6e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800cf70:	ebc3 0042 	rsb	r0, r3, r2, lsl #1
 800cf74:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800cf76:	4418      	add	r0, r3
 800cf78:	b01b      	add	sp, #108	; 0x6c
 800cf7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf7e:	2c00      	cmp	r4, #0
 800cf80:	dd25      	ble.n	800cfce <st_sssa8_nn_mat_mult_kernel_opt+0x4ba>
 800cf82:	005b      	lsls	r3, r3, #1
 800cf84:	0040      	lsls	r0, r0, #1
 800cf86:	0052      	lsls	r2, r2, #1
 800cf88:	0049      	lsls	r1, r1, #1
 800cf8a:	e9dd 5627 	ldrd	r5, r6, [sp, #156]	; 0x9c
 800cf8e:	fb53 6305 	smmla	r3, r3, r5, r6
 800cf92:	fb50 6005 	smmla	r0, r0, r5, r6
 800cf96:	4123      	asrs	r3, r4
 800cf98:	fb52 6205 	smmla	r2, r2, r5, r6
 800cf9c:	fb51 6105 	smmla	r1, r1, r5, r6
 800cfa0:	f303 0307 	ssat	r3, #8, r3
 800cfa4:	9d03      	ldr	r5, [sp, #12]
 800cfa6:	4122      	asrs	r2, r4
 800cfa8:	f805 3c02 	strb.w	r3, [r5, #-2]
 800cfac:	f302 0207 	ssat	r2, #8, r2
 800cfb0:	4120      	asrs	r0, r4
 800cfb2:	f805 2c01 	strb.w	r2, [r5, #-1]
 800cfb6:	f300 0007 	ssat	r0, #8, r0
 800cfba:	9b02      	ldr	r3, [sp, #8]
 800cfbc:	4121      	asrs	r1, r4
 800cfbe:	f803 0c02 	strb.w	r0, [r3, #-2]
 800cfc2:	f301 0107 	ssat	r1, #8, r1
 800cfc6:	462a      	mov	r2, r5
 800cfc8:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cfcc:	e744      	b.n	800ce58 <st_sssa8_nn_mat_mult_kernel_opt+0x344>
 800cfce:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800cfd0:	40a3      	lsls	r3, r4
 800cfd2:	f303 031f 	ssat	r3, #32, r3
 800cfd6:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800cfd8:	fb53 f315 	smmulr	r3, r3, r5
 800cfdc:	40a0      	lsls	r0, r4
 800cfde:	f300 001f 	ssat	r0, #32, r0
 800cfe2:	fb50 f015 	smmulr	r0, r0, r5
 800cfe6:	40a2      	lsls	r2, r4
 800cfe8:	f302 021f 	ssat	r2, #32, r2
 800cfec:	fb52 f215 	smmulr	r2, r2, r5
 800cff0:	40a1      	lsls	r1, r4
 800cff2:	f301 011f 	ssat	r1, #32, r1
 800cff6:	fb51 f115 	smmulr	r1, r1, r5
 800cffa:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800cffc:	4423      	add	r3, r4
 800cffe:	f303 0307 	ssat	r3, #8, r3
 800d002:	9c03      	ldr	r4, [sp, #12]
 800d004:	f804 3c02 	strb.w	r3, [r4, #-2]
 800d008:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d00a:	441a      	add	r2, r3
 800d00c:	f302 0207 	ssat	r2, #8, r2
 800d010:	4418      	add	r0, r3
 800d012:	f804 2c01 	strb.w	r2, [r4, #-1]
 800d016:	f300 0007 	ssat	r0, #8, r0
 800d01a:	9b02      	ldr	r3, [sp, #8]
 800d01c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d01e:	f803 0c02 	strb.w	r0, [r3, #-2]
 800d022:	4411      	add	r1, r2
 800d024:	f301 0107 	ssat	r1, #8, r1
 800d028:	4622      	mov	r2, r4
 800d02a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d02e:	e713      	b.n	800ce58 <st_sssa8_nn_mat_mult_kernel_opt+0x344>
 800d030:	f04f 0b00 	mov.w	fp, #0
 800d034:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800d036:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d038:	4618      	mov	r0, r3
 800d03a:	45ab      	cmp	fp, r5
 800d03c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800d03e:	9100      	str	r1, [sp, #0]
 800d040:	4611      	mov	r1, r2
 800d042:	f6ff ae43 	blt.w	800cccc <st_sssa8_nn_mat_mult_kernel_opt+0x1b8>
 800d046:	46a0      	mov	r8, r4
 800d048:	e67e      	b.n	800cd48 <st_sssa8_nn_mat_mult_kernel_opt+0x234>
 800d04a:	2900      	cmp	r1, #0
 800d04c:	4608      	mov	r0, r1
 800d04e:	dd15      	ble.n	800d07c <st_sssa8_nn_mat_mult_kernel_opt+0x568>
 800d050:	0059      	lsls	r1, r3, #1
 800d052:	0053      	lsls	r3, r2, #1
 800d054:	e9dd 2427 	ldrd	r2, r4, [sp, #156]	; 0x9c
 800d058:	fb51 4202 	smmla	r2, r1, r2, r4
 800d05c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800d05e:	4102      	asrs	r2, r0
 800d060:	fb53 4301 	smmla	r3, r3, r1, r4
 800d064:	f302 0207 	ssat	r2, #8, r2
 800d068:	4103      	asrs	r3, r0
 800d06a:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800d06c:	f800 2b01 	strb.w	r2, [r0], #1
 800d070:	f303 0307 	ssat	r3, #8, r3
 800d074:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d076:	9029      	str	r0, [sp, #164]	; 0xa4
 800d078:	7013      	strb	r3, [r2, #0]
 800d07a:	e777      	b.n	800cf6c <st_sssa8_nn_mat_mult_kernel_opt+0x458>
 800d07c:	f1c1 0101 	rsb	r1, r1, #1
 800d080:	408b      	lsls	r3, r1
 800d082:	f303 031f 	ssat	r3, #32, r3
 800d086:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800d088:	fb53 f310 	smmulr	r3, r3, r0
 800d08c:	fa02 f101 	lsl.w	r1, r2, r1
 800d090:	f301 011f 	ssat	r1, #32, r1
 800d094:	fb51 f110 	smmulr	r1, r1, r0
 800d098:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800d09a:	441a      	add	r2, r3
 800d09c:	f302 0207 	ssat	r2, #8, r2
 800d0a0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800d0a2:	440b      	add	r3, r1
 800d0a4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800d0a6:	f801 2b01 	strb.w	r2, [r1], #1
 800d0aa:	f303 0307 	ssat	r3, #8, r3
 800d0ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d0b0:	9129      	str	r1, [sp, #164]	; 0xa4
 800d0b2:	7013      	strb	r3, [r2, #0]
 800d0b4:	e75a      	b.n	800cf6c <st_sssa8_nn_mat_mult_kernel_opt+0x458>
 800d0b6:	465e      	mov	r6, fp
 800d0b8:	461a      	mov	r2, r3
 800d0ba:	e717      	b.n	800ceec <st_sssa8_nn_mat_mult_kernel_opt+0x3d8>

0800d0bc <st_sssa8_nn_mat_mult_kernel_single_opt>:
 800d0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0c0:	b091      	sub	sp, #68	; 0x44
 800d0c2:	f8bd 3068 	ldrh.w	r3, [sp, #104]	; 0x68
 800d0c6:	f9bd 5070 	ldrsh.w	r5, [sp, #112]	; 0x70
 800d0ca:	085c      	lsrs	r4, r3, #1
 800d0cc:	f8bd b06c 	ldrh.w	fp, [sp, #108]	; 0x6c
 800d0d0:	930e      	str	r3, [sp, #56]	; 0x38
 800d0d2:	9104      	str	r1, [sp, #16]
 800d0d4:	920c      	str	r2, [sp, #48]	; 0x30
 800d0d6:	9503      	str	r5, [sp, #12]
 800d0d8:	940f      	str	r4, [sp, #60]	; 0x3c
 800d0da:	f000 819a 	beq.w	800d412 <st_sssa8_nn_mat_mult_kernel_single_opt+0x356>
 800d0de:	4617      	mov	r7, r2
 800d0e0:	468c      	mov	ip, r1
 800d0e2:	1e62      	subs	r2, r4, #1
 800d0e4:	1ea9      	subs	r1, r5, #2
 800d0e6:	2401      	movs	r4, #1
 800d0e8:	f1ab 0310 	sub.w	r3, fp, #16
 800d0ec:	b292      	uxth	r2, r2
 800d0ee:	f107 0908 	add.w	r9, r7, #8
 800d0f2:	fa04 f601 	lsl.w	r6, r4, r1
 800d0f6:	f107 0110 	add.w	r1, r7, #16
 800d0fa:	091b      	lsrs	r3, r3, #4
 800d0fc:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800d100:	960a      	str	r6, [sp, #40]	; 0x28
 800d102:	3301      	adds	r3, #1
 800d104:	9206      	str	r2, [sp, #24]
 800d106:	f1ab 0203 	sub.w	r2, fp, #3
 800d10a:	eb0c 1743 	add.w	r7, ip, r3, lsl #5
 800d10e:	9205      	str	r2, [sp, #20]
 800d110:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d112:	3202      	adds	r2, #2
 800d114:	9201      	str	r2, [sp, #4]
 800d116:	019a      	lsls	r2, r3, #6
 800d118:	011b      	lsls	r3, r3, #4
 800d11a:	9207      	str	r2, [sp, #28]
 800d11c:	9308      	str	r3, [sp, #32]
 800d11e:	f1ab 0304 	sub.w	r3, fp, #4
 800d122:	9309      	str	r3, [sp, #36]	; 0x24
 800d124:	f1c5 0301 	rsb	r3, r5, #1
 800d128:	930d      	str	r3, [sp, #52]	; 0x34
 800d12a:	1e6b      	subs	r3, r5, #1
 800d12c:	930b      	str	r3, [sp, #44]	; 0x2c
 800d12e:	f1bb 0f0f 	cmp.w	fp, #15
 800d132:	9c04      	ldr	r4, [sp, #16]
 800d134:	e959 2302 	ldrd	r2, r3, [r9, #-8]
 800d138:	f340 8144 	ble.w	800d3c4 <st_sssa8_nn_mat_mult_kernel_single_opt+0x308>
 800d13c:	4601      	mov	r1, r0
 800d13e:	f8d4 c000 	ldr.w	ip, [r4]
 800d142:	680e      	ldr	r6, [r1, #0]
 800d144:	fb26 220c 	smlad	r2, r6, ip, r2
 800d148:	684d      	ldr	r5, [r1, #4]
 800d14a:	fb25 330c 	smlad	r3, r5, ip, r3
 800d14e:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800d152:	688e      	ldr	r6, [r1, #8]
 800d154:	fb26 260c 	smlad	r6, r6, ip, r2
 800d158:	68cd      	ldr	r5, [r1, #12]
 800d15a:	fb25 350c 	smlad	r5, r5, ip, r3
 800d15e:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800d162:	690a      	ldr	r2, [r1, #16]
 800d164:	fb22 660c 	smlad	r6, r2, ip, r6
 800d168:	694b      	ldr	r3, [r1, #20]
 800d16a:	fb23 550c 	smlad	r5, r3, ip, r5
 800d16e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800d172:	698a      	ldr	r2, [r1, #24]
 800d174:	fb22 620c 	smlad	r2, r2, ip, r6
 800d178:	69cb      	ldr	r3, [r1, #28]
 800d17a:	fb23 530c 	smlad	r3, r3, ip, r5
 800d17e:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800d182:	6a0e      	ldr	r6, [r1, #32]
 800d184:	fb26 220c 	smlad	r2, r6, ip, r2
 800d188:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 800d18a:	fb25 330c 	smlad	r3, r5, ip, r3
 800d18e:	f8d4 c014 	ldr.w	ip, [r4, #20]
 800d192:	6a8e      	ldr	r6, [r1, #40]	; 0x28
 800d194:	fb26 260c 	smlad	r6, r6, ip, r2
 800d198:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 800d19a:	fb25 350c 	smlad	r5, r5, ip, r3
 800d19e:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800d1a2:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800d1a4:	fb22 660c 	smlad	r6, r2, ip, r6
 800d1a8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800d1aa:	fb23 550c 	smlad	r5, r3, ip, r5
 800d1ae:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 800d1b2:	3140      	adds	r1, #64	; 0x40
 800d1b4:	f851 2c08 	ldr.w	r2, [r1, #-8]
 800d1b8:	3420      	adds	r4, #32
 800d1ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d1be:	fb22 620c 	smlad	r2, r2, ip, r6
 800d1c2:	fb23 530c 	smlad	r3, r3, ip, r5
 800d1c6:	42bc      	cmp	r4, r7
 800d1c8:	d1b9      	bne.n	800d13e <st_sssa8_nn_mat_mult_kernel_single_opt+0x82>
 800d1ca:	9907      	ldr	r1, [sp, #28]
 800d1cc:	463c      	mov	r4, r7
 800d1ce:	f8dd e020 	ldr.w	lr, [sp, #32]
 800d1d2:	4408      	add	r0, r1
 800d1d4:	9905      	ldr	r1, [sp, #20]
 800d1d6:	458e      	cmp	lr, r1
 800d1d8:	da25      	bge.n	800d226 <st_sssa8_nn_mat_mult_kernel_single_opt+0x16a>
 800d1da:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d1dc:	eba1 0a0e 	sub.w	sl, r1, lr
 800d1e0:	4601      	mov	r1, r0
 800d1e2:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
 800d1e6:	f10a 0501 	add.w	r5, sl, #1
 800d1ea:	eb04 08c5 	add.w	r8, r4, r5, lsl #3
 800d1ee:	9502      	str	r5, [sp, #8]
 800d1f0:	6825      	ldr	r5, [r4, #0]
 800d1f2:	680e      	ldr	r6, [r1, #0]
 800d1f4:	fb26 2205 	smlad	r2, r6, r5, r2
 800d1f8:	684e      	ldr	r6, [r1, #4]
 800d1fa:	fb26 3505 	smlad	r5, r6, r5, r3
 800d1fe:	6866      	ldr	r6, [r4, #4]
 800d200:	3110      	adds	r1, #16
 800d202:	f851 cc08 	ldr.w	ip, [r1, #-8]
 800d206:	3408      	adds	r4, #8
 800d208:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d20c:	fb2c 2206 	smlad	r2, ip, r6, r2
 800d210:	fb23 5306 	smlad	r3, r3, r6, r5
 800d214:	45a0      	cmp	r8, r4
 800d216:	d1eb      	bne.n	800d1f0 <st_sssa8_nn_mat_mult_kernel_single_opt+0x134>
 800d218:	9902      	ldr	r1, [sp, #8]
 800d21a:	f10e 0e04 	add.w	lr, lr, #4
 800d21e:	eb00 1001 	add.w	r0, r0, r1, lsl #4
 800d222:	eb0e 0e8a 	add.w	lr, lr, sl, lsl #2
 800d226:	45f3      	cmp	fp, lr
 800d228:	dd2f      	ble.n	800d28a <st_sssa8_nn_mat_mult_kernel_single_opt+0x1ce>
 800d22a:	f9b4 1000 	ldrsh.w	r1, [r4]
 800d22e:	8805      	ldrh	r5, [r0, #0]
 800d230:	fb15 2201 	smlabb	r2, r5, r1, r2
 800d234:	8845      	ldrh	r5, [r0, #2]
 800d236:	fb11 3305 	smlabb	r3, r1, r5, r3
 800d23a:	f10e 0101 	add.w	r1, lr, #1
 800d23e:	458b      	cmp	fp, r1
 800d240:	dd1f      	ble.n	800d282 <st_sssa8_nn_mat_mult_kernel_single_opt+0x1c6>
 800d242:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 800d246:	8885      	ldrh	r5, [r0, #4]
 800d248:	fb15 2201 	smlabb	r2, r5, r1, r2
 800d24c:	88c5      	ldrh	r5, [r0, #6]
 800d24e:	fb11 3305 	smlabb	r3, r1, r5, r3
 800d252:	f10e 0102 	add.w	r1, lr, #2
 800d256:	458b      	cmp	fp, r1
 800d258:	dd13      	ble.n	800d282 <st_sssa8_nn_mat_mult_kernel_single_opt+0x1c6>
 800d25a:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 800d25e:	8905      	ldrh	r5, [r0, #8]
 800d260:	fb15 2201 	smlabb	r2, r5, r1, r2
 800d264:	8945      	ldrh	r5, [r0, #10]
 800d266:	fb11 3305 	smlabb	r3, r1, r5, r3
 800d26a:	f10e 0103 	add.w	r1, lr, #3
 800d26e:	458b      	cmp	fp, r1
 800d270:	dd07      	ble.n	800d282 <st_sssa8_nn_mat_mult_kernel_single_opt+0x1c6>
 800d272:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 800d276:	8984      	ldrh	r4, [r0, #12]
 800d278:	fb14 2201 	smlabb	r2, r4, r1, r2
 800d27c:	89c4      	ldrh	r4, [r0, #14]
 800d27e:	fb11 3304 	smlabb	r3, r1, r4, r3
 800d282:	ebab 0e0e 	sub.w	lr, fp, lr
 800d286:	eb00 008e 	add.w	r0, r0, lr, lsl #2
 800d28a:	9903      	ldr	r1, [sp, #12]
 800d28c:	2915      	cmp	r1, #21
 800d28e:	dd6e      	ble.n	800d36e <st_sssa8_nn_mat_mult_kernel_single_opt+0x2b2>
 800d290:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d292:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800d294:	fb52 1204 	smmla	r2, r2, r4, r1
 800d298:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d29a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800d29c:	4122      	asrs	r2, r4
 800d29e:	fb53 1305 	smmla	r3, r3, r5, r1
 800d2a2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d2a4:	440a      	add	r2, r1
 800d2a6:	f302 0207 	ssat	r2, #8, r2
 800d2aa:	9901      	ldr	r1, [sp, #4]
 800d2ac:	4123      	asrs	r3, r4
 800d2ae:	f801 2c02 	strb.w	r2, [r1, #-2]
 800d2b2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d2b4:	4413      	add	r3, r2
 800d2b6:	f303 0307 	ssat	r3, #8, r3
 800d2ba:	f801 3c01 	strb.w	r3, [r1, #-1]
 800d2be:	460b      	mov	r3, r1
 800d2c0:	3302      	adds	r3, #2
 800d2c2:	f109 0908 	add.w	r9, r9, #8
 800d2c6:	9301      	str	r3, [sp, #4]
 800d2c8:	9b06      	ldr	r3, [sp, #24]
 800d2ca:	4599      	cmp	r9, r3
 800d2cc:	f47f af2f 	bne.w	800d12e <st_sssa8_nn_mat_mult_kernel_single_opt+0x72>
 800d2d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d2d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d2d4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800d2d8:	920c      	str	r2, [sp, #48]	; 0x30
 800d2da:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d2dc:	eb02 0143 	add.w	r1, r2, r3, lsl #1
 800d2e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d2e2:	07db      	lsls	r3, r3, #31
 800d2e4:	d53f      	bpl.n	800d366 <st_sssa8_nn_mat_mult_kernel_single_opt+0x2aa>
 800d2e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2e8:	ea5f 069b 	movs.w	r6, fp, lsr #2
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	d014      	beq.n	800d31a <st_sssa8_nn_mat_mult_kernel_single_opt+0x25e>
 800d2f0:	00f7      	lsls	r7, r6, #3
 800d2f2:	9b04      	ldr	r3, [sp, #16]
 800d2f4:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800d2f8:	6805      	ldr	r5, [r0, #0]
 800d2fa:	3008      	adds	r0, #8
 800d2fc:	f850 4c04 	ldr.w	r4, [r0, #-4]
 800d300:	f8d3 c000 	ldr.w	ip, [r3]
 800d304:	fb25 220c 	smlad	r2, r5, ip, r2
 800d308:	685d      	ldr	r5, [r3, #4]
 800d30a:	3308      	adds	r3, #8
 800d30c:	fb24 2205 	smlad	r2, r4, r5, r2
 800d310:	4286      	cmp	r6, r0
 800d312:	d1f1      	bne.n	800d2f8 <st_sssa8_nn_mat_mult_kernel_single_opt+0x23c>
 800d314:	9b04      	ldr	r3, [sp, #16]
 800d316:	443b      	add	r3, r7
 800d318:	9304      	str	r3, [sp, #16]
 800d31a:	f01b 0303 	ands.w	r3, fp, #3
 800d31e:	d011      	beq.n	800d344 <st_sssa8_nn_mat_mult_kernel_single_opt+0x288>
 800d320:	3b01      	subs	r3, #1
 800d322:	9e04      	ldr	r6, [sp, #16]
 800d324:	8804      	ldrh	r4, [r0, #0]
 800d326:	8835      	ldrh	r5, [r6, #0]
 800d328:	b29b      	uxth	r3, r3
 800d32a:	fb15 2204 	smlabb	r2, r5, r4, r2
 800d32e:	b14b      	cbz	r3, 800d344 <st_sssa8_nn_mat_mult_kernel_single_opt+0x288>
 800d330:	8875      	ldrh	r5, [r6, #2]
 800d332:	2b01      	cmp	r3, #1
 800d334:	8844      	ldrh	r4, [r0, #2]
 800d336:	fb15 2204 	smlabb	r2, r5, r4, r2
 800d33a:	d003      	beq.n	800d344 <st_sssa8_nn_mat_mult_kernel_single_opt+0x288>
 800d33c:	8880      	ldrh	r0, [r0, #4]
 800d33e:	88b3      	ldrh	r3, [r6, #4]
 800d340:	fb10 2203 	smlabb	r2, r0, r3, r2
 800d344:	9b03      	ldr	r3, [sp, #12]
 800d346:	2b15      	cmp	r3, #21
 800d348:	dd3f      	ble.n	800d3ca <st_sssa8_nn_mat_mult_kernel_single_opt+0x30e>
 800d34a:	1e9c      	subs	r4, r3, #2
 800d34c:	1e58      	subs	r0, r3, #1
 800d34e:	2301      	movs	r3, #1
 800d350:	40a3      	lsls	r3, r4
 800d352:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800d354:	fb52 3304 	smmla	r3, r2, r4, r3
 800d358:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d35a:	4103      	asrs	r3, r0
 800d35c:	4413      	add	r3, r2
 800d35e:	f303 0307 	ssat	r3, #8, r3
 800d362:	f801 3b01 	strb.w	r3, [r1], #1
 800d366:	4608      	mov	r0, r1
 800d368:	b011      	add	sp, #68	; 0x44
 800d36a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d36e:	2900      	cmp	r1, #0
 800d370:	dd14      	ble.n	800d39c <st_sssa8_nn_mat_mult_kernel_single_opt+0x2e0>
 800d372:	0052      	lsls	r2, r2, #1
 800d374:	005b      	lsls	r3, r3, #1
 800d376:	e9dd 451d 	ldrd	r4, r5, [sp, #116]	; 0x74
 800d37a:	fb52 5204 	smmla	r2, r2, r4, r5
 800d37e:	fb53 5304 	smmla	r3, r3, r4, r5
 800d382:	410a      	asrs	r2, r1
 800d384:	f302 0207 	ssat	r2, #8, r2
 800d388:	9c01      	ldr	r4, [sp, #4]
 800d38a:	410b      	asrs	r3, r1
 800d38c:	f804 2c02 	strb.w	r2, [r4, #-2]
 800d390:	f303 0307 	ssat	r3, #8, r3
 800d394:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d398:	4623      	mov	r3, r4
 800d39a:	e791      	b.n	800d2c0 <st_sssa8_nn_mat_mult_kernel_single_opt+0x204>
 800d39c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d39e:	408a      	lsls	r2, r1
 800d3a0:	f302 021f 	ssat	r2, #32, r2
 800d3a4:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800d3a6:	fb52 f214 	smmulr	r2, r2, r4
 800d3aa:	408b      	lsls	r3, r1
 800d3ac:	f303 031f 	ssat	r3, #32, r3
 800d3b0:	fb53 f314 	smmulr	r3, r3, r4
 800d3b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d3b6:	440a      	add	r2, r1
 800d3b8:	f302 0207 	ssat	r2, #8, r2
 800d3bc:	9901      	ldr	r1, [sp, #4]
 800d3be:	f801 2c02 	strb.w	r2, [r1, #-2]
 800d3c2:	e776      	b.n	800d2b2 <st_sssa8_nn_mat_mult_kernel_single_opt+0x1f6>
 800d3c4:	f04f 0e00 	mov.w	lr, #0
 800d3c8:	e704      	b.n	800d1d4 <st_sssa8_nn_mat_mult_kernel_single_opt+0x118>
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	dd0d      	ble.n	800d3ec <st_sssa8_nn_mat_mult_kernel_single_opt+0x330>
 800d3d0:	0053      	lsls	r3, r2, #1
 800d3d2:	e9dd 241d 	ldrd	r2, r4, [sp, #116]	; 0x74
 800d3d6:	fb53 4302 	smmla	r3, r3, r2, r4
 800d3da:	4103      	asrs	r3, r0
 800d3dc:	f303 0307 	ssat	r3, #8, r3
 800d3e0:	f801 3b01 	strb.w	r3, [r1], #1
 800d3e4:	4608      	mov	r0, r1
 800d3e6:	b011      	add	sp, #68	; 0x44
 800d3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ec:	f1c3 0301 	rsb	r3, r3, #1
 800d3f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d3f4:	f303 031f 	ssat	r3, #32, r3
 800d3f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d3fa:	fb53 f312 	smmulr	r3, r3, r2
 800d3fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d400:	4413      	add	r3, r2
 800d402:	f303 0307 	ssat	r3, #8, r3
 800d406:	f801 3b01 	strb.w	r3, [r1], #1
 800d40a:	4608      	mov	r0, r1
 800d40c:	b011      	add	sp, #68	; 0x44
 800d40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d412:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800d414:	e764      	b.n	800d2e0 <st_sssa8_nn_mat_mult_kernel_single_opt+0x224>
 800d416:	bf00      	nop

0800d418 <st_int8_avepool>:
 800d418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d41c:	b095      	sub	sp, #84	; 0x54
 800d41e:	4699      	mov	r9, r3
 800d420:	4692      	mov	sl, r2
 800d422:	ee80 6a20 	vdiv.f32	s12, s0, s1
 800d426:	9102      	str	r1, [sp, #8]
 800d428:	f8bd 108c 	ldrh.w	r1, [sp, #140]	; 0x8c
 800d42c:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 800d430:	910f      	str	r1, [sp, #60]	; 0x3c
 800d432:	f8bd 1090 	ldrh.w	r1, [sp, #144]	; 0x90
 800d436:	930d      	str	r3, [sp, #52]	; 0x34
 800d438:	9110      	str	r1, [sp, #64]	; 0x40
 800d43a:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 800d43e:	f8bd 1094 	ldrh.w	r1, [sp, #148]	; 0x94
 800d442:	f8bd 2098 	ldrh.w	r2, [sp, #152]	; 0x98
 800d446:	9309      	str	r3, [sp, #36]	; 0x24
 800d448:	9104      	str	r1, [sp, #16]
 800d44a:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 800d44e:	f99d 109c 	ldrsb.w	r1, [sp, #156]	; 0x9c
 800d452:	930e      	str	r3, [sp, #56]	; 0x38
 800d454:	ee03 1a90 	vmov	s7, r1
 800d458:	f8bd 8078 	ldrh.w	r8, [sp, #120]	; 0x78
 800d45c:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88
 800d460:	f99d 10a0 	ldrsb.w	r1, [sp, #160]	; 0xa0
 800d464:	9211      	str	r2, [sp, #68]	; 0x44
 800d466:	2a00      	cmp	r2, #0
 800d468:	f000 80b3 	beq.w	800d5d2 <st_int8_avepool+0x1ba>
 800d46c:	eeb4 0a60 	vcmp.f32	s0, s1
 800d470:	ee03 1a10 	vmov	s6, r1
 800d474:	4683      	mov	fp, r0
 800d476:	ee13 1a90 	vmov	r1, s7
 800d47a:	ee13 0a10 	vmov	r0, s6
 800d47e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d482:	bf0c      	ite	eq
 800d484:	2201      	moveq	r2, #1
 800d486:	2200      	movne	r2, #0
 800d488:	4281      	cmp	r1, r0
 800d48a:	bf14      	ite	ne
 800d48c:	2200      	movne	r2, #0
 800d48e:	f002 0201 	andeq.w	r2, r2, #1
 800d492:	f1b8 0f01 	cmp.w	r8, #1
 800d496:	9201      	str	r2, [sp, #4]
 800d498:	f040 80c2 	bne.w	800d620 <st_int8_avepool+0x208>
 800d49c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d49e:	eddf 5a5e 	vldr	s11, [pc, #376]	; 800d618 <st_int8_avepool+0x200>
 800d4a2:	1ad3      	subs	r3, r2, r3
 800d4a4:	eddf 2a5d 	vldr	s5, [pc, #372]	; 800d61c <st_int8_avepool+0x204>
 800d4a8:	e9dd 120d 	ldrd	r1, r2, [sp, #52]	; 0x34
 800d4ac:	b29b      	uxth	r3, r3
 800d4ae:	1a89      	subs	r1, r1, r2
 800d4b0:	4252      	negs	r2, r2
 800d4b2:	9306      	str	r3, [sp, #24]
 800d4b4:	b293      	uxth	r3, r2
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	910d      	str	r1, [sp, #52]	; 0x34
 800d4ba:	930c      	str	r3, [sp, #48]	; 0x30
 800d4bc:	4613      	mov	r3, r2
 800d4be:	9904      	ldr	r1, [sp, #16]
 800d4c0:	2900      	cmp	r1, #0
 800d4c2:	f000 80a6 	beq.w	800d612 <st_int8_avepool+0x1fa>
 800d4c6:	b292      	uxth	r2, r2
 800d4c8:	2100      	movs	r1, #0
 800d4ca:	eeb8 4ae3 	vcvt.f32.s32	s8, s7
 800d4ce:	9207      	str	r2, [sp, #28]
 800d4d0:	eef8 4ac3 	vcvt.f32.s32	s9, s6
 800d4d4:	9a04      	ldr	r2, [sp, #16]
 800d4d6:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 800d4da:	4688      	mov	r8, r1
 800d4dc:	fb02 f303 	mul.w	r3, r2, r3
 800d4e0:	9a06      	ldr	r2, [sp, #24]
 800d4e2:	9308      	str	r3, [sp, #32]
 800d4e4:	fa0f fe82 	sxth.w	lr, r2
 800d4e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4ea:	1ad3      	subs	r3, r2, r3
 800d4ec:	b21b      	sxth	r3, r3
 800d4ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800d4f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d4f2:	9303      	str	r3, [sp, #12]
 800d4f4:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800d4f8:	9305      	str	r3, [sp, #20]
 800d4fa:	b28b      	uxth	r3, r1
 800d4fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800d4fe:	f9bd 600c 	ldrsh.w	r6, [sp, #12]
 800d502:	930a      	str	r3, [sp, #40]	; 0x28
 800d504:	4570      	cmp	r0, lr
 800d506:	9b08      	ldr	r3, [sp, #32]
 800d508:	f9bd 4014 	ldrsh.w	r4, [sp, #20]
 800d50c:	4498      	add	r8, r3
 800d50e:	da79      	bge.n	800d604 <st_int8_avepool+0x1ec>
 800d510:	2700      	movs	r7, #0
 800d512:	46bc      	mov	ip, r7
 800d514:	42a6      	cmp	r6, r4
 800d516:	da17      	bge.n	800d548 <st_int8_avepool+0x130>
 800d518:	43c5      	mvns	r5, r0
 800d51a:	4548      	cmp	r0, r9
 800d51c:	fb0a f200 	mul.w	r2, sl, r0
 800d520:	ea4f 75d5 	mov.w	r5, r5, lsr #31
 800d524:	da10      	bge.n	800d548 <st_int8_avepool+0x130>
 800d526:	4432      	add	r2, r6
 800d528:	4633      	mov	r3, r6
 800d52a:	445a      	add	r2, fp
 800d52c:	0419      	lsls	r1, r3, #16
 800d52e:	d406      	bmi.n	800d53e <st_int8_avepool+0x126>
 800d530:	b12d      	cbz	r5, 800d53e <st_int8_avepool+0x126>
 800d532:	4553      	cmp	r3, sl
 800d534:	da03      	bge.n	800d53e <st_int8_avepool+0x126>
 800d536:	f992 1000 	ldrsb.w	r1, [r2]
 800d53a:	3701      	adds	r7, #1
 800d53c:	448c      	add	ip, r1
 800d53e:	3301      	adds	r3, #1
 800d540:	3201      	adds	r2, #1
 800d542:	b219      	sxth	r1, r3
 800d544:	42a1      	cmp	r1, r4
 800d546:	dbf1      	blt.n	800d52c <st_int8_avepool+0x114>
 800d548:	3001      	adds	r0, #1
 800d54a:	b200      	sxth	r0, r0
 800d54c:	4570      	cmp	r0, lr
 800d54e:	dbe1      	blt.n	800d514 <st_int8_avepool+0xfc>
 800d550:	9b01      	ldr	r3, [sp, #4]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d140      	bne.n	800d5d8 <st_int8_avepool+0x1c0>
 800d556:	ee07 ca90 	vmov	s15, ip
 800d55a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800d55e:	ee07 7a90 	vmov	s15, r7
 800d562:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d566:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d56a:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800d56e:	eeb0 7a64 	vmov.f32	s14, s9
 800d572:	eea6 7a27 	vfma.f32	s14, s12, s15
 800d576:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800d57a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d57e:	fe65 7a25 	vselge.f32	s15, s10, s11
 800d582:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d586:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d58a:	ee17 3a90 	vmov	r3, s15
 800d58e:	f303 0307 	ssat	r3, #8, r3
 800d592:	9a02      	ldr	r2, [sp, #8]
 800d594:	f802 3008 	strb.w	r3, [r2, r8]
 800d598:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d59a:	9b05      	ldr	r3, [sp, #20]
 800d59c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d59e:	4403      	add	r3, r0
 800d5a0:	9a03      	ldr	r2, [sp, #12]
 800d5a2:	3101      	adds	r1, #1
 800d5a4:	b29b      	uxth	r3, r3
 800d5a6:	4402      	add	r2, r0
 800d5a8:	b209      	sxth	r1, r1
 800d5aa:	9305      	str	r3, [sp, #20]
 800d5ac:	b292      	uxth	r2, r2
 800d5ae:	9b04      	ldr	r3, [sp, #16]
 800d5b0:	4688      	mov	r8, r1
 800d5b2:	9203      	str	r2, [sp, #12]
 800d5b4:	428b      	cmp	r3, r1
 800d5b6:	dca0      	bgt.n	800d4fa <st_int8_avepool+0xe2>
 800d5b8:	9a07      	ldr	r2, [sp, #28]
 800d5ba:	9b06      	ldr	r3, [sp, #24]
 800d5bc:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d5be:	3201      	adds	r2, #1
 800d5c0:	440b      	add	r3, r1
 800d5c2:	b212      	sxth	r2, r2
 800d5c4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d5c6:	b29b      	uxth	r3, r3
 800d5c8:	4291      	cmp	r1, r2
 800d5ca:	9306      	str	r3, [sp, #24]
 800d5cc:	4613      	mov	r3, r2
 800d5ce:	f73f af76 	bgt.w	800d4be <st_int8_avepool+0xa6>
 800d5d2:	b015      	add	sp, #84	; 0x54
 800d5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5d8:	f1bc 0f00 	cmp.w	ip, #0
 800d5dc:	db09      	blt.n	800d5f2 <st_int8_avepool+0x1da>
 800d5de:	eb0c 0367 	add.w	r3, ip, r7, asr #1
 800d5e2:	fbb3 f7f7 	udiv	r7, r3, r7
 800d5e6:	f307 0307 	ssat	r3, #8, r7
 800d5ea:	9a02      	ldr	r2, [sp, #8]
 800d5ec:	f802 3008 	strb.w	r3, [r2, r8]
 800d5f0:	e7d2      	b.n	800d598 <st_int8_avepool+0x180>
 800d5f2:	2f00      	cmp	r7, #0
 800d5f4:	463b      	mov	r3, r7
 800d5f6:	bfb8      	it	lt
 800d5f8:	1c7b      	addlt	r3, r7, #1
 800d5fa:	ebac 0363 	sub.w	r3, ip, r3, asr #1
 800d5fe:	fb93 f7f7 	sdiv	r7, r3, r7
 800d602:	e7f0      	b.n	800d5e6 <st_int8_avepool+0x1ce>
 800d604:	9b01      	ldr	r3, [sp, #4]
 800d606:	2b00      	cmp	r3, #0
 800d608:	f040 80df 	bne.w	800d7ca <st_int8_avepool+0x3b2>
 800d60c:	eef0 7a62 	vmov.f32	s15, s5
 800d610:	e7ab      	b.n	800d56a <st_int8_avepool+0x152>
 800d612:	b293      	uxth	r3, r2
 800d614:	9307      	str	r3, [sp, #28]
 800d616:	e7cf      	b.n	800d5b8 <st_int8_avepool+0x1a0>
 800d618:	befffffc 	.word	0xbefffffc
 800d61c:	7fc00000 	.word	0x7fc00000
 800d620:	425b      	negs	r3, r3
 800d622:	2200      	movs	r2, #0
 800d624:	9904      	ldr	r1, [sp, #16]
 800d626:	b29b      	uxth	r3, r3
 800d628:	f8cd b00c 	str.w	fp, [sp, #12]
 800d62c:	ed5f 5a06 	vldr	s11, [pc, #-24]	; 800d618 <st_int8_avepool+0x200>
 800d630:	46d3      	mov	fp, sl
 800d632:	9308      	str	r3, [sp, #32]
 800d634:	46ca      	mov	sl, r9
 800d636:	ed5f 6a07 	vldr	s13, [pc, #-28]	; 800d61c <st_int8_avepool+0x204>
 800d63a:	4613      	mov	r3, r2
 800d63c:	2900      	cmp	r1, #0
 800d63e:	f000 80a3 	beq.w	800d788 <st_int8_avepool+0x370>
 800d642:	b292      	uxth	r2, r2
 800d644:	2100      	movs	r1, #0
 800d646:	eeb8 5ae3 	vcvt.f32.s32	s10, s7
 800d64a:	920c      	str	r2, [sp, #48]	; 0x30
 800d64c:	9a04      	ldr	r2, [sp, #16]
 800d64e:	fb03 f302 	mul.w	r3, r3, r2
 800d652:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d654:	9313      	str	r3, [sp, #76]	; 0x4c
 800d656:	4253      	negs	r3, r2
 800d658:	b29b      	uxth	r3, r3
 800d65a:	9306      	str	r3, [sp, #24]
 800d65c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d65e:	1a9b      	subs	r3, r3, r2
 800d660:	b29b      	uxth	r3, r3
 800d662:	9307      	str	r3, [sp, #28]
 800d664:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d668:	4413      	add	r3, r2
 800d66a:	fa0f fe83 	sxth.w	lr, r3
 800d66e:	b213      	sxth	r3, r2
 800d670:	930a      	str	r3, [sp, #40]	; 0x28
 800d672:	460b      	mov	r3, r1
 800d674:	f1b8 0f00 	cmp.w	r8, #0
 800d678:	f000 80a4 	beq.w	800d7c4 <st_int8_avepool+0x3ac>
 800d67c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d67e:	eeb8 4ac3 	vcvt.f32.s32	s8, s6
 800d682:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 800d686:	f9bd 6018 	ldrsh.w	r6, [sp, #24]
 800d68a:	4413      	add	r3, r2
 800d68c:	b28a      	uxth	r2, r1
 800d68e:	f9bd 501c 	ldrsh.w	r5, [sp, #28]
 800d692:	920b      	str	r2, [sp, #44]	; 0x2c
 800d694:	9a02      	ldr	r2, [sp, #8]
 800d696:	fb08 2303 	mla	r3, r8, r3, r2
 800d69a:	9312      	str	r3, [sp, #72]	; 0x48
 800d69c:	2300      	movs	r3, #0
 800d69e:	4699      	mov	r9, r3
 800d6a0:	9305      	str	r3, [sp, #20]
 800d6a2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800d6a4:	4570      	cmp	r0, lr
 800d6a6:	f280 8088 	bge.w	800d7ba <st_int8_avepool+0x3a2>
 800d6aa:	2700      	movs	r7, #0
 800d6ac:	46bc      	mov	ip, r7
 800d6ae:	42ae      	cmp	r6, r5
 800d6b0:	da1a      	bge.n	800d6e8 <st_int8_avepool+0x2d0>
 800d6b2:	43c4      	mvns	r4, r0
 800d6b4:	4550      	cmp	r0, sl
 800d6b6:	fb0b f300 	mul.w	r3, fp, r0
 800d6ba:	f3c4 34c0 	ubfx	r4, r4, #15, #1
 800d6be:	da13      	bge.n	800d6e8 <st_int8_avepool+0x2d0>
 800d6c0:	199a      	adds	r2, r3, r6
 800d6c2:	9b03      	ldr	r3, [sp, #12]
 800d6c4:	fb08 9202 	mla	r2, r8, r2, r9
 800d6c8:	441a      	add	r2, r3
 800d6ca:	4633      	mov	r3, r6
 800d6cc:	0419      	lsls	r1, r3, #16
 800d6ce:	d406      	bmi.n	800d6de <st_int8_avepool+0x2c6>
 800d6d0:	b12c      	cbz	r4, 800d6de <st_int8_avepool+0x2c6>
 800d6d2:	459b      	cmp	fp, r3
 800d6d4:	dd03      	ble.n	800d6de <st_int8_avepool+0x2c6>
 800d6d6:	f992 1000 	ldrsb.w	r1, [r2]
 800d6da:	3701      	adds	r7, #1
 800d6dc:	448c      	add	ip, r1
 800d6de:	3301      	adds	r3, #1
 800d6e0:	4442      	add	r2, r8
 800d6e2:	b219      	sxth	r1, r3
 800d6e4:	42a9      	cmp	r1, r5
 800d6e6:	dbf1      	blt.n	800d6cc <st_int8_avepool+0x2b4>
 800d6e8:	3001      	adds	r0, #1
 800d6ea:	b200      	sxth	r0, r0
 800d6ec:	4570      	cmp	r0, lr
 800d6ee:	dbde      	blt.n	800d6ae <st_int8_avepool+0x296>
 800d6f0:	9b01      	ldr	r3, [sp, #4]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d14b      	bne.n	800d78e <st_int8_avepool+0x376>
 800d6f6:	ee07 ca90 	vmov	s15, ip
 800d6fa:	eef8 2ae7 	vcvt.f32.s32	s5, s15
 800d6fe:	ee07 7a90 	vmov	s15, r7
 800d702:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d706:	eec2 7a87 	vdiv.f32	s15, s5, s14
 800d70a:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800d70e:	eeb0 7a44 	vmov.f32	s14, s8
 800d712:	eea7 7a86 	vfma.f32	s14, s15, s12
 800d716:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800d71a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d71e:	fe64 7aa5 	vselge.f32	s15, s9, s11
 800d722:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d726:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d72a:	ee17 3a90 	vmov	r3, s15
 800d72e:	f303 0307 	ssat	r3, #8, r3
 800d732:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d734:	f802 3009 	strb.w	r3, [r2, r9]
 800d738:	9b05      	ldr	r3, [sp, #20]
 800d73a:	3301      	adds	r3, #1
 800d73c:	b21b      	sxth	r3, r3
 800d73e:	4543      	cmp	r3, r8
 800d740:	4699      	mov	r9, r3
 800d742:	9305      	str	r3, [sp, #20]
 800d744:	dbad      	blt.n	800d6a2 <st_int8_avepool+0x28a>
 800d746:	9a06      	ldr	r2, [sp, #24]
 800d748:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800d74a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d74c:	4402      	add	r2, r0
 800d74e:	9b07      	ldr	r3, [sp, #28]
 800d750:	3101      	adds	r1, #1
 800d752:	b292      	uxth	r2, r2
 800d754:	4403      	add	r3, r0
 800d756:	b209      	sxth	r1, r1
 800d758:	9206      	str	r2, [sp, #24]
 800d75a:	b29b      	uxth	r3, r3
 800d75c:	9a04      	ldr	r2, [sp, #16]
 800d75e:	9307      	str	r3, [sp, #28]
 800d760:	460b      	mov	r3, r1
 800d762:	4291      	cmp	r1, r2
 800d764:	db86      	blt.n	800d674 <st_int8_avepool+0x25c>
 800d766:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d768:	9b08      	ldr	r3, [sp, #32]
 800d76a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800d76c:	3201      	adds	r2, #1
 800d76e:	440b      	add	r3, r1
 800d770:	b212      	sxth	r2, r2
 800d772:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d774:	b29b      	uxth	r3, r3
 800d776:	4291      	cmp	r1, r2
 800d778:	9308      	str	r3, [sp, #32]
 800d77a:	4613      	mov	r3, r2
 800d77c:	f77f af29 	ble.w	800d5d2 <st_int8_avepool+0x1ba>
 800d780:	9904      	ldr	r1, [sp, #16]
 800d782:	2900      	cmp	r1, #0
 800d784:	f47f af5d 	bne.w	800d642 <st_int8_avepool+0x22a>
 800d788:	b293      	uxth	r3, r2
 800d78a:	930c      	str	r3, [sp, #48]	; 0x30
 800d78c:	e7eb      	b.n	800d766 <st_int8_avepool+0x34e>
 800d78e:	f1bc 0f00 	cmp.w	ip, #0
 800d792:	db09      	blt.n	800d7a8 <st_int8_avepool+0x390>
 800d794:	eb0c 0c67 	add.w	ip, ip, r7, asr #1
 800d798:	fbbc f7f7 	udiv	r7, ip, r7
 800d79c:	f307 0707 	ssat	r7, #8, r7
 800d7a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d7a2:	f803 7009 	strb.w	r7, [r3, r9]
 800d7a6:	e7c7      	b.n	800d738 <st_int8_avepool+0x320>
 800d7a8:	2f00      	cmp	r7, #0
 800d7aa:	463b      	mov	r3, r7
 800d7ac:	bfb8      	it	lt
 800d7ae:	1c7b      	addlt	r3, r7, #1
 800d7b0:	ebac 0363 	sub.w	r3, ip, r3, asr #1
 800d7b4:	fb93 f7f7 	sdiv	r7, r3, r7
 800d7b8:	e7f0      	b.n	800d79c <st_int8_avepool+0x384>
 800d7ba:	9b01      	ldr	r3, [sp, #4]
 800d7bc:	b92b      	cbnz	r3, 800d7ca <st_int8_avepool+0x3b2>
 800d7be:	eef0 7a66 	vmov.f32	s15, s13
 800d7c2:	e7a2      	b.n	800d70a <st_int8_avepool+0x2f2>
 800d7c4:	b28b      	uxth	r3, r1
 800d7c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800d7c8:	e7bd      	b.n	800d746 <st_int8_avepool+0x32e>
 800d7ca:	deff      	udf	#255	; 0xff

0800d7cc <st_int8_maxpool>:
 800d7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7d0:	b095      	sub	sp, #84	; 0x54
 800d7d2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d7d6:	4692      	mov	sl, r2
 800d7d8:	ee80 6a20 	vdiv.f32	s12, s0, s1
 800d7dc:	9306      	str	r3, [sp, #24]
 800d7de:	f99d 30a0 	ldrsb.w	r3, [sp, #160]	; 0xa0
 800d7e2:	f8bd 2094 	ldrh.w	r2, [sp, #148]	; 0x94
 800d7e6:	ee07 3a90 	vmov	s15, r3
 800d7ea:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 800d7ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7f2:	9103      	str	r1, [sp, #12]
 800d7f4:	9307      	str	r3, [sp, #28]
 800d7f6:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 800d7fa:	f99d 109c 	ldrsb.w	r1, [sp, #156]	; 0x9c
 800d7fe:	9308      	str	r3, [sp, #32]
 800d800:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 800d804:	f8bd 9078 	ldrh.w	r9, [sp, #120]	; 0x78
 800d808:	9309      	str	r3, [sp, #36]	; 0x24
 800d80a:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88
 800d80e:	9000      	str	r0, [sp, #0]
 800d810:	930a      	str	r3, [sp, #40]	; 0x28
 800d812:	f8bd 308c 	ldrh.w	r3, [sp, #140]	; 0x8c
 800d816:	9204      	str	r2, [sp, #16]
 800d818:	930b      	str	r3, [sp, #44]	; 0x2c
 800d81a:	f8bd 3090 	ldrh.w	r3, [sp, #144]	; 0x90
 800d81e:	9102      	str	r1, [sp, #8]
 800d820:	930c      	str	r3, [sp, #48]	; 0x30
 800d822:	f8bd 3098 	ldrh.w	r3, [sp, #152]	; 0x98
 800d826:	9305      	str	r3, [sp, #20]
 800d828:	f2c0 808c 	blt.w	800d944 <st_int8_maxpool+0x178>
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	f000 8086 	beq.w	800d93e <st_int8_maxpool+0x172>
 800d832:	eeb4 0a60 	vcmp.f32	s0, s1
 800d836:	460a      	mov	r2, r1
 800d838:	ee17 1a90 	vmov	r1, s15
 800d83c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d840:	bf0c      	ite	eq
 800d842:	2301      	moveq	r3, #1
 800d844:	2300      	movne	r3, #0
 800d846:	428a      	cmp	r2, r1
 800d848:	bf14      	ite	ne
 800d84a:	2300      	movne	r3, #0
 800d84c:	f003 0301 	andeq.w	r3, r3, #1
 800d850:	9301      	str	r3, [sp, #4]
 800d852:	9b04      	ldr	r3, [sp, #16]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d072      	beq.n	800d93e <st_int8_maxpool+0x172>
 800d858:	f1b9 0f00 	cmp.w	r9, #0
 800d85c:	d06f      	beq.n	800d93e <st_int8_maxpool+0x172>
 800d85e:	f1b9 0f01 	cmp.w	r9, #1
 800d862:	f040 81d2 	bne.w	800dc0a <st_int8_maxpool+0x43e>
 800d866:	2300      	movs	r3, #0
 800d868:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d86c:	eddf 5a95 	vldr	s11, [pc, #596]	; 800dac4 <st_int8_maxpool+0x2f8>
 800d870:	469b      	mov	fp, r3
 800d872:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800d876:	930d      	str	r3, [sp, #52]	; 0x34
 800d878:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d87a:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 800d87e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d880:	fb0b fe03 	mul.w	lr, fp, r3
 800d884:	9b04      	ldr	r3, [sp, #16]
 800d886:	fb0b f303 	mul.w	r3, fp, r3
 800d88a:	f04f 0b00 	mov.w	fp, #0
 800d88e:	9303      	str	r3, [sp, #12]
 800d890:	ebae 0302 	sub.w	r3, lr, r2
 800d894:	eba2 0e0e 	sub.w	lr, r2, lr
 800d898:	9a06      	ldr	r2, [sp, #24]
 800d89a:	455b      	cmp	r3, fp
 800d89c:	46d8      	mov	r8, fp
 800d89e:	eb0e 0c02 	add.w	ip, lr, r2
 800d8a2:	9a08      	ldr	r2, [sp, #32]
 800d8a4:	bfc8      	it	gt
 800d8a6:	46de      	movgt	lr, fp
 800d8a8:	4594      	cmp	ip, r2
 800d8aa:	4473      	add	r3, lr
 800d8ac:	bfa8      	it	ge
 800d8ae:	4694      	movge	ip, r2
 800d8b0:	fb0a f303 	mul.w	r3, sl, r3
 800d8b4:	930e      	str	r3, [sp, #56]	; 0x38
 800d8b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d8b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d8ba:	fb08 f203 	mul.w	r2, r8, r3
 800d8be:	9b03      	ldr	r3, [sp, #12]
 800d8c0:	4498      	add	r8, r3
 800d8c2:	1a53      	subs	r3, r2, r1
 800d8c4:	1a8a      	subs	r2, r1, r2
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	ebaa 0403 	sub.w	r4, sl, r3
 800d8cc:	bfd8      	it	le
 800d8ce:	4617      	movle	r7, r2
 800d8d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d8d2:	bfc8      	it	gt
 800d8d4:	2700      	movgt	r7, #0
 800d8d6:	189d      	adds	r5, r3, r2
 800d8d8:	9b07      	ldr	r3, [sp, #28]
 800d8da:	429c      	cmp	r4, r3
 800d8dc:	443d      	add	r5, r7
 800d8de:	bfa8      	it	ge
 800d8e0:	461c      	movge	r4, r3
 800d8e2:	45f4      	cmp	ip, lr
 800d8e4:	f340 80ea 	ble.w	800dabc <st_int8_maxpool+0x2f0>
 800d8e8:	9b00      	ldr	r3, [sp, #0]
 800d8ea:	4676      	mov	r6, lr
 800d8ec:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 800d8f0:	441d      	add	r5, r3
 800d8f2:	42bc      	cmp	r4, r7
 800d8f4:	dd09      	ble.n	800d90a <st_int8_maxpool+0x13e>
 800d8f6:	462a      	mov	r2, r5
 800d8f8:	463b      	mov	r3, r7
 800d8fa:	f912 0b01 	ldrsb.w	r0, [r2], #1
 800d8fe:	3301      	adds	r3, #1
 800d900:	4281      	cmp	r1, r0
 800d902:	bfb8      	it	lt
 800d904:	4601      	movlt	r1, r0
 800d906:	42a3      	cmp	r3, r4
 800d908:	d1f7      	bne.n	800d8fa <st_int8_maxpool+0x12e>
 800d90a:	3601      	adds	r6, #1
 800d90c:	4455      	add	r5, sl
 800d90e:	4566      	cmp	r6, ip
 800d910:	d1ef      	bne.n	800d8f2 <st_int8_maxpool+0x126>
 800d912:	9b01      	ldr	r3, [sp, #4]
 800d914:	2b00      	cmp	r3, #0
 800d916:	f000 80b6 	beq.w	800da86 <st_int8_maxpool+0x2ba>
 800d91a:	f809 1008 	strb.w	r1, [r9, r8]
 800d91e:	f10b 0b01 	add.w	fp, fp, #1
 800d922:	9b04      	ldr	r3, [sp, #16]
 800d924:	fa0f fb8b 	sxth.w	fp, fp
 800d928:	455b      	cmp	r3, fp
 800d92a:	46d8      	mov	r8, fp
 800d92c:	dcc3      	bgt.n	800d8b6 <st_int8_maxpool+0xea>
 800d92e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d930:	9a05      	ldr	r2, [sp, #20]
 800d932:	3301      	adds	r3, #1
 800d934:	b21b      	sxth	r3, r3
 800d936:	429a      	cmp	r2, r3
 800d938:	469b      	mov	fp, r3
 800d93a:	930d      	str	r3, [sp, #52]	; 0x34
 800d93c:	dc9c      	bgt.n	800d878 <st_int8_maxpool+0xac>
 800d93e:	b015      	add	sp, #84	; 0x54
 800d940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d944:	2b00      	cmp	r3, #0
 800d946:	d0fa      	beq.n	800d93e <st_int8_maxpool+0x172>
 800d948:	eeb4 0a60 	vcmp.f32	s0, s1
 800d94c:	ee17 0a90 	vmov	r0, s15
 800d950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d954:	bf0c      	ite	eq
 800d956:	2301      	moveq	r3, #1
 800d958:	2300      	movne	r3, #0
 800d95a:	4281      	cmp	r1, r0
 800d95c:	bf14      	ite	ne
 800d95e:	2300      	movne	r3, #0
 800d960:	f003 0301 	andeq.w	r3, r3, #1
 800d964:	9301      	str	r3, [sp, #4]
 800d966:	2a00      	cmp	r2, #0
 800d968:	d0e9      	beq.n	800d93e <st_int8_maxpool+0x172>
 800d96a:	f1b9 0f00 	cmp.w	r9, #0
 800d96e:	d0e6      	beq.n	800d93e <st_int8_maxpool+0x172>
 800d970:	f1b9 0f01 	cmp.w	r9, #1
 800d974:	f040 80a8 	bne.w	800dac8 <st_int8_maxpool+0x2fc>
 800d978:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d97c:	2300      	movs	r3, #0
 800d97e:	eddf 5a51 	vldr	s11, [pc, #324]	; 800dac4 <st_int8_maxpool+0x2f8>
 800d982:	f8dd b000 	ldr.w	fp, [sp]
 800d986:	930d      	str	r3, [sp, #52]	; 0x34
 800d988:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d98a:	f04f 0900 	mov.w	r9, #0
 800d98e:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 800d992:	fb03 fe02 	mul.w	lr, r3, r2
 800d996:	9a04      	ldr	r2, [sp, #16]
 800d998:	46c8      	mov	r8, r9
 800d99a:	fb03 f302 	mul.w	r3, r3, r2
 800d99e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d9a0:	9300      	str	r3, [sp, #0]
 800d9a2:	ebae 0302 	sub.w	r3, lr, r2
 800d9a6:	eba2 0e0e 	sub.w	lr, r2, lr
 800d9aa:	9a06      	ldr	r2, [sp, #24]
 800d9ac:	454b      	cmp	r3, r9
 800d9ae:	eb0e 0c02 	add.w	ip, lr, r2
 800d9b2:	9a08      	ldr	r2, [sp, #32]
 800d9b4:	bfc8      	it	gt
 800d9b6:	46ce      	movgt	lr, r9
 800d9b8:	4594      	cmp	ip, r2
 800d9ba:	4473      	add	r3, lr
 800d9bc:	bfa8      	it	ge
 800d9be:	4694      	movge	ip, r2
 800d9c0:	fb0a f303 	mul.w	r3, sl, r3
 800d9c4:	930e      	str	r3, [sp, #56]	; 0x38
 800d9c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d9ca:	fb08 f203 	mul.w	r2, r8, r3
 800d9ce:	9b00      	ldr	r3, [sp, #0]
 800d9d0:	4498      	add	r8, r3
 800d9d2:	1a53      	subs	r3, r2, r1
 800d9d4:	1a8a      	subs	r2, r1, r2
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	ebaa 0403 	sub.w	r4, sl, r3
 800d9dc:	bfd8      	it	le
 800d9de:	4617      	movle	r7, r2
 800d9e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d9e2:	bfc8      	it	gt
 800d9e4:	2700      	movgt	r7, #0
 800d9e6:	189d      	adds	r5, r3, r2
 800d9e8:	9b07      	ldr	r3, [sp, #28]
 800d9ea:	429c      	cmp	r4, r3
 800d9ec:	443d      	add	r5, r7
 800d9ee:	bfa8      	it	ge
 800d9f0:	461c      	movge	r4, r3
 800d9f2:	45f4      	cmp	ip, lr
 800d9f4:	dd45      	ble.n	800da82 <st_int8_maxpool+0x2b6>
 800d9f6:	445d      	add	r5, fp
 800d9f8:	4676      	mov	r6, lr
 800d9fa:	217f      	movs	r1, #127	; 0x7f
 800d9fc:	42bc      	cmp	r4, r7
 800d9fe:	dd09      	ble.n	800da14 <st_int8_maxpool+0x248>
 800da00:	462a      	mov	r2, r5
 800da02:	463b      	mov	r3, r7
 800da04:	f912 0b01 	ldrsb.w	r0, [r2], #1
 800da08:	3301      	adds	r3, #1
 800da0a:	4281      	cmp	r1, r0
 800da0c:	bfa8      	it	ge
 800da0e:	4601      	movge	r1, r0
 800da10:	429c      	cmp	r4, r3
 800da12:	d1f7      	bne.n	800da04 <st_int8_maxpool+0x238>
 800da14:	3601      	adds	r6, #1
 800da16:	4455      	add	r5, sl
 800da18:	45b4      	cmp	ip, r6
 800da1a:	d1ef      	bne.n	800d9fc <st_int8_maxpool+0x230>
 800da1c:	9b01      	ldr	r3, [sp, #4]
 800da1e:	b1a3      	cbz	r3, 800da4a <st_int8_maxpool+0x27e>
 800da20:	9b03      	ldr	r3, [sp, #12]
 800da22:	f803 1008 	strb.w	r1, [r3, r8]
 800da26:	f109 0901 	add.w	r9, r9, #1
 800da2a:	9b04      	ldr	r3, [sp, #16]
 800da2c:	fa0f f989 	sxth.w	r9, r9
 800da30:	454b      	cmp	r3, r9
 800da32:	46c8      	mov	r8, r9
 800da34:	dcc7      	bgt.n	800d9c6 <st_int8_maxpool+0x1fa>
 800da36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800da38:	9a05      	ldr	r2, [sp, #20]
 800da3a:	3301      	adds	r3, #1
 800da3c:	b21b      	sxth	r3, r3
 800da3e:	429a      	cmp	r2, r3
 800da40:	930d      	str	r3, [sp, #52]	; 0x34
 800da42:	dca1      	bgt.n	800d988 <st_int8_maxpool+0x1bc>
 800da44:	b015      	add	sp, #84	; 0x54
 800da46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da4a:	9b02      	ldr	r3, [sp, #8]
 800da4c:	eef0 6a47 	vmov.f32	s13, s14
 800da50:	1ac9      	subs	r1, r1, r3
 800da52:	ee07 1a90 	vmov	s15, r1
 800da56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da5a:	eee6 6a27 	vfma.f32	s13, s12, s15
 800da5e:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800da62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da66:	fe65 7a25 	vselge.f32	s15, s10, s11
 800da6a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800da6e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800da72:	ee17 3a90 	vmov	r3, s15
 800da76:	f303 0307 	ssat	r3, #8, r3
 800da7a:	9a03      	ldr	r2, [sp, #12]
 800da7c:	f802 3008 	strb.w	r3, [r2, r8]
 800da80:	e7d1      	b.n	800da26 <st_int8_maxpool+0x25a>
 800da82:	217f      	movs	r1, #127	; 0x7f
 800da84:	e7ca      	b.n	800da1c <st_int8_maxpool+0x250>
 800da86:	9b02      	ldr	r3, [sp, #8]
 800da88:	eef0 6a47 	vmov.f32	s13, s14
 800da8c:	1ac9      	subs	r1, r1, r3
 800da8e:	ee07 1a90 	vmov	s15, r1
 800da92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da96:	eee6 6a27 	vfma.f32	s13, s12, s15
 800da9a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800da9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daa2:	fe65 7a25 	vselge.f32	s15, s10, s11
 800daa6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800daaa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800daae:	ee17 3a90 	vmov	r3, s15
 800dab2:	f303 0307 	ssat	r3, #8, r3
 800dab6:	f809 3008 	strb.w	r3, [r9, r8]
 800daba:	e730      	b.n	800d91e <st_int8_maxpool+0x152>
 800dabc:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 800dac0:	e727      	b.n	800d912 <st_int8_maxpool+0x146>
 800dac2:	bf00      	nop
 800dac4:	befffffc 	.word	0xbefffffc
 800dac8:	f04f 0800 	mov.w	r8, #0
 800dacc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dad0:	ed5f 5a04 	vldr	s11, [pc, #-16]	; 800dac4 <st_int8_maxpool+0x2f8>
 800dad4:	fb0a fb09 	mul.w	fp, sl, r9
 800dad8:	4643      	mov	r3, r8
 800dada:	46c4      	mov	ip, r8
 800dadc:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800dae0:	9904      	ldr	r1, [sp, #16]
 800dae2:	2000      	movs	r0, #0
 800dae4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dae6:	9c08      	ldr	r4, [sp, #32]
 800dae8:	fb03 f202 	mul.w	r2, r3, r2
 800daec:	fb03 f301 	mul.w	r3, r3, r1
 800daf0:	900d      	str	r0, [sp, #52]	; 0x34
 800daf2:	9310      	str	r3, [sp, #64]	; 0x40
 800daf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800daf6:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 800dafa:	1ad1      	subs	r1, r2, r3
 800dafc:	1a9b      	subs	r3, r3, r2
 800dafe:	9a06      	ldr	r2, [sp, #24]
 800db00:	4281      	cmp	r1, r0
 800db02:	441a      	add	r2, r3
 800db04:	bfc8      	it	gt
 800db06:	4603      	movgt	r3, r0
 800db08:	4294      	cmp	r4, r2
 800db0a:	4419      	add	r1, r3
 800db0c:	930f      	str	r3, [sp, #60]	; 0x3c
 800db0e:	bfa8      	it	ge
 800db10:	4614      	movge	r4, r2
 800db12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db14:	4602      	mov	r2, r0
 800db16:	fb03 f301 	mul.w	r3, r3, r1
 800db1a:	46a2      	mov	sl, r4
 800db1c:	9311      	str	r3, [sp, #68]	; 0x44
 800db1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db20:	f04f 0e00 	mov.w	lr, #0
 800db24:	9c07      	ldr	r4, [sp, #28]
 800db26:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 800db2a:	fb02 f103 	mul.w	r1, r2, r3
 800db2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800db30:	46f0      	mov	r8, lr
 800db32:	441a      	add	r2, r3
 800db34:	9b03      	ldr	r3, [sp, #12]
 800db36:	fb09 3c02 	mla	ip, r9, r2, r3
 800db3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800db3c:	1a8b      	subs	r3, r1, r2
 800db3e:	1a51      	subs	r1, r2, r1
 800db40:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800db42:	2b00      	cmp	r3, #0
 800db44:	441a      	add	r2, r3
 800db46:	bfd8      	it	le
 800db48:	460f      	movle	r7, r1
 800db4a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800db4c:	bfc8      	it	gt
 800db4e:	2700      	movgt	r7, #0
 800db50:	1acb      	subs	r3, r1, r3
 800db52:	443a      	add	r2, r7
 800db54:	429c      	cmp	r4, r3
 800db56:	bfa8      	it	ge
 800db58:	461c      	movge	r4, r3
 800db5a:	fb09 f302 	mul.w	r3, r9, r2
 800db5e:	9312      	str	r3, [sp, #72]	; 0x48
 800db60:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800db62:	4555      	cmp	r5, sl
 800db64:	da4f      	bge.n	800dc06 <st_int8_maxpool+0x43a>
 800db66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800db68:	217f      	movs	r1, #127	; 0x7f
 800db6a:	eb08 0603 	add.w	r6, r8, r3
 800db6e:	9b00      	ldr	r3, [sp, #0]
 800db70:	441e      	add	r6, r3
 800db72:	42a7      	cmp	r7, r4
 800db74:	da0a      	bge.n	800db8c <st_int8_maxpool+0x3c0>
 800db76:	4632      	mov	r2, r6
 800db78:	463b      	mov	r3, r7
 800db7a:	f992 0000 	ldrsb.w	r0, [r2]
 800db7e:	3301      	adds	r3, #1
 800db80:	444a      	add	r2, r9
 800db82:	4281      	cmp	r1, r0
 800db84:	bfa8      	it	ge
 800db86:	4601      	movge	r1, r0
 800db88:	429c      	cmp	r4, r3
 800db8a:	d1f6      	bne.n	800db7a <st_int8_maxpool+0x3ae>
 800db8c:	3501      	adds	r5, #1
 800db8e:	445e      	add	r6, fp
 800db90:	45aa      	cmp	sl, r5
 800db92:	d1ee      	bne.n	800db72 <st_int8_maxpool+0x3a6>
 800db94:	9b01      	ldr	r3, [sp, #4]
 800db96:	b1db      	cbz	r3, 800dbd0 <st_int8_maxpool+0x404>
 800db98:	f80c 1008 	strb.w	r1, [ip, r8]
 800db9c:	f10e 0e01 	add.w	lr, lr, #1
 800dba0:	fa0f fe8e 	sxth.w	lr, lr
 800dba4:	45ce      	cmp	lr, r9
 800dba6:	46f0      	mov	r8, lr
 800dba8:	dbda      	blt.n	800db60 <st_int8_maxpool+0x394>
 800dbaa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbac:	9904      	ldr	r1, [sp, #16]
 800dbae:	3301      	adds	r3, #1
 800dbb0:	b21b      	sxth	r3, r3
 800dbb2:	428b      	cmp	r3, r1
 800dbb4:	461a      	mov	r2, r3
 800dbb6:	930d      	str	r3, [sp, #52]	; 0x34
 800dbb8:	dbb1      	blt.n	800db1e <st_int8_maxpool+0x352>
 800dbba:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800dbbe:	9a05      	ldr	r2, [sp, #20]
 800dbc0:	f10c 0301 	add.w	r3, ip, #1
 800dbc4:	fa0f fc83 	sxth.w	ip, r3
 800dbc8:	4594      	cmp	ip, r2
 800dbca:	4663      	mov	r3, ip
 800dbcc:	db88      	blt.n	800dae0 <st_int8_maxpool+0x314>
 800dbce:	e6b6      	b.n	800d93e <st_int8_maxpool+0x172>
 800dbd0:	9b02      	ldr	r3, [sp, #8]
 800dbd2:	eef0 6a47 	vmov.f32	s13, s14
 800dbd6:	1ac9      	subs	r1, r1, r3
 800dbd8:	ee07 1a90 	vmov	s15, r1
 800dbdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dbe0:	eee7 6a86 	vfma.f32	s13, s15, s12
 800dbe4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800dbe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbec:	fe65 7a25 	vselge.f32	s15, s10, s11
 800dbf0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbf4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dbf8:	ee17 3a90 	vmov	r3, s15
 800dbfc:	f303 0307 	ssat	r3, #8, r3
 800dc00:	f80c 3008 	strb.w	r3, [ip, r8]
 800dc04:	e7ca      	b.n	800db9c <st_int8_maxpool+0x3d0>
 800dc06:	217f      	movs	r1, #127	; 0x7f
 800dc08:	e7c4      	b.n	800db94 <st_int8_maxpool+0x3c8>
 800dc0a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dc0e:	2300      	movs	r3, #0
 800dc10:	ed5f 5a54 	vldr	s11, [pc, #-336]	; 800dac4 <st_int8_maxpool+0x2f8>
 800dc14:	fb0a fb09 	mul.w	fp, sl, r9
 800dc18:	930e      	str	r3, [sp, #56]	; 0x38
 800dc1a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800dc1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800dc20:	2000      	movs	r0, #0
 800dc22:	9c08      	ldr	r4, [sp, #32]
 800dc24:	fb03 f102 	mul.w	r1, r3, r2
 800dc28:	9a04      	ldr	r2, [sp, #16]
 800dc2a:	900f      	str	r0, [sp, #60]	; 0x3c
 800dc2c:	fb03 f302 	mul.w	r3, r3, r2
 800dc30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dc32:	9312      	str	r3, [sp, #72]	; 0x48
 800dc34:	1a8b      	subs	r3, r1, r2
 800dc36:	1a51      	subs	r1, r2, r1
 800dc38:	9a06      	ldr	r2, [sp, #24]
 800dc3a:	4283      	cmp	r3, r0
 800dc3c:	440a      	add	r2, r1
 800dc3e:	bfc8      	it	gt
 800dc40:	4601      	movgt	r1, r0
 800dc42:	4294      	cmp	r4, r2
 800dc44:	440b      	add	r3, r1
 800dc46:	910d      	str	r1, [sp, #52]	; 0x34
 800dc48:	bfa8      	it	ge
 800dc4a:	4614      	movge	r4, r2
 800dc4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800dc4e:	46a6      	mov	lr, r4
 800dc50:	fb02 f303 	mul.w	r3, r2, r3
 800dc54:	4602      	mov	r2, r0
 800dc56:	9313      	str	r3, [sp, #76]	; 0x4c
 800dc58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc5a:	f04f 0c00 	mov.w	ip, #0
 800dc5e:	9c07      	ldr	r4, [sp, #28]
 800dc60:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 800dc64:	fb02 f103 	mul.w	r1, r2, r3
 800dc68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dc6a:	46e2      	mov	sl, ip
 800dc6c:	441a      	add	r2, r3
 800dc6e:	9b03      	ldr	r3, [sp, #12]
 800dc70:	fb09 3802 	mla	r8, r9, r2, r3
 800dc74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dc76:	1a8b      	subs	r3, r1, r2
 800dc78:	1a51      	subs	r1, r2, r1
 800dc7a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	441a      	add	r2, r3
 800dc80:	bfd8      	it	le
 800dc82:	460f      	movle	r7, r1
 800dc84:	9911      	ldr	r1, [sp, #68]	; 0x44
 800dc86:	bfc8      	it	gt
 800dc88:	2700      	movgt	r7, #0
 800dc8a:	1acb      	subs	r3, r1, r3
 800dc8c:	443a      	add	r2, r7
 800dc8e:	429c      	cmp	r4, r3
 800dc90:	bfa8      	it	ge
 800dc92:	461c      	movge	r4, r3
 800dc94:	fb09 f302 	mul.w	r3, r9, r2
 800dc98:	9310      	str	r3, [sp, #64]	; 0x40
 800dc9a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800dc9c:	4576      	cmp	r6, lr
 800dc9e:	da4d      	bge.n	800dd3c <st_int8_maxpool+0x570>
 800dca0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800dca2:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 800dca6:	eb0a 0503 	add.w	r5, sl, r3
 800dcaa:	9b00      	ldr	r3, [sp, #0]
 800dcac:	441d      	add	r5, r3
 800dcae:	42a7      	cmp	r7, r4
 800dcb0:	da0a      	bge.n	800dcc8 <st_int8_maxpool+0x4fc>
 800dcb2:	462a      	mov	r2, r5
 800dcb4:	463b      	mov	r3, r7
 800dcb6:	f992 0000 	ldrsb.w	r0, [r2]
 800dcba:	3301      	adds	r3, #1
 800dcbc:	444a      	add	r2, r9
 800dcbe:	4281      	cmp	r1, r0
 800dcc0:	bfb8      	it	lt
 800dcc2:	4601      	movlt	r1, r0
 800dcc4:	429c      	cmp	r4, r3
 800dcc6:	d1f6      	bne.n	800dcb6 <st_int8_maxpool+0x4ea>
 800dcc8:	3601      	adds	r6, #1
 800dcca:	445d      	add	r5, fp
 800dccc:	45b6      	cmp	lr, r6
 800dcce:	d1ee      	bne.n	800dcae <st_int8_maxpool+0x4e2>
 800dcd0:	9b01      	ldr	r3, [sp, #4]
 800dcd2:	b1c3      	cbz	r3, 800dd06 <st_int8_maxpool+0x53a>
 800dcd4:	f808 100a 	strb.w	r1, [r8, sl]
 800dcd8:	f10c 0c01 	add.w	ip, ip, #1
 800dcdc:	fa0f fc8c 	sxth.w	ip, ip
 800dce0:	45cc      	cmp	ip, r9
 800dce2:	46e2      	mov	sl, ip
 800dce4:	dbd9      	blt.n	800dc9a <st_int8_maxpool+0x4ce>
 800dce6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dce8:	9904      	ldr	r1, [sp, #16]
 800dcea:	3301      	adds	r3, #1
 800dcec:	b21b      	sxth	r3, r3
 800dcee:	428b      	cmp	r3, r1
 800dcf0:	461a      	mov	r2, r3
 800dcf2:	930f      	str	r3, [sp, #60]	; 0x3c
 800dcf4:	dbb0      	blt.n	800dc58 <st_int8_maxpool+0x48c>
 800dcf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dcf8:	9905      	ldr	r1, [sp, #20]
 800dcfa:	3301      	adds	r3, #1
 800dcfc:	b21b      	sxth	r3, r3
 800dcfe:	428b      	cmp	r3, r1
 800dd00:	930e      	str	r3, [sp, #56]	; 0x38
 800dd02:	db8c      	blt.n	800dc1e <st_int8_maxpool+0x452>
 800dd04:	e61b      	b.n	800d93e <st_int8_maxpool+0x172>
 800dd06:	9b02      	ldr	r3, [sp, #8]
 800dd08:	eef0 6a47 	vmov.f32	s13, s14
 800dd0c:	1ac9      	subs	r1, r1, r3
 800dd0e:	ee07 1a90 	vmov	s15, r1
 800dd12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd16:	eee7 6a86 	vfma.f32	s13, s15, s12
 800dd1a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 800dd1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd22:	fe65 7a25 	vselge.f32	s15, s10, s11
 800dd26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dd2e:	ee17 3a90 	vmov	r3, s15
 800dd32:	f303 0307 	ssat	r3, #8, r3
 800dd36:	f808 300a 	strb.w	r3, [r8, sl]
 800dd3a:	e7cd      	b.n	800dcd8 <st_int8_maxpool+0x50c>
 800dd3c:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 800dd40:	e7c6      	b.n	800dcd0 <st_int8_maxpool+0x504>
 800dd42:	bf00      	nop

0800dd44 <arm_copy_q7>:
 800dd44:	b530      	push	{r4, r5, lr}
 800dd46:	0894      	lsrs	r4, r2, #2
 800dd48:	d02b      	beq.n	800dda2 <arm_copy_q7+0x5e>
 800dd4a:	1e63      	subs	r3, r4, #1
 800dd4c:	ea41 0500 	orr.w	r5, r1, r0
 800dd50:	2b0b      	cmp	r3, #11
 800dd52:	f3c5 0502 	ubfx	r5, r5, #0, #3
 800dd56:	bf94      	ite	ls
 800dd58:	2300      	movls	r3, #0
 800dd5a:	2301      	movhi	r3, #1
 800dd5c:	2d00      	cmp	r5, #0
 800dd5e:	bf18      	it	ne
 800dd60:	2300      	movne	r3, #0
 800dd62:	b393      	cbz	r3, 800ddca <arm_copy_q7+0x86>
 800dd64:	43c3      	mvns	r3, r0
 800dd66:	440b      	add	r3, r1
 800dd68:	2b06      	cmp	r3, #6
 800dd6a:	d92e      	bls.n	800ddca <arm_copy_q7+0x86>
 800dd6c:	f022 0507 	bic.w	r5, r2, #7
 800dd70:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
 800dd74:	f1a0 0e08 	sub.w	lr, r0, #8
 800dd78:	460b      	mov	r3, r1
 800dd7a:	440d      	add	r5, r1
 800dd7c:	f10e 0e08 	add.w	lr, lr, #8
 800dd80:	ed9e 7b00 	vldr	d7, [lr]
 800dd84:	eca3 7b02 	vstmia	r3!, {d7}
 800dd88:	42ab      	cmp	r3, r5
 800dd8a:	d1f7      	bne.n	800dd7c <arm_copy_q7+0x38>
 800dd8c:	ebb4 0f4c 	cmp.w	r4, ip, lsl #1
 800dd90:	d018      	beq.n	800ddc4 <arm_copy_q7+0x80>
 800dd92:	f850 303c 	ldr.w	r3, [r0, ip, lsl #3]
 800dd96:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800dd9a:	f841 303c 	str.w	r3, [r1, ip, lsl #3]
 800dd9e:	4470      	add	r0, lr
 800dda0:	4471      	add	r1, lr
 800dda2:	f012 0203 	ands.w	r2, r2, #3
 800dda6:	d00c      	beq.n	800ddc2 <arm_copy_q7+0x7e>
 800dda8:	f990 3000 	ldrsb.w	r3, [r0]
 800ddac:	3a01      	subs	r2, #1
 800ddae:	700b      	strb	r3, [r1, #0]
 800ddb0:	d007      	beq.n	800ddc2 <arm_copy_q7+0x7e>
 800ddb2:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800ddb6:	2a01      	cmp	r2, #1
 800ddb8:	704b      	strb	r3, [r1, #1]
 800ddba:	d002      	beq.n	800ddc2 <arm_copy_q7+0x7e>
 800ddbc:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800ddc0:	708b      	strb	r3, [r1, #2]
 800ddc2:	bd30      	pop	{r4, r5, pc}
 800ddc4:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 800ddc8:	e7e9      	b.n	800dd9e <arm_copy_q7+0x5a>
 800ddca:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800ddce:	460d      	mov	r5, r1
 800ddd0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	f853 cb04 	ldr.w	ip, [r3], #4
 800ddda:	42a3      	cmp	r3, r4
 800dddc:	f845 cb04 	str.w	ip, [r5], #4
 800dde0:	d1f9      	bne.n	800ddd6 <arm_copy_q7+0x92>
 800dde2:	e7dc      	b.n	800dd9e <arm_copy_q7+0x5a>

0800dde4 <arm_fill_q15>:
 800dde4:	b510      	push	{r4, lr}
 800dde6:	eac0 4400 	pkhbt	r4, r0, r0, lsl #16
 800ddea:	ea5f 0e92 	movs.w	lr, r2, lsr #2
 800ddee:	d013      	beq.n	800de18 <arm_fill_q15+0x34>
 800ddf0:	f10e 33ff 	add.w	r3, lr, #4294967295
 800ddf4:	2b09      	cmp	r3, #9
 800ddf6:	460b      	mov	r3, r1
 800ddf8:	d919      	bls.n	800de2e <arm_fill_q15+0x4a>
 800ddfa:	f011 0f07 	tst.w	r1, #7
 800ddfe:	d116      	bne.n	800de2e <arm_fill_q15+0x4a>
 800de00:	f04f 0c00 	mov.w	ip, #0
 800de04:	f10c 0c01 	add.w	ip, ip, #1
 800de08:	45e6      	cmp	lr, ip
 800de0a:	e9c3 4400 	strd	r4, r4, [r3]
 800de0e:	f103 0308 	add.w	r3, r3, #8
 800de12:	d1f7      	bne.n	800de04 <arm_fill_q15+0x20>
 800de14:	eb01 01ce 	add.w	r1, r1, lr, lsl #3
 800de18:	f012 0203 	ands.w	r2, r2, #3
 800de1c:	d006      	beq.n	800de2c <arm_fill_q15+0x48>
 800de1e:	3a01      	subs	r2, #1
 800de20:	8008      	strh	r0, [r1, #0]
 800de22:	d003      	beq.n	800de2c <arm_fill_q15+0x48>
 800de24:	2a01      	cmp	r2, #1
 800de26:	8048      	strh	r0, [r1, #2]
 800de28:	bf18      	it	ne
 800de2a:	8088      	strhne	r0, [r1, #4]
 800de2c:	bd10      	pop	{r4, pc}
 800de2e:	46f4      	mov	ip, lr
 800de30:	f1bc 0c01 	subs.w	ip, ip, #1
 800de34:	601c      	str	r4, [r3, #0]
 800de36:	605c      	str	r4, [r3, #4]
 800de38:	f103 0308 	add.w	r3, r3, #8
 800de3c:	d1f8      	bne.n	800de30 <arm_fill_q15+0x4c>
 800de3e:	e7e9      	b.n	800de14 <arm_fill_q15+0x30>

0800de40 <ai_version_get>:
 800de40:	0212      	lsls	r2, r2, #8
 800de42:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800de46:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800de4a:	4770      	bx	lr

0800de4c <get_tensor_byte_size>:
 800de4c:	b430      	push	{r4, r5}
 800de4e:	6985      	ldr	r5, [r0, #24]
 800de50:	68c4      	ldr	r4, [r0, #12]
 800de52:	6941      	ldr	r1, [r0, #20]
 800de54:	4b06      	ldr	r3, [pc, #24]	; (800de70 <get_tensor_byte_size+0x24>)
 800de56:	6828      	ldr	r0, [r5, #0]
 800de58:	4a06      	ldr	r2, [pc, #24]	; (800de74 <get_tensor_byte_size+0x28>)
 800de5a:	4003      	ands	r3, r0
 800de5c:	68c9      	ldr	r1, [r1, #12]
 800de5e:	68e0      	ldr	r0, [r4, #12]
 800de60:	4293      	cmp	r3, r2
 800de62:	fb01 f000 	mul.w	r0, r1, r0
 800de66:	d101      	bne.n	800de6c <get_tensor_byte_size+0x20>
 800de68:	3007      	adds	r0, #7
 800de6a:	08c0      	lsrs	r0, r0, #3
 800de6c:	bc30      	pop	{r4, r5}
 800de6e:	4770      	bx	lr
 800de70:	017fffff 	.word	0x017fffff
 800de74:	000400c0 	.word	0x000400c0

0800de78 <ai_array_to_buffer_fmt>:
 800de78:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800de7c:	2b02      	cmp	r3, #2
 800de7e:	d050      	beq.n	800df22 <ai_array_to_buffer_fmt+0xaa>
 800de80:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800de84:	4b29      	ldr	r3, [pc, #164]	; (800df2c <ai_array_to_buffer_fmt+0xb4>)
 800de86:	429a      	cmp	r2, r3
 800de88:	d00b      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800de8a:	dc1c      	bgt.n	800dec6 <ai_array_to_buffer_fmt+0x4e>
 800de8c:	4b28      	ldr	r3, [pc, #160]	; (800df30 <ai_array_to_buffer_fmt+0xb8>)
 800de8e:	429a      	cmp	r2, r3
 800de90:	d007      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800de92:	dd0b      	ble.n	800deac <ai_array_to_buffer_fmt+0x34>
 800de94:	4b27      	ldr	r3, [pc, #156]	; (800df34 <ai_array_to_buffer_fmt+0xbc>)
 800de96:	429a      	cmp	r2, r3
 800de98:	d003      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800de9a:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800de9e:	429a      	cmp	r2, r3
 800dea0:	d131      	bne.n	800df06 <ai_array_to_buffer_fmt+0x8e>
 800dea2:	4613      	mov	r3, r2
 800dea4:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800dea8:	4318      	orrs	r0, r3
 800deaa:	4770      	bx	lr
 800deac:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800deb0:	429a      	cmp	r2, r3
 800deb2:	d0f6      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800deb4:	dd2c      	ble.n	800df10 <ai_array_to_buffer_fmt+0x98>
 800deb6:	4b20      	ldr	r3, [pc, #128]	; (800df38 <ai_array_to_buffer_fmt+0xc0>)
 800deb8:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800debc:	429a      	cmp	r2, r3
 800debe:	bf18      	it	ne
 800dec0:	2340      	movne	r3, #64	; 0x40
 800dec2:	4318      	orrs	r0, r3
 800dec4:	4770      	bx	lr
 800dec6:	4b1d      	ldr	r3, [pc, #116]	; (800df3c <ai_array_to_buffer_fmt+0xc4>)
 800dec8:	429a      	cmp	r2, r3
 800deca:	d0ea      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800decc:	dd0e      	ble.n	800deec <ai_array_to_buffer_fmt+0x74>
 800dece:	4b1c      	ldr	r3, [pc, #112]	; (800df40 <ai_array_to_buffer_fmt+0xc8>)
 800ded0:	429a      	cmp	r2, r3
 800ded2:	d0e6      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800ded4:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800ded8:	429a      	cmp	r2, r3
 800deda:	d0e2      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800dedc:	4b19      	ldr	r3, [pc, #100]	; (800df44 <ai_array_to_buffer_fmt+0xcc>)
 800dede:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800dee2:	429a      	cmp	r2, r3
 800dee4:	bf18      	it	ne
 800dee6:	2340      	movne	r3, #64	; 0x40
 800dee8:	4318      	orrs	r0, r3
 800deea:	4770      	bx	lr
 800deec:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800def0:	429a      	cmp	r2, r3
 800def2:	d0d6      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800def4:	3307      	adds	r3, #7
 800def6:	429a      	cmp	r2, r3
 800def8:	d0d3      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800defa:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800defe:	429a      	cmp	r2, r3
 800df00:	bf18      	it	ne
 800df02:	2340      	movne	r3, #64	; 0x40
 800df04:	e7ce      	b.n	800dea4 <ai_array_to_buffer_fmt+0x2c>
 800df06:	4b10      	ldr	r3, [pc, #64]	; (800df48 <ai_array_to_buffer_fmt+0xd0>)
 800df08:	429a      	cmp	r2, r3
 800df0a:	bf18      	it	ne
 800df0c:	2340      	movne	r3, #64	; 0x40
 800df0e:	e7c9      	b.n	800dea4 <ai_array_to_buffer_fmt+0x2c>
 800df10:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800df14:	429a      	cmp	r2, r3
 800df16:	d0c4      	beq.n	800dea2 <ai_array_to_buffer_fmt+0x2a>
 800df18:	3380      	adds	r3, #128	; 0x80
 800df1a:	429a      	cmp	r2, r3
 800df1c:	bf18      	it	ne
 800df1e:	2340      	movne	r3, #64	; 0x40
 800df20:	e7c0      	b.n	800dea4 <ai_array_to_buffer_fmt+0x2c>
 800df22:	4b0a      	ldr	r3, [pc, #40]	; (800df4c <ai_array_to_buffer_fmt+0xd4>)
 800df24:	4003      	ands	r3, r0
 800df26:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800df2a:	e7bb      	b.n	800dea4 <ai_array_to_buffer_fmt+0x2c>
 800df2c:	00840040 	.word	0x00840040
 800df30:	00040840 	.word	0x00040840
 800df34:	00041040 	.word	0x00041040
 800df38:	00040447 	.word	0x00040447
 800df3c:	00840840 	.word	0x00840840
 800df40:	00841040 	.word	0x00841040
 800df44:	0084084f 	.word	0x0084084f
 800df48:	0004084f 	.word	0x0004084f
 800df4c:	00803fff 	.word	0x00803fff

0800df50 <ai_array_get_byte_size>:
 800df50:	b319      	cbz	r1, 800df9a <ai_array_get_byte_size+0x4a>
 800df52:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800df56:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800df5a:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 800df5e:	11c0      	asrs	r0, r0, #7
 800df60:	fb03 f101 	mul.w	r1, r3, r1
 800df64:	2a04      	cmp	r2, #4
 800df66:	f101 0107 	add.w	r1, r1, #7
 800df6a:	f021 0107 	bic.w	r1, r1, #7
 800df6e:	fa21 f10c 	lsr.w	r1, r1, ip
 800df72:	d00b      	beq.n	800df8c <ai_array_get_byte_size+0x3c>
 800df74:	2a08      	cmp	r2, #8
 800df76:	d002      	beq.n	800df7e <ai_array_get_byte_size+0x2e>
 800df78:	3107      	adds	r1, #7
 800df7a:	08c8      	lsrs	r0, r1, #3
 800df7c:	4770      	bx	lr
 800df7e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800df82:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800df86:	3107      	adds	r1, #7
 800df88:	08c8      	lsrs	r0, r1, #3
 800df8a:	4770      	bx	lr
 800df8c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800df90:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800df94:	3107      	adds	r1, #7
 800df96:	08c8      	lsrs	r0, r1, #3
 800df98:	4770      	bx	lr
 800df9a:	4608      	mov	r0, r1
 800df9c:	4770      	bx	lr
 800df9e:	bf00      	nop

0800dfa0 <ai_array_get_data_byte_size>:
 800dfa0:	b161      	cbz	r1, 800dfbc <ai_array_get_data_byte_size+0x1c>
 800dfa2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800dfa6:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800dfaa:	fb03 f101 	mul.w	r1, r3, r1
 800dfae:	1dc8      	adds	r0, r1, #7
 800dfb0:	f020 0007 	bic.w	r0, r0, #7
 800dfb4:	40d0      	lsrs	r0, r2
 800dfb6:	3007      	adds	r0, #7
 800dfb8:	08c0      	lsrs	r0, r0, #3
 800dfba:	4770      	bx	lr
 800dfbc:	4608      	mov	r0, r1
 800dfbe:	4770      	bx	lr

0800dfc0 <core_tensor_clone>:
 800dfc0:	680b      	ldr	r3, [r1, #0]
 800dfc2:	6882      	ldr	r2, [r0, #8]
 800dfc4:	6003      	str	r3, [r0, #0]
 800dfc6:	684b      	ldr	r3, [r1, #4]
 800dfc8:	6043      	str	r3, [r0, #4]
 800dfca:	698b      	ldr	r3, [r1, #24]
 800dfcc:	6183      	str	r3, [r0, #24]
 800dfce:	688b      	ldr	r3, [r1, #8]
 800dfd0:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800dfd4:	f363 221f 	bfi	r2, r3, #8, #24
 800dfd8:	b410      	push	{r4}
 800dfda:	6082      	str	r2, [r0, #8]
 800dfdc:	b15b      	cbz	r3, 800dff6 <core_tensor_clone+0x36>
 800dfde:	2300      	movs	r3, #0
 800dfe0:	68cc      	ldr	r4, [r1, #12]
 800dfe2:	68c2      	ldr	r2, [r0, #12]
 800dfe4:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800dfe8:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 800dfec:	3301      	adds	r3, #1
 800dfee:	6882      	ldr	r2, [r0, #8]
 800dff0:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 800dff4:	d3f4      	bcc.n	800dfe0 <core_tensor_clone+0x20>
 800dff6:	690b      	ldr	r3, [r1, #16]
 800dff8:	6902      	ldr	r2, [r0, #16]
 800dffa:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800dffe:	f363 221f 	bfi	r2, r3, #8, #24
 800e002:	6102      	str	r2, [r0, #16]
 800e004:	b15b      	cbz	r3, 800e01e <core_tensor_clone+0x5e>
 800e006:	2300      	movs	r3, #0
 800e008:	694c      	ldr	r4, [r1, #20]
 800e00a:	6942      	ldr	r2, [r0, #20]
 800e00c:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800e010:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 800e014:	3301      	adds	r3, #1
 800e016:	6902      	ldr	r2, [r0, #16]
 800e018:	ebb3 2f12 	cmp.w	r3, r2, lsr #8
 800e01c:	d3f4      	bcc.n	800e008 <core_tensor_clone+0x48>
 800e01e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e022:	4770      	bx	lr

0800e024 <core_array_clone>:
 800e024:	4684      	mov	ip, r0
 800e026:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 800e028:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800e02c:	4770      	bx	lr
 800e02e:	bf00      	nop

0800e030 <__errno>:
 800e030:	4b01      	ldr	r3, [pc, #4]	; (800e038 <__errno+0x8>)
 800e032:	6818      	ldr	r0, [r3, #0]
 800e034:	4770      	bx	lr
 800e036:	bf00      	nop
 800e038:	240017bc 	.word	0x240017bc

0800e03c <__libc_init_array>:
 800e03c:	b570      	push	{r4, r5, r6, lr}
 800e03e:	4d0d      	ldr	r5, [pc, #52]	; (800e074 <__libc_init_array+0x38>)
 800e040:	4c0d      	ldr	r4, [pc, #52]	; (800e078 <__libc_init_array+0x3c>)
 800e042:	1b64      	subs	r4, r4, r5
 800e044:	10a4      	asrs	r4, r4, #2
 800e046:	2600      	movs	r6, #0
 800e048:	42a6      	cmp	r6, r4
 800e04a:	d109      	bne.n	800e060 <__libc_init_array+0x24>
 800e04c:	4d0b      	ldr	r5, [pc, #44]	; (800e07c <__libc_init_array+0x40>)
 800e04e:	4c0c      	ldr	r4, [pc, #48]	; (800e080 <__libc_init_array+0x44>)
 800e050:	f002 ff04 	bl	8010e5c <_init>
 800e054:	1b64      	subs	r4, r4, r5
 800e056:	10a4      	asrs	r4, r4, #2
 800e058:	2600      	movs	r6, #0
 800e05a:	42a6      	cmp	r6, r4
 800e05c:	d105      	bne.n	800e06a <__libc_init_array+0x2e>
 800e05e:	bd70      	pop	{r4, r5, r6, pc}
 800e060:	f855 3b04 	ldr.w	r3, [r5], #4
 800e064:	4798      	blx	r3
 800e066:	3601      	adds	r6, #1
 800e068:	e7ee      	b.n	800e048 <__libc_init_array+0xc>
 800e06a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e06e:	4798      	blx	r3
 800e070:	3601      	adds	r6, #1
 800e072:	e7f2      	b.n	800e05a <__libc_init_array+0x1e>
 800e074:	080685e0 	.word	0x080685e0
 800e078:	080685e0 	.word	0x080685e0
 800e07c:	080685e0 	.word	0x080685e0
 800e080:	080685e4 	.word	0x080685e4

0800e084 <malloc>:
 800e084:	4b02      	ldr	r3, [pc, #8]	; (800e090 <malloc+0xc>)
 800e086:	4601      	mov	r1, r0
 800e088:	6818      	ldr	r0, [r3, #0]
 800e08a:	f000 b869 	b.w	800e160 <_malloc_r>
 800e08e:	bf00      	nop
 800e090:	240017bc 	.word	0x240017bc

0800e094 <memcpy>:
 800e094:	440a      	add	r2, r1
 800e096:	4291      	cmp	r1, r2
 800e098:	f100 33ff 	add.w	r3, r0, #4294967295
 800e09c:	d100      	bne.n	800e0a0 <memcpy+0xc>
 800e09e:	4770      	bx	lr
 800e0a0:	b510      	push	{r4, lr}
 800e0a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e0aa:	4291      	cmp	r1, r2
 800e0ac:	d1f9      	bne.n	800e0a2 <memcpy+0xe>
 800e0ae:	bd10      	pop	{r4, pc}

0800e0b0 <memset>:
 800e0b0:	4402      	add	r2, r0
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	4293      	cmp	r3, r2
 800e0b6:	d100      	bne.n	800e0ba <memset+0xa>
 800e0b8:	4770      	bx	lr
 800e0ba:	f803 1b01 	strb.w	r1, [r3], #1
 800e0be:	e7f9      	b.n	800e0b4 <memset+0x4>

0800e0c0 <_free_r>:
 800e0c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e0c2:	2900      	cmp	r1, #0
 800e0c4:	d048      	beq.n	800e158 <_free_r+0x98>
 800e0c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0ca:	9001      	str	r0, [sp, #4]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	f1a1 0404 	sub.w	r4, r1, #4
 800e0d2:	bfb8      	it	lt
 800e0d4:	18e4      	addlt	r4, r4, r3
 800e0d6:	f001 fb25 	bl	800f724 <__malloc_lock>
 800e0da:	4a20      	ldr	r2, [pc, #128]	; (800e15c <_free_r+0x9c>)
 800e0dc:	9801      	ldr	r0, [sp, #4]
 800e0de:	6813      	ldr	r3, [r2, #0]
 800e0e0:	4615      	mov	r5, r2
 800e0e2:	b933      	cbnz	r3, 800e0f2 <_free_r+0x32>
 800e0e4:	6063      	str	r3, [r4, #4]
 800e0e6:	6014      	str	r4, [r2, #0]
 800e0e8:	b003      	add	sp, #12
 800e0ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e0ee:	f001 bb1f 	b.w	800f730 <__malloc_unlock>
 800e0f2:	42a3      	cmp	r3, r4
 800e0f4:	d90b      	bls.n	800e10e <_free_r+0x4e>
 800e0f6:	6821      	ldr	r1, [r4, #0]
 800e0f8:	1862      	adds	r2, r4, r1
 800e0fa:	4293      	cmp	r3, r2
 800e0fc:	bf04      	itt	eq
 800e0fe:	681a      	ldreq	r2, [r3, #0]
 800e100:	685b      	ldreq	r3, [r3, #4]
 800e102:	6063      	str	r3, [r4, #4]
 800e104:	bf04      	itt	eq
 800e106:	1852      	addeq	r2, r2, r1
 800e108:	6022      	streq	r2, [r4, #0]
 800e10a:	602c      	str	r4, [r5, #0]
 800e10c:	e7ec      	b.n	800e0e8 <_free_r+0x28>
 800e10e:	461a      	mov	r2, r3
 800e110:	685b      	ldr	r3, [r3, #4]
 800e112:	b10b      	cbz	r3, 800e118 <_free_r+0x58>
 800e114:	42a3      	cmp	r3, r4
 800e116:	d9fa      	bls.n	800e10e <_free_r+0x4e>
 800e118:	6811      	ldr	r1, [r2, #0]
 800e11a:	1855      	adds	r5, r2, r1
 800e11c:	42a5      	cmp	r5, r4
 800e11e:	d10b      	bne.n	800e138 <_free_r+0x78>
 800e120:	6824      	ldr	r4, [r4, #0]
 800e122:	4421      	add	r1, r4
 800e124:	1854      	adds	r4, r2, r1
 800e126:	42a3      	cmp	r3, r4
 800e128:	6011      	str	r1, [r2, #0]
 800e12a:	d1dd      	bne.n	800e0e8 <_free_r+0x28>
 800e12c:	681c      	ldr	r4, [r3, #0]
 800e12e:	685b      	ldr	r3, [r3, #4]
 800e130:	6053      	str	r3, [r2, #4]
 800e132:	4421      	add	r1, r4
 800e134:	6011      	str	r1, [r2, #0]
 800e136:	e7d7      	b.n	800e0e8 <_free_r+0x28>
 800e138:	d902      	bls.n	800e140 <_free_r+0x80>
 800e13a:	230c      	movs	r3, #12
 800e13c:	6003      	str	r3, [r0, #0]
 800e13e:	e7d3      	b.n	800e0e8 <_free_r+0x28>
 800e140:	6825      	ldr	r5, [r4, #0]
 800e142:	1961      	adds	r1, r4, r5
 800e144:	428b      	cmp	r3, r1
 800e146:	bf04      	itt	eq
 800e148:	6819      	ldreq	r1, [r3, #0]
 800e14a:	685b      	ldreq	r3, [r3, #4]
 800e14c:	6063      	str	r3, [r4, #4]
 800e14e:	bf04      	itt	eq
 800e150:	1949      	addeq	r1, r1, r5
 800e152:	6021      	streq	r1, [r4, #0]
 800e154:	6054      	str	r4, [r2, #4]
 800e156:	e7c7      	b.n	800e0e8 <_free_r+0x28>
 800e158:	b003      	add	sp, #12
 800e15a:	bd30      	pop	{r4, r5, pc}
 800e15c:	24016610 	.word	0x24016610

0800e160 <_malloc_r>:
 800e160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e162:	1ccd      	adds	r5, r1, #3
 800e164:	f025 0503 	bic.w	r5, r5, #3
 800e168:	3508      	adds	r5, #8
 800e16a:	2d0c      	cmp	r5, #12
 800e16c:	bf38      	it	cc
 800e16e:	250c      	movcc	r5, #12
 800e170:	2d00      	cmp	r5, #0
 800e172:	4606      	mov	r6, r0
 800e174:	db01      	blt.n	800e17a <_malloc_r+0x1a>
 800e176:	42a9      	cmp	r1, r5
 800e178:	d903      	bls.n	800e182 <_malloc_r+0x22>
 800e17a:	230c      	movs	r3, #12
 800e17c:	6033      	str	r3, [r6, #0]
 800e17e:	2000      	movs	r0, #0
 800e180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e182:	f001 facf 	bl	800f724 <__malloc_lock>
 800e186:	4921      	ldr	r1, [pc, #132]	; (800e20c <_malloc_r+0xac>)
 800e188:	680a      	ldr	r2, [r1, #0]
 800e18a:	4614      	mov	r4, r2
 800e18c:	b99c      	cbnz	r4, 800e1b6 <_malloc_r+0x56>
 800e18e:	4f20      	ldr	r7, [pc, #128]	; (800e210 <_malloc_r+0xb0>)
 800e190:	683b      	ldr	r3, [r7, #0]
 800e192:	b923      	cbnz	r3, 800e19e <_malloc_r+0x3e>
 800e194:	4621      	mov	r1, r4
 800e196:	4630      	mov	r0, r6
 800e198:	f000 fc80 	bl	800ea9c <_sbrk_r>
 800e19c:	6038      	str	r0, [r7, #0]
 800e19e:	4629      	mov	r1, r5
 800e1a0:	4630      	mov	r0, r6
 800e1a2:	f000 fc7b 	bl	800ea9c <_sbrk_r>
 800e1a6:	1c43      	adds	r3, r0, #1
 800e1a8:	d123      	bne.n	800e1f2 <_malloc_r+0x92>
 800e1aa:	230c      	movs	r3, #12
 800e1ac:	6033      	str	r3, [r6, #0]
 800e1ae:	4630      	mov	r0, r6
 800e1b0:	f001 fabe 	bl	800f730 <__malloc_unlock>
 800e1b4:	e7e3      	b.n	800e17e <_malloc_r+0x1e>
 800e1b6:	6823      	ldr	r3, [r4, #0]
 800e1b8:	1b5b      	subs	r3, r3, r5
 800e1ba:	d417      	bmi.n	800e1ec <_malloc_r+0x8c>
 800e1bc:	2b0b      	cmp	r3, #11
 800e1be:	d903      	bls.n	800e1c8 <_malloc_r+0x68>
 800e1c0:	6023      	str	r3, [r4, #0]
 800e1c2:	441c      	add	r4, r3
 800e1c4:	6025      	str	r5, [r4, #0]
 800e1c6:	e004      	b.n	800e1d2 <_malloc_r+0x72>
 800e1c8:	6863      	ldr	r3, [r4, #4]
 800e1ca:	42a2      	cmp	r2, r4
 800e1cc:	bf0c      	ite	eq
 800e1ce:	600b      	streq	r3, [r1, #0]
 800e1d0:	6053      	strne	r3, [r2, #4]
 800e1d2:	4630      	mov	r0, r6
 800e1d4:	f001 faac 	bl	800f730 <__malloc_unlock>
 800e1d8:	f104 000b 	add.w	r0, r4, #11
 800e1dc:	1d23      	adds	r3, r4, #4
 800e1de:	f020 0007 	bic.w	r0, r0, #7
 800e1e2:	1ac2      	subs	r2, r0, r3
 800e1e4:	d0cc      	beq.n	800e180 <_malloc_r+0x20>
 800e1e6:	1a1b      	subs	r3, r3, r0
 800e1e8:	50a3      	str	r3, [r4, r2]
 800e1ea:	e7c9      	b.n	800e180 <_malloc_r+0x20>
 800e1ec:	4622      	mov	r2, r4
 800e1ee:	6864      	ldr	r4, [r4, #4]
 800e1f0:	e7cc      	b.n	800e18c <_malloc_r+0x2c>
 800e1f2:	1cc4      	adds	r4, r0, #3
 800e1f4:	f024 0403 	bic.w	r4, r4, #3
 800e1f8:	42a0      	cmp	r0, r4
 800e1fa:	d0e3      	beq.n	800e1c4 <_malloc_r+0x64>
 800e1fc:	1a21      	subs	r1, r4, r0
 800e1fe:	4630      	mov	r0, r6
 800e200:	f000 fc4c 	bl	800ea9c <_sbrk_r>
 800e204:	3001      	adds	r0, #1
 800e206:	d1dd      	bne.n	800e1c4 <_malloc_r+0x64>
 800e208:	e7cf      	b.n	800e1aa <_malloc_r+0x4a>
 800e20a:	bf00      	nop
 800e20c:	24016610 	.word	0x24016610
 800e210:	24016614 	.word	0x24016614

0800e214 <__cvt>:
 800e214:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e216:	ed2d 8b02 	vpush	{d8}
 800e21a:	eeb0 8b40 	vmov.f64	d8, d0
 800e21e:	b085      	sub	sp, #20
 800e220:	4617      	mov	r7, r2
 800e222:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800e224:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e226:	ee18 2a90 	vmov	r2, s17
 800e22a:	f025 0520 	bic.w	r5, r5, #32
 800e22e:	2a00      	cmp	r2, #0
 800e230:	bfb6      	itet	lt
 800e232:	222d      	movlt	r2, #45	; 0x2d
 800e234:	2200      	movge	r2, #0
 800e236:	eeb1 8b40 	vneglt.f64	d8, d0
 800e23a:	2d46      	cmp	r5, #70	; 0x46
 800e23c:	460c      	mov	r4, r1
 800e23e:	701a      	strb	r2, [r3, #0]
 800e240:	d004      	beq.n	800e24c <__cvt+0x38>
 800e242:	2d45      	cmp	r5, #69	; 0x45
 800e244:	d100      	bne.n	800e248 <__cvt+0x34>
 800e246:	3401      	adds	r4, #1
 800e248:	2102      	movs	r1, #2
 800e24a:	e000      	b.n	800e24e <__cvt+0x3a>
 800e24c:	2103      	movs	r1, #3
 800e24e:	ab03      	add	r3, sp, #12
 800e250:	9301      	str	r3, [sp, #4]
 800e252:	ab02      	add	r3, sp, #8
 800e254:	9300      	str	r3, [sp, #0]
 800e256:	4622      	mov	r2, r4
 800e258:	4633      	mov	r3, r6
 800e25a:	eeb0 0b48 	vmov.f64	d0, d8
 800e25e:	f000 fcdb 	bl	800ec18 <_dtoa_r>
 800e262:	2d47      	cmp	r5, #71	; 0x47
 800e264:	d109      	bne.n	800e27a <__cvt+0x66>
 800e266:	07fb      	lsls	r3, r7, #31
 800e268:	d407      	bmi.n	800e27a <__cvt+0x66>
 800e26a:	9b03      	ldr	r3, [sp, #12]
 800e26c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e26e:	1a1b      	subs	r3, r3, r0
 800e270:	6013      	str	r3, [r2, #0]
 800e272:	b005      	add	sp, #20
 800e274:	ecbd 8b02 	vpop	{d8}
 800e278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e27a:	2d46      	cmp	r5, #70	; 0x46
 800e27c:	eb00 0204 	add.w	r2, r0, r4
 800e280:	d10c      	bne.n	800e29c <__cvt+0x88>
 800e282:	7803      	ldrb	r3, [r0, #0]
 800e284:	2b30      	cmp	r3, #48	; 0x30
 800e286:	d107      	bne.n	800e298 <__cvt+0x84>
 800e288:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e290:	bf1c      	itt	ne
 800e292:	f1c4 0401 	rsbne	r4, r4, #1
 800e296:	6034      	strne	r4, [r6, #0]
 800e298:	6833      	ldr	r3, [r6, #0]
 800e29a:	441a      	add	r2, r3
 800e29c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e2a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e2a4:	bf08      	it	eq
 800e2a6:	9203      	streq	r2, [sp, #12]
 800e2a8:	2130      	movs	r1, #48	; 0x30
 800e2aa:	9b03      	ldr	r3, [sp, #12]
 800e2ac:	4293      	cmp	r3, r2
 800e2ae:	d2dc      	bcs.n	800e26a <__cvt+0x56>
 800e2b0:	1c5c      	adds	r4, r3, #1
 800e2b2:	9403      	str	r4, [sp, #12]
 800e2b4:	7019      	strb	r1, [r3, #0]
 800e2b6:	e7f8      	b.n	800e2aa <__cvt+0x96>

0800e2b8 <__exponent>:
 800e2b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	2900      	cmp	r1, #0
 800e2be:	bfb8      	it	lt
 800e2c0:	4249      	neglt	r1, r1
 800e2c2:	f803 2b02 	strb.w	r2, [r3], #2
 800e2c6:	bfb4      	ite	lt
 800e2c8:	222d      	movlt	r2, #45	; 0x2d
 800e2ca:	222b      	movge	r2, #43	; 0x2b
 800e2cc:	2909      	cmp	r1, #9
 800e2ce:	7042      	strb	r2, [r0, #1]
 800e2d0:	dd2a      	ble.n	800e328 <__exponent+0x70>
 800e2d2:	f10d 0407 	add.w	r4, sp, #7
 800e2d6:	46a4      	mov	ip, r4
 800e2d8:	270a      	movs	r7, #10
 800e2da:	46a6      	mov	lr, r4
 800e2dc:	460a      	mov	r2, r1
 800e2de:	fb91 f6f7 	sdiv	r6, r1, r7
 800e2e2:	fb07 1516 	mls	r5, r7, r6, r1
 800e2e6:	3530      	adds	r5, #48	; 0x30
 800e2e8:	2a63      	cmp	r2, #99	; 0x63
 800e2ea:	f104 34ff 	add.w	r4, r4, #4294967295
 800e2ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800e2f2:	4631      	mov	r1, r6
 800e2f4:	dcf1      	bgt.n	800e2da <__exponent+0x22>
 800e2f6:	3130      	adds	r1, #48	; 0x30
 800e2f8:	f1ae 0502 	sub.w	r5, lr, #2
 800e2fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800e300:	1c44      	adds	r4, r0, #1
 800e302:	4629      	mov	r1, r5
 800e304:	4561      	cmp	r1, ip
 800e306:	d30a      	bcc.n	800e31e <__exponent+0x66>
 800e308:	f10d 0209 	add.w	r2, sp, #9
 800e30c:	eba2 020e 	sub.w	r2, r2, lr
 800e310:	4565      	cmp	r5, ip
 800e312:	bf88      	it	hi
 800e314:	2200      	movhi	r2, #0
 800e316:	4413      	add	r3, r2
 800e318:	1a18      	subs	r0, r3, r0
 800e31a:	b003      	add	sp, #12
 800e31c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e31e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e322:	f804 2f01 	strb.w	r2, [r4, #1]!
 800e326:	e7ed      	b.n	800e304 <__exponent+0x4c>
 800e328:	2330      	movs	r3, #48	; 0x30
 800e32a:	3130      	adds	r1, #48	; 0x30
 800e32c:	7083      	strb	r3, [r0, #2]
 800e32e:	70c1      	strb	r1, [r0, #3]
 800e330:	1d03      	adds	r3, r0, #4
 800e332:	e7f1      	b.n	800e318 <__exponent+0x60>
 800e334:	0000      	movs	r0, r0
	...

0800e338 <_printf_float>:
 800e338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e33c:	b08b      	sub	sp, #44	; 0x2c
 800e33e:	460c      	mov	r4, r1
 800e340:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800e344:	4616      	mov	r6, r2
 800e346:	461f      	mov	r7, r3
 800e348:	4605      	mov	r5, r0
 800e34a:	f001 f9e7 	bl	800f71c <_localeconv_r>
 800e34e:	f8d0 b000 	ldr.w	fp, [r0]
 800e352:	4658      	mov	r0, fp
 800e354:	f7f1 ffcc 	bl	80002f0 <strlen>
 800e358:	2300      	movs	r3, #0
 800e35a:	9308      	str	r3, [sp, #32]
 800e35c:	f8d8 3000 	ldr.w	r3, [r8]
 800e360:	f894 9018 	ldrb.w	r9, [r4, #24]
 800e364:	6822      	ldr	r2, [r4, #0]
 800e366:	3307      	adds	r3, #7
 800e368:	f023 0307 	bic.w	r3, r3, #7
 800e36c:	f103 0108 	add.w	r1, r3, #8
 800e370:	f8c8 1000 	str.w	r1, [r8]
 800e374:	4682      	mov	sl, r0
 800e376:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e37a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800e37e:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800e5e0 <_printf_float+0x2a8>
 800e382:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800e386:	eeb0 6bc0 	vabs.f64	d6, d0
 800e38a:	eeb4 6b47 	vcmp.f64	d6, d7
 800e38e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e392:	dd24      	ble.n	800e3de <_printf_float+0xa6>
 800e394:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e39c:	d502      	bpl.n	800e3a4 <_printf_float+0x6c>
 800e39e:	232d      	movs	r3, #45	; 0x2d
 800e3a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e3a4:	4b90      	ldr	r3, [pc, #576]	; (800e5e8 <_printf_float+0x2b0>)
 800e3a6:	4891      	ldr	r0, [pc, #580]	; (800e5ec <_printf_float+0x2b4>)
 800e3a8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800e3ac:	bf94      	ite	ls
 800e3ae:	4698      	movls	r8, r3
 800e3b0:	4680      	movhi	r8, r0
 800e3b2:	2303      	movs	r3, #3
 800e3b4:	6123      	str	r3, [r4, #16]
 800e3b6:	f022 0204 	bic.w	r2, r2, #4
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	6022      	str	r2, [r4, #0]
 800e3be:	9304      	str	r3, [sp, #16]
 800e3c0:	9700      	str	r7, [sp, #0]
 800e3c2:	4633      	mov	r3, r6
 800e3c4:	aa09      	add	r2, sp, #36	; 0x24
 800e3c6:	4621      	mov	r1, r4
 800e3c8:	4628      	mov	r0, r5
 800e3ca:	f000 f9d3 	bl	800e774 <_printf_common>
 800e3ce:	3001      	adds	r0, #1
 800e3d0:	f040 808a 	bne.w	800e4e8 <_printf_float+0x1b0>
 800e3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800e3d8:	b00b      	add	sp, #44	; 0x2c
 800e3da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3de:	eeb4 0b40 	vcmp.f64	d0, d0
 800e3e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e3e6:	d709      	bvc.n	800e3fc <_printf_float+0xc4>
 800e3e8:	ee10 3a90 	vmov	r3, s1
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	bfbc      	itt	lt
 800e3f0:	232d      	movlt	r3, #45	; 0x2d
 800e3f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e3f6:	487e      	ldr	r0, [pc, #504]	; (800e5f0 <_printf_float+0x2b8>)
 800e3f8:	4b7e      	ldr	r3, [pc, #504]	; (800e5f4 <_printf_float+0x2bc>)
 800e3fa:	e7d5      	b.n	800e3a8 <_printf_float+0x70>
 800e3fc:	6863      	ldr	r3, [r4, #4]
 800e3fe:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800e402:	9104      	str	r1, [sp, #16]
 800e404:	1c59      	adds	r1, r3, #1
 800e406:	d13c      	bne.n	800e482 <_printf_float+0x14a>
 800e408:	2306      	movs	r3, #6
 800e40a:	6063      	str	r3, [r4, #4]
 800e40c:	2300      	movs	r3, #0
 800e40e:	9303      	str	r3, [sp, #12]
 800e410:	ab08      	add	r3, sp, #32
 800e412:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800e416:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800e41a:	ab07      	add	r3, sp, #28
 800e41c:	6861      	ldr	r1, [r4, #4]
 800e41e:	9300      	str	r3, [sp, #0]
 800e420:	6022      	str	r2, [r4, #0]
 800e422:	f10d 031b 	add.w	r3, sp, #27
 800e426:	4628      	mov	r0, r5
 800e428:	f7ff fef4 	bl	800e214 <__cvt>
 800e42c:	9b04      	ldr	r3, [sp, #16]
 800e42e:	9907      	ldr	r1, [sp, #28]
 800e430:	2b47      	cmp	r3, #71	; 0x47
 800e432:	4680      	mov	r8, r0
 800e434:	d108      	bne.n	800e448 <_printf_float+0x110>
 800e436:	1cc8      	adds	r0, r1, #3
 800e438:	db02      	blt.n	800e440 <_printf_float+0x108>
 800e43a:	6863      	ldr	r3, [r4, #4]
 800e43c:	4299      	cmp	r1, r3
 800e43e:	dd41      	ble.n	800e4c4 <_printf_float+0x18c>
 800e440:	f1a9 0902 	sub.w	r9, r9, #2
 800e444:	fa5f f989 	uxtb.w	r9, r9
 800e448:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e44c:	d820      	bhi.n	800e490 <_printf_float+0x158>
 800e44e:	3901      	subs	r1, #1
 800e450:	464a      	mov	r2, r9
 800e452:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e456:	9107      	str	r1, [sp, #28]
 800e458:	f7ff ff2e 	bl	800e2b8 <__exponent>
 800e45c:	9a08      	ldr	r2, [sp, #32]
 800e45e:	9004      	str	r0, [sp, #16]
 800e460:	1813      	adds	r3, r2, r0
 800e462:	2a01      	cmp	r2, #1
 800e464:	6123      	str	r3, [r4, #16]
 800e466:	dc02      	bgt.n	800e46e <_printf_float+0x136>
 800e468:	6822      	ldr	r2, [r4, #0]
 800e46a:	07d2      	lsls	r2, r2, #31
 800e46c:	d501      	bpl.n	800e472 <_printf_float+0x13a>
 800e46e:	3301      	adds	r3, #1
 800e470:	6123      	str	r3, [r4, #16]
 800e472:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d0a2      	beq.n	800e3c0 <_printf_float+0x88>
 800e47a:	232d      	movs	r3, #45	; 0x2d
 800e47c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e480:	e79e      	b.n	800e3c0 <_printf_float+0x88>
 800e482:	9904      	ldr	r1, [sp, #16]
 800e484:	2947      	cmp	r1, #71	; 0x47
 800e486:	d1c1      	bne.n	800e40c <_printf_float+0xd4>
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d1bf      	bne.n	800e40c <_printf_float+0xd4>
 800e48c:	2301      	movs	r3, #1
 800e48e:	e7bc      	b.n	800e40a <_printf_float+0xd2>
 800e490:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800e494:	d118      	bne.n	800e4c8 <_printf_float+0x190>
 800e496:	2900      	cmp	r1, #0
 800e498:	6863      	ldr	r3, [r4, #4]
 800e49a:	dd0b      	ble.n	800e4b4 <_printf_float+0x17c>
 800e49c:	6121      	str	r1, [r4, #16]
 800e49e:	b913      	cbnz	r3, 800e4a6 <_printf_float+0x16e>
 800e4a0:	6822      	ldr	r2, [r4, #0]
 800e4a2:	07d0      	lsls	r0, r2, #31
 800e4a4:	d502      	bpl.n	800e4ac <_printf_float+0x174>
 800e4a6:	3301      	adds	r3, #1
 800e4a8:	440b      	add	r3, r1
 800e4aa:	6123      	str	r3, [r4, #16]
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	65a1      	str	r1, [r4, #88]	; 0x58
 800e4b0:	9304      	str	r3, [sp, #16]
 800e4b2:	e7de      	b.n	800e472 <_printf_float+0x13a>
 800e4b4:	b913      	cbnz	r3, 800e4bc <_printf_float+0x184>
 800e4b6:	6822      	ldr	r2, [r4, #0]
 800e4b8:	07d2      	lsls	r2, r2, #31
 800e4ba:	d501      	bpl.n	800e4c0 <_printf_float+0x188>
 800e4bc:	3302      	adds	r3, #2
 800e4be:	e7f4      	b.n	800e4aa <_printf_float+0x172>
 800e4c0:	2301      	movs	r3, #1
 800e4c2:	e7f2      	b.n	800e4aa <_printf_float+0x172>
 800e4c4:	f04f 0967 	mov.w	r9, #103	; 0x67
 800e4c8:	9b08      	ldr	r3, [sp, #32]
 800e4ca:	4299      	cmp	r1, r3
 800e4cc:	db05      	blt.n	800e4da <_printf_float+0x1a2>
 800e4ce:	6823      	ldr	r3, [r4, #0]
 800e4d0:	6121      	str	r1, [r4, #16]
 800e4d2:	07d8      	lsls	r0, r3, #31
 800e4d4:	d5ea      	bpl.n	800e4ac <_printf_float+0x174>
 800e4d6:	1c4b      	adds	r3, r1, #1
 800e4d8:	e7e7      	b.n	800e4aa <_printf_float+0x172>
 800e4da:	2900      	cmp	r1, #0
 800e4dc:	bfd4      	ite	le
 800e4de:	f1c1 0202 	rsble	r2, r1, #2
 800e4e2:	2201      	movgt	r2, #1
 800e4e4:	4413      	add	r3, r2
 800e4e6:	e7e0      	b.n	800e4aa <_printf_float+0x172>
 800e4e8:	6823      	ldr	r3, [r4, #0]
 800e4ea:	055a      	lsls	r2, r3, #21
 800e4ec:	d407      	bmi.n	800e4fe <_printf_float+0x1c6>
 800e4ee:	6923      	ldr	r3, [r4, #16]
 800e4f0:	4642      	mov	r2, r8
 800e4f2:	4631      	mov	r1, r6
 800e4f4:	4628      	mov	r0, r5
 800e4f6:	47b8      	blx	r7
 800e4f8:	3001      	adds	r0, #1
 800e4fa:	d12a      	bne.n	800e552 <_printf_float+0x21a>
 800e4fc:	e76a      	b.n	800e3d4 <_printf_float+0x9c>
 800e4fe:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800e502:	f240 80e2 	bls.w	800e6ca <_printf_float+0x392>
 800e506:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e50a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e50e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e512:	d133      	bne.n	800e57c <_printf_float+0x244>
 800e514:	4a38      	ldr	r2, [pc, #224]	; (800e5f8 <_printf_float+0x2c0>)
 800e516:	2301      	movs	r3, #1
 800e518:	4631      	mov	r1, r6
 800e51a:	4628      	mov	r0, r5
 800e51c:	47b8      	blx	r7
 800e51e:	3001      	adds	r0, #1
 800e520:	f43f af58 	beq.w	800e3d4 <_printf_float+0x9c>
 800e524:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e528:	429a      	cmp	r2, r3
 800e52a:	db02      	blt.n	800e532 <_printf_float+0x1fa>
 800e52c:	6823      	ldr	r3, [r4, #0]
 800e52e:	07d8      	lsls	r0, r3, #31
 800e530:	d50f      	bpl.n	800e552 <_printf_float+0x21a>
 800e532:	4653      	mov	r3, sl
 800e534:	465a      	mov	r2, fp
 800e536:	4631      	mov	r1, r6
 800e538:	4628      	mov	r0, r5
 800e53a:	47b8      	blx	r7
 800e53c:	3001      	adds	r0, #1
 800e53e:	f43f af49 	beq.w	800e3d4 <_printf_float+0x9c>
 800e542:	f04f 0800 	mov.w	r8, #0
 800e546:	f104 091a 	add.w	r9, r4, #26
 800e54a:	9b08      	ldr	r3, [sp, #32]
 800e54c:	3b01      	subs	r3, #1
 800e54e:	4543      	cmp	r3, r8
 800e550:	dc09      	bgt.n	800e566 <_printf_float+0x22e>
 800e552:	6823      	ldr	r3, [r4, #0]
 800e554:	079b      	lsls	r3, r3, #30
 800e556:	f100 8108 	bmi.w	800e76a <_printf_float+0x432>
 800e55a:	68e0      	ldr	r0, [r4, #12]
 800e55c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e55e:	4298      	cmp	r0, r3
 800e560:	bfb8      	it	lt
 800e562:	4618      	movlt	r0, r3
 800e564:	e738      	b.n	800e3d8 <_printf_float+0xa0>
 800e566:	2301      	movs	r3, #1
 800e568:	464a      	mov	r2, r9
 800e56a:	4631      	mov	r1, r6
 800e56c:	4628      	mov	r0, r5
 800e56e:	47b8      	blx	r7
 800e570:	3001      	adds	r0, #1
 800e572:	f43f af2f 	beq.w	800e3d4 <_printf_float+0x9c>
 800e576:	f108 0801 	add.w	r8, r8, #1
 800e57a:	e7e6      	b.n	800e54a <_printf_float+0x212>
 800e57c:	9b07      	ldr	r3, [sp, #28]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	dc3c      	bgt.n	800e5fc <_printf_float+0x2c4>
 800e582:	4a1d      	ldr	r2, [pc, #116]	; (800e5f8 <_printf_float+0x2c0>)
 800e584:	2301      	movs	r3, #1
 800e586:	4631      	mov	r1, r6
 800e588:	4628      	mov	r0, r5
 800e58a:	47b8      	blx	r7
 800e58c:	3001      	adds	r0, #1
 800e58e:	f43f af21 	beq.w	800e3d4 <_printf_float+0x9c>
 800e592:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e596:	4313      	orrs	r3, r2
 800e598:	d102      	bne.n	800e5a0 <_printf_float+0x268>
 800e59a:	6823      	ldr	r3, [r4, #0]
 800e59c:	07d9      	lsls	r1, r3, #31
 800e59e:	d5d8      	bpl.n	800e552 <_printf_float+0x21a>
 800e5a0:	4653      	mov	r3, sl
 800e5a2:	465a      	mov	r2, fp
 800e5a4:	4631      	mov	r1, r6
 800e5a6:	4628      	mov	r0, r5
 800e5a8:	47b8      	blx	r7
 800e5aa:	3001      	adds	r0, #1
 800e5ac:	f43f af12 	beq.w	800e3d4 <_printf_float+0x9c>
 800e5b0:	f04f 0900 	mov.w	r9, #0
 800e5b4:	f104 0a1a 	add.w	sl, r4, #26
 800e5b8:	9b07      	ldr	r3, [sp, #28]
 800e5ba:	425b      	negs	r3, r3
 800e5bc:	454b      	cmp	r3, r9
 800e5be:	dc01      	bgt.n	800e5c4 <_printf_float+0x28c>
 800e5c0:	9b08      	ldr	r3, [sp, #32]
 800e5c2:	e795      	b.n	800e4f0 <_printf_float+0x1b8>
 800e5c4:	2301      	movs	r3, #1
 800e5c6:	4652      	mov	r2, sl
 800e5c8:	4631      	mov	r1, r6
 800e5ca:	4628      	mov	r0, r5
 800e5cc:	47b8      	blx	r7
 800e5ce:	3001      	adds	r0, #1
 800e5d0:	f43f af00 	beq.w	800e3d4 <_printf_float+0x9c>
 800e5d4:	f109 0901 	add.w	r9, r9, #1
 800e5d8:	e7ee      	b.n	800e5b8 <_printf_float+0x280>
 800e5da:	bf00      	nop
 800e5dc:	f3af 8000 	nop.w
 800e5e0:	ffffffff 	.word	0xffffffff
 800e5e4:	7fefffff 	.word	0x7fefffff
 800e5e8:	080680ac 	.word	0x080680ac
 800e5ec:	080680b0 	.word	0x080680b0
 800e5f0:	080680b8 	.word	0x080680b8
 800e5f4:	080680b4 	.word	0x080680b4
 800e5f8:	080680bc 	.word	0x080680bc
 800e5fc:	9a08      	ldr	r2, [sp, #32]
 800e5fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e600:	429a      	cmp	r2, r3
 800e602:	bfa8      	it	ge
 800e604:	461a      	movge	r2, r3
 800e606:	2a00      	cmp	r2, #0
 800e608:	4691      	mov	r9, r2
 800e60a:	dc38      	bgt.n	800e67e <_printf_float+0x346>
 800e60c:	2300      	movs	r3, #0
 800e60e:	9305      	str	r3, [sp, #20]
 800e610:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e614:	f104 021a 	add.w	r2, r4, #26
 800e618:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e61a:	9905      	ldr	r1, [sp, #20]
 800e61c:	9304      	str	r3, [sp, #16]
 800e61e:	eba3 0309 	sub.w	r3, r3, r9
 800e622:	428b      	cmp	r3, r1
 800e624:	dc33      	bgt.n	800e68e <_printf_float+0x356>
 800e626:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e62a:	429a      	cmp	r2, r3
 800e62c:	db3c      	blt.n	800e6a8 <_printf_float+0x370>
 800e62e:	6823      	ldr	r3, [r4, #0]
 800e630:	07da      	lsls	r2, r3, #31
 800e632:	d439      	bmi.n	800e6a8 <_printf_float+0x370>
 800e634:	9a08      	ldr	r2, [sp, #32]
 800e636:	9b04      	ldr	r3, [sp, #16]
 800e638:	9907      	ldr	r1, [sp, #28]
 800e63a:	1ad3      	subs	r3, r2, r3
 800e63c:	eba2 0901 	sub.w	r9, r2, r1
 800e640:	4599      	cmp	r9, r3
 800e642:	bfa8      	it	ge
 800e644:	4699      	movge	r9, r3
 800e646:	f1b9 0f00 	cmp.w	r9, #0
 800e64a:	dc35      	bgt.n	800e6b8 <_printf_float+0x380>
 800e64c:	f04f 0800 	mov.w	r8, #0
 800e650:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e654:	f104 0a1a 	add.w	sl, r4, #26
 800e658:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800e65c:	1a9b      	subs	r3, r3, r2
 800e65e:	eba3 0309 	sub.w	r3, r3, r9
 800e662:	4543      	cmp	r3, r8
 800e664:	f77f af75 	ble.w	800e552 <_printf_float+0x21a>
 800e668:	2301      	movs	r3, #1
 800e66a:	4652      	mov	r2, sl
 800e66c:	4631      	mov	r1, r6
 800e66e:	4628      	mov	r0, r5
 800e670:	47b8      	blx	r7
 800e672:	3001      	adds	r0, #1
 800e674:	f43f aeae 	beq.w	800e3d4 <_printf_float+0x9c>
 800e678:	f108 0801 	add.w	r8, r8, #1
 800e67c:	e7ec      	b.n	800e658 <_printf_float+0x320>
 800e67e:	4613      	mov	r3, r2
 800e680:	4631      	mov	r1, r6
 800e682:	4642      	mov	r2, r8
 800e684:	4628      	mov	r0, r5
 800e686:	47b8      	blx	r7
 800e688:	3001      	adds	r0, #1
 800e68a:	d1bf      	bne.n	800e60c <_printf_float+0x2d4>
 800e68c:	e6a2      	b.n	800e3d4 <_printf_float+0x9c>
 800e68e:	2301      	movs	r3, #1
 800e690:	4631      	mov	r1, r6
 800e692:	4628      	mov	r0, r5
 800e694:	9204      	str	r2, [sp, #16]
 800e696:	47b8      	blx	r7
 800e698:	3001      	adds	r0, #1
 800e69a:	f43f ae9b 	beq.w	800e3d4 <_printf_float+0x9c>
 800e69e:	9b05      	ldr	r3, [sp, #20]
 800e6a0:	9a04      	ldr	r2, [sp, #16]
 800e6a2:	3301      	adds	r3, #1
 800e6a4:	9305      	str	r3, [sp, #20]
 800e6a6:	e7b7      	b.n	800e618 <_printf_float+0x2e0>
 800e6a8:	4653      	mov	r3, sl
 800e6aa:	465a      	mov	r2, fp
 800e6ac:	4631      	mov	r1, r6
 800e6ae:	4628      	mov	r0, r5
 800e6b0:	47b8      	blx	r7
 800e6b2:	3001      	adds	r0, #1
 800e6b4:	d1be      	bne.n	800e634 <_printf_float+0x2fc>
 800e6b6:	e68d      	b.n	800e3d4 <_printf_float+0x9c>
 800e6b8:	9a04      	ldr	r2, [sp, #16]
 800e6ba:	464b      	mov	r3, r9
 800e6bc:	4442      	add	r2, r8
 800e6be:	4631      	mov	r1, r6
 800e6c0:	4628      	mov	r0, r5
 800e6c2:	47b8      	blx	r7
 800e6c4:	3001      	adds	r0, #1
 800e6c6:	d1c1      	bne.n	800e64c <_printf_float+0x314>
 800e6c8:	e684      	b.n	800e3d4 <_printf_float+0x9c>
 800e6ca:	9a08      	ldr	r2, [sp, #32]
 800e6cc:	2a01      	cmp	r2, #1
 800e6ce:	dc01      	bgt.n	800e6d4 <_printf_float+0x39c>
 800e6d0:	07db      	lsls	r3, r3, #31
 800e6d2:	d537      	bpl.n	800e744 <_printf_float+0x40c>
 800e6d4:	2301      	movs	r3, #1
 800e6d6:	4642      	mov	r2, r8
 800e6d8:	4631      	mov	r1, r6
 800e6da:	4628      	mov	r0, r5
 800e6dc:	47b8      	blx	r7
 800e6de:	3001      	adds	r0, #1
 800e6e0:	f43f ae78 	beq.w	800e3d4 <_printf_float+0x9c>
 800e6e4:	4653      	mov	r3, sl
 800e6e6:	465a      	mov	r2, fp
 800e6e8:	4631      	mov	r1, r6
 800e6ea:	4628      	mov	r0, r5
 800e6ec:	47b8      	blx	r7
 800e6ee:	3001      	adds	r0, #1
 800e6f0:	f43f ae70 	beq.w	800e3d4 <_printf_float+0x9c>
 800e6f4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800e6f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e6fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e700:	d01b      	beq.n	800e73a <_printf_float+0x402>
 800e702:	9b08      	ldr	r3, [sp, #32]
 800e704:	f108 0201 	add.w	r2, r8, #1
 800e708:	3b01      	subs	r3, #1
 800e70a:	4631      	mov	r1, r6
 800e70c:	4628      	mov	r0, r5
 800e70e:	47b8      	blx	r7
 800e710:	3001      	adds	r0, #1
 800e712:	d10e      	bne.n	800e732 <_printf_float+0x3fa>
 800e714:	e65e      	b.n	800e3d4 <_printf_float+0x9c>
 800e716:	2301      	movs	r3, #1
 800e718:	464a      	mov	r2, r9
 800e71a:	4631      	mov	r1, r6
 800e71c:	4628      	mov	r0, r5
 800e71e:	47b8      	blx	r7
 800e720:	3001      	adds	r0, #1
 800e722:	f43f ae57 	beq.w	800e3d4 <_printf_float+0x9c>
 800e726:	f108 0801 	add.w	r8, r8, #1
 800e72a:	9b08      	ldr	r3, [sp, #32]
 800e72c:	3b01      	subs	r3, #1
 800e72e:	4543      	cmp	r3, r8
 800e730:	dcf1      	bgt.n	800e716 <_printf_float+0x3de>
 800e732:	9b04      	ldr	r3, [sp, #16]
 800e734:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e738:	e6db      	b.n	800e4f2 <_printf_float+0x1ba>
 800e73a:	f04f 0800 	mov.w	r8, #0
 800e73e:	f104 091a 	add.w	r9, r4, #26
 800e742:	e7f2      	b.n	800e72a <_printf_float+0x3f2>
 800e744:	2301      	movs	r3, #1
 800e746:	4642      	mov	r2, r8
 800e748:	e7df      	b.n	800e70a <_printf_float+0x3d2>
 800e74a:	2301      	movs	r3, #1
 800e74c:	464a      	mov	r2, r9
 800e74e:	4631      	mov	r1, r6
 800e750:	4628      	mov	r0, r5
 800e752:	47b8      	blx	r7
 800e754:	3001      	adds	r0, #1
 800e756:	f43f ae3d 	beq.w	800e3d4 <_printf_float+0x9c>
 800e75a:	f108 0801 	add.w	r8, r8, #1
 800e75e:	68e3      	ldr	r3, [r4, #12]
 800e760:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e762:	1a5b      	subs	r3, r3, r1
 800e764:	4543      	cmp	r3, r8
 800e766:	dcf0      	bgt.n	800e74a <_printf_float+0x412>
 800e768:	e6f7      	b.n	800e55a <_printf_float+0x222>
 800e76a:	f04f 0800 	mov.w	r8, #0
 800e76e:	f104 0919 	add.w	r9, r4, #25
 800e772:	e7f4      	b.n	800e75e <_printf_float+0x426>

0800e774 <_printf_common>:
 800e774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e778:	4616      	mov	r6, r2
 800e77a:	4699      	mov	r9, r3
 800e77c:	688a      	ldr	r2, [r1, #8]
 800e77e:	690b      	ldr	r3, [r1, #16]
 800e780:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e784:	4293      	cmp	r3, r2
 800e786:	bfb8      	it	lt
 800e788:	4613      	movlt	r3, r2
 800e78a:	6033      	str	r3, [r6, #0]
 800e78c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e790:	4607      	mov	r7, r0
 800e792:	460c      	mov	r4, r1
 800e794:	b10a      	cbz	r2, 800e79a <_printf_common+0x26>
 800e796:	3301      	adds	r3, #1
 800e798:	6033      	str	r3, [r6, #0]
 800e79a:	6823      	ldr	r3, [r4, #0]
 800e79c:	0699      	lsls	r1, r3, #26
 800e79e:	bf42      	ittt	mi
 800e7a0:	6833      	ldrmi	r3, [r6, #0]
 800e7a2:	3302      	addmi	r3, #2
 800e7a4:	6033      	strmi	r3, [r6, #0]
 800e7a6:	6825      	ldr	r5, [r4, #0]
 800e7a8:	f015 0506 	ands.w	r5, r5, #6
 800e7ac:	d106      	bne.n	800e7bc <_printf_common+0x48>
 800e7ae:	f104 0a19 	add.w	sl, r4, #25
 800e7b2:	68e3      	ldr	r3, [r4, #12]
 800e7b4:	6832      	ldr	r2, [r6, #0]
 800e7b6:	1a9b      	subs	r3, r3, r2
 800e7b8:	42ab      	cmp	r3, r5
 800e7ba:	dc26      	bgt.n	800e80a <_printf_common+0x96>
 800e7bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e7c0:	1e13      	subs	r3, r2, #0
 800e7c2:	6822      	ldr	r2, [r4, #0]
 800e7c4:	bf18      	it	ne
 800e7c6:	2301      	movne	r3, #1
 800e7c8:	0692      	lsls	r2, r2, #26
 800e7ca:	d42b      	bmi.n	800e824 <_printf_common+0xb0>
 800e7cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e7d0:	4649      	mov	r1, r9
 800e7d2:	4638      	mov	r0, r7
 800e7d4:	47c0      	blx	r8
 800e7d6:	3001      	adds	r0, #1
 800e7d8:	d01e      	beq.n	800e818 <_printf_common+0xa4>
 800e7da:	6823      	ldr	r3, [r4, #0]
 800e7dc:	68e5      	ldr	r5, [r4, #12]
 800e7de:	6832      	ldr	r2, [r6, #0]
 800e7e0:	f003 0306 	and.w	r3, r3, #6
 800e7e4:	2b04      	cmp	r3, #4
 800e7e6:	bf08      	it	eq
 800e7e8:	1aad      	subeq	r5, r5, r2
 800e7ea:	68a3      	ldr	r3, [r4, #8]
 800e7ec:	6922      	ldr	r2, [r4, #16]
 800e7ee:	bf0c      	ite	eq
 800e7f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e7f4:	2500      	movne	r5, #0
 800e7f6:	4293      	cmp	r3, r2
 800e7f8:	bfc4      	itt	gt
 800e7fa:	1a9b      	subgt	r3, r3, r2
 800e7fc:	18ed      	addgt	r5, r5, r3
 800e7fe:	2600      	movs	r6, #0
 800e800:	341a      	adds	r4, #26
 800e802:	42b5      	cmp	r5, r6
 800e804:	d11a      	bne.n	800e83c <_printf_common+0xc8>
 800e806:	2000      	movs	r0, #0
 800e808:	e008      	b.n	800e81c <_printf_common+0xa8>
 800e80a:	2301      	movs	r3, #1
 800e80c:	4652      	mov	r2, sl
 800e80e:	4649      	mov	r1, r9
 800e810:	4638      	mov	r0, r7
 800e812:	47c0      	blx	r8
 800e814:	3001      	adds	r0, #1
 800e816:	d103      	bne.n	800e820 <_printf_common+0xac>
 800e818:	f04f 30ff 	mov.w	r0, #4294967295
 800e81c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e820:	3501      	adds	r5, #1
 800e822:	e7c6      	b.n	800e7b2 <_printf_common+0x3e>
 800e824:	18e1      	adds	r1, r4, r3
 800e826:	1c5a      	adds	r2, r3, #1
 800e828:	2030      	movs	r0, #48	; 0x30
 800e82a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e82e:	4422      	add	r2, r4
 800e830:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e834:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e838:	3302      	adds	r3, #2
 800e83a:	e7c7      	b.n	800e7cc <_printf_common+0x58>
 800e83c:	2301      	movs	r3, #1
 800e83e:	4622      	mov	r2, r4
 800e840:	4649      	mov	r1, r9
 800e842:	4638      	mov	r0, r7
 800e844:	47c0      	blx	r8
 800e846:	3001      	adds	r0, #1
 800e848:	d0e6      	beq.n	800e818 <_printf_common+0xa4>
 800e84a:	3601      	adds	r6, #1
 800e84c:	e7d9      	b.n	800e802 <_printf_common+0x8e>
	...

0800e850 <_printf_i>:
 800e850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e854:	460c      	mov	r4, r1
 800e856:	4691      	mov	r9, r2
 800e858:	7e27      	ldrb	r7, [r4, #24]
 800e85a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e85c:	2f78      	cmp	r7, #120	; 0x78
 800e85e:	4680      	mov	r8, r0
 800e860:	469a      	mov	sl, r3
 800e862:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e866:	d807      	bhi.n	800e878 <_printf_i+0x28>
 800e868:	2f62      	cmp	r7, #98	; 0x62
 800e86a:	d80a      	bhi.n	800e882 <_printf_i+0x32>
 800e86c:	2f00      	cmp	r7, #0
 800e86e:	f000 80d8 	beq.w	800ea22 <_printf_i+0x1d2>
 800e872:	2f58      	cmp	r7, #88	; 0x58
 800e874:	f000 80a3 	beq.w	800e9be <_printf_i+0x16e>
 800e878:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e87c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e880:	e03a      	b.n	800e8f8 <_printf_i+0xa8>
 800e882:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e886:	2b15      	cmp	r3, #21
 800e888:	d8f6      	bhi.n	800e878 <_printf_i+0x28>
 800e88a:	a001      	add	r0, pc, #4	; (adr r0, 800e890 <_printf_i+0x40>)
 800e88c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e890:	0800e8e9 	.word	0x0800e8e9
 800e894:	0800e8fd 	.word	0x0800e8fd
 800e898:	0800e879 	.word	0x0800e879
 800e89c:	0800e879 	.word	0x0800e879
 800e8a0:	0800e879 	.word	0x0800e879
 800e8a4:	0800e879 	.word	0x0800e879
 800e8a8:	0800e8fd 	.word	0x0800e8fd
 800e8ac:	0800e879 	.word	0x0800e879
 800e8b0:	0800e879 	.word	0x0800e879
 800e8b4:	0800e879 	.word	0x0800e879
 800e8b8:	0800e879 	.word	0x0800e879
 800e8bc:	0800ea09 	.word	0x0800ea09
 800e8c0:	0800e92d 	.word	0x0800e92d
 800e8c4:	0800e9eb 	.word	0x0800e9eb
 800e8c8:	0800e879 	.word	0x0800e879
 800e8cc:	0800e879 	.word	0x0800e879
 800e8d0:	0800ea2b 	.word	0x0800ea2b
 800e8d4:	0800e879 	.word	0x0800e879
 800e8d8:	0800e92d 	.word	0x0800e92d
 800e8dc:	0800e879 	.word	0x0800e879
 800e8e0:	0800e879 	.word	0x0800e879
 800e8e4:	0800e9f3 	.word	0x0800e9f3
 800e8e8:	680b      	ldr	r3, [r1, #0]
 800e8ea:	1d1a      	adds	r2, r3, #4
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	600a      	str	r2, [r1, #0]
 800e8f0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e8f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e8f8:	2301      	movs	r3, #1
 800e8fa:	e0a3      	b.n	800ea44 <_printf_i+0x1f4>
 800e8fc:	6825      	ldr	r5, [r4, #0]
 800e8fe:	6808      	ldr	r0, [r1, #0]
 800e900:	062e      	lsls	r6, r5, #24
 800e902:	f100 0304 	add.w	r3, r0, #4
 800e906:	d50a      	bpl.n	800e91e <_printf_i+0xce>
 800e908:	6805      	ldr	r5, [r0, #0]
 800e90a:	600b      	str	r3, [r1, #0]
 800e90c:	2d00      	cmp	r5, #0
 800e90e:	da03      	bge.n	800e918 <_printf_i+0xc8>
 800e910:	232d      	movs	r3, #45	; 0x2d
 800e912:	426d      	negs	r5, r5
 800e914:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e918:	485e      	ldr	r0, [pc, #376]	; (800ea94 <_printf_i+0x244>)
 800e91a:	230a      	movs	r3, #10
 800e91c:	e019      	b.n	800e952 <_printf_i+0x102>
 800e91e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e922:	6805      	ldr	r5, [r0, #0]
 800e924:	600b      	str	r3, [r1, #0]
 800e926:	bf18      	it	ne
 800e928:	b22d      	sxthne	r5, r5
 800e92a:	e7ef      	b.n	800e90c <_printf_i+0xbc>
 800e92c:	680b      	ldr	r3, [r1, #0]
 800e92e:	6825      	ldr	r5, [r4, #0]
 800e930:	1d18      	adds	r0, r3, #4
 800e932:	6008      	str	r0, [r1, #0]
 800e934:	0628      	lsls	r0, r5, #24
 800e936:	d501      	bpl.n	800e93c <_printf_i+0xec>
 800e938:	681d      	ldr	r5, [r3, #0]
 800e93a:	e002      	b.n	800e942 <_printf_i+0xf2>
 800e93c:	0669      	lsls	r1, r5, #25
 800e93e:	d5fb      	bpl.n	800e938 <_printf_i+0xe8>
 800e940:	881d      	ldrh	r5, [r3, #0]
 800e942:	4854      	ldr	r0, [pc, #336]	; (800ea94 <_printf_i+0x244>)
 800e944:	2f6f      	cmp	r7, #111	; 0x6f
 800e946:	bf0c      	ite	eq
 800e948:	2308      	moveq	r3, #8
 800e94a:	230a      	movne	r3, #10
 800e94c:	2100      	movs	r1, #0
 800e94e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e952:	6866      	ldr	r6, [r4, #4]
 800e954:	60a6      	str	r6, [r4, #8]
 800e956:	2e00      	cmp	r6, #0
 800e958:	bfa2      	ittt	ge
 800e95a:	6821      	ldrge	r1, [r4, #0]
 800e95c:	f021 0104 	bicge.w	r1, r1, #4
 800e960:	6021      	strge	r1, [r4, #0]
 800e962:	b90d      	cbnz	r5, 800e968 <_printf_i+0x118>
 800e964:	2e00      	cmp	r6, #0
 800e966:	d04d      	beq.n	800ea04 <_printf_i+0x1b4>
 800e968:	4616      	mov	r6, r2
 800e96a:	fbb5 f1f3 	udiv	r1, r5, r3
 800e96e:	fb03 5711 	mls	r7, r3, r1, r5
 800e972:	5dc7      	ldrb	r7, [r0, r7]
 800e974:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e978:	462f      	mov	r7, r5
 800e97a:	42bb      	cmp	r3, r7
 800e97c:	460d      	mov	r5, r1
 800e97e:	d9f4      	bls.n	800e96a <_printf_i+0x11a>
 800e980:	2b08      	cmp	r3, #8
 800e982:	d10b      	bne.n	800e99c <_printf_i+0x14c>
 800e984:	6823      	ldr	r3, [r4, #0]
 800e986:	07df      	lsls	r7, r3, #31
 800e988:	d508      	bpl.n	800e99c <_printf_i+0x14c>
 800e98a:	6923      	ldr	r3, [r4, #16]
 800e98c:	6861      	ldr	r1, [r4, #4]
 800e98e:	4299      	cmp	r1, r3
 800e990:	bfde      	ittt	le
 800e992:	2330      	movle	r3, #48	; 0x30
 800e994:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e998:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e99c:	1b92      	subs	r2, r2, r6
 800e99e:	6122      	str	r2, [r4, #16]
 800e9a0:	f8cd a000 	str.w	sl, [sp]
 800e9a4:	464b      	mov	r3, r9
 800e9a6:	aa03      	add	r2, sp, #12
 800e9a8:	4621      	mov	r1, r4
 800e9aa:	4640      	mov	r0, r8
 800e9ac:	f7ff fee2 	bl	800e774 <_printf_common>
 800e9b0:	3001      	adds	r0, #1
 800e9b2:	d14c      	bne.n	800ea4e <_printf_i+0x1fe>
 800e9b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9b8:	b004      	add	sp, #16
 800e9ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9be:	4835      	ldr	r0, [pc, #212]	; (800ea94 <_printf_i+0x244>)
 800e9c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e9c4:	6823      	ldr	r3, [r4, #0]
 800e9c6:	680e      	ldr	r6, [r1, #0]
 800e9c8:	061f      	lsls	r7, r3, #24
 800e9ca:	f856 5b04 	ldr.w	r5, [r6], #4
 800e9ce:	600e      	str	r6, [r1, #0]
 800e9d0:	d514      	bpl.n	800e9fc <_printf_i+0x1ac>
 800e9d2:	07d9      	lsls	r1, r3, #31
 800e9d4:	bf44      	itt	mi
 800e9d6:	f043 0320 	orrmi.w	r3, r3, #32
 800e9da:	6023      	strmi	r3, [r4, #0]
 800e9dc:	b91d      	cbnz	r5, 800e9e6 <_printf_i+0x196>
 800e9de:	6823      	ldr	r3, [r4, #0]
 800e9e0:	f023 0320 	bic.w	r3, r3, #32
 800e9e4:	6023      	str	r3, [r4, #0]
 800e9e6:	2310      	movs	r3, #16
 800e9e8:	e7b0      	b.n	800e94c <_printf_i+0xfc>
 800e9ea:	6823      	ldr	r3, [r4, #0]
 800e9ec:	f043 0320 	orr.w	r3, r3, #32
 800e9f0:	6023      	str	r3, [r4, #0]
 800e9f2:	2378      	movs	r3, #120	; 0x78
 800e9f4:	4828      	ldr	r0, [pc, #160]	; (800ea98 <_printf_i+0x248>)
 800e9f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e9fa:	e7e3      	b.n	800e9c4 <_printf_i+0x174>
 800e9fc:	065e      	lsls	r6, r3, #25
 800e9fe:	bf48      	it	mi
 800ea00:	b2ad      	uxthmi	r5, r5
 800ea02:	e7e6      	b.n	800e9d2 <_printf_i+0x182>
 800ea04:	4616      	mov	r6, r2
 800ea06:	e7bb      	b.n	800e980 <_printf_i+0x130>
 800ea08:	680b      	ldr	r3, [r1, #0]
 800ea0a:	6826      	ldr	r6, [r4, #0]
 800ea0c:	6960      	ldr	r0, [r4, #20]
 800ea0e:	1d1d      	adds	r5, r3, #4
 800ea10:	600d      	str	r5, [r1, #0]
 800ea12:	0635      	lsls	r5, r6, #24
 800ea14:	681b      	ldr	r3, [r3, #0]
 800ea16:	d501      	bpl.n	800ea1c <_printf_i+0x1cc>
 800ea18:	6018      	str	r0, [r3, #0]
 800ea1a:	e002      	b.n	800ea22 <_printf_i+0x1d2>
 800ea1c:	0671      	lsls	r1, r6, #25
 800ea1e:	d5fb      	bpl.n	800ea18 <_printf_i+0x1c8>
 800ea20:	8018      	strh	r0, [r3, #0]
 800ea22:	2300      	movs	r3, #0
 800ea24:	6123      	str	r3, [r4, #16]
 800ea26:	4616      	mov	r6, r2
 800ea28:	e7ba      	b.n	800e9a0 <_printf_i+0x150>
 800ea2a:	680b      	ldr	r3, [r1, #0]
 800ea2c:	1d1a      	adds	r2, r3, #4
 800ea2e:	600a      	str	r2, [r1, #0]
 800ea30:	681e      	ldr	r6, [r3, #0]
 800ea32:	6862      	ldr	r2, [r4, #4]
 800ea34:	2100      	movs	r1, #0
 800ea36:	4630      	mov	r0, r6
 800ea38:	f7f1 fc62 	bl	8000300 <memchr>
 800ea3c:	b108      	cbz	r0, 800ea42 <_printf_i+0x1f2>
 800ea3e:	1b80      	subs	r0, r0, r6
 800ea40:	6060      	str	r0, [r4, #4]
 800ea42:	6863      	ldr	r3, [r4, #4]
 800ea44:	6123      	str	r3, [r4, #16]
 800ea46:	2300      	movs	r3, #0
 800ea48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ea4c:	e7a8      	b.n	800e9a0 <_printf_i+0x150>
 800ea4e:	6923      	ldr	r3, [r4, #16]
 800ea50:	4632      	mov	r2, r6
 800ea52:	4649      	mov	r1, r9
 800ea54:	4640      	mov	r0, r8
 800ea56:	47d0      	blx	sl
 800ea58:	3001      	adds	r0, #1
 800ea5a:	d0ab      	beq.n	800e9b4 <_printf_i+0x164>
 800ea5c:	6823      	ldr	r3, [r4, #0]
 800ea5e:	079b      	lsls	r3, r3, #30
 800ea60:	d413      	bmi.n	800ea8a <_printf_i+0x23a>
 800ea62:	68e0      	ldr	r0, [r4, #12]
 800ea64:	9b03      	ldr	r3, [sp, #12]
 800ea66:	4298      	cmp	r0, r3
 800ea68:	bfb8      	it	lt
 800ea6a:	4618      	movlt	r0, r3
 800ea6c:	e7a4      	b.n	800e9b8 <_printf_i+0x168>
 800ea6e:	2301      	movs	r3, #1
 800ea70:	4632      	mov	r2, r6
 800ea72:	4649      	mov	r1, r9
 800ea74:	4640      	mov	r0, r8
 800ea76:	47d0      	blx	sl
 800ea78:	3001      	adds	r0, #1
 800ea7a:	d09b      	beq.n	800e9b4 <_printf_i+0x164>
 800ea7c:	3501      	adds	r5, #1
 800ea7e:	68e3      	ldr	r3, [r4, #12]
 800ea80:	9903      	ldr	r1, [sp, #12]
 800ea82:	1a5b      	subs	r3, r3, r1
 800ea84:	42ab      	cmp	r3, r5
 800ea86:	dcf2      	bgt.n	800ea6e <_printf_i+0x21e>
 800ea88:	e7eb      	b.n	800ea62 <_printf_i+0x212>
 800ea8a:	2500      	movs	r5, #0
 800ea8c:	f104 0619 	add.w	r6, r4, #25
 800ea90:	e7f5      	b.n	800ea7e <_printf_i+0x22e>
 800ea92:	bf00      	nop
 800ea94:	080680be 	.word	0x080680be
 800ea98:	080680cf 	.word	0x080680cf

0800ea9c <_sbrk_r>:
 800ea9c:	b538      	push	{r3, r4, r5, lr}
 800ea9e:	4d06      	ldr	r5, [pc, #24]	; (800eab8 <_sbrk_r+0x1c>)
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	4604      	mov	r4, r0
 800eaa4:	4608      	mov	r0, r1
 800eaa6:	602b      	str	r3, [r5, #0]
 800eaa8:	f7f2 fa94 	bl	8000fd4 <_sbrk>
 800eaac:	1c43      	adds	r3, r0, #1
 800eaae:	d102      	bne.n	800eab6 <_sbrk_r+0x1a>
 800eab0:	682b      	ldr	r3, [r5, #0]
 800eab2:	b103      	cbz	r3, 800eab6 <_sbrk_r+0x1a>
 800eab4:	6023      	str	r3, [r4, #0]
 800eab6:	bd38      	pop	{r3, r4, r5, pc}
 800eab8:	24016708 	.word	0x24016708

0800eabc <siprintf>:
 800eabc:	b40e      	push	{r1, r2, r3}
 800eabe:	b500      	push	{lr}
 800eac0:	b09c      	sub	sp, #112	; 0x70
 800eac2:	ab1d      	add	r3, sp, #116	; 0x74
 800eac4:	9002      	str	r0, [sp, #8]
 800eac6:	9006      	str	r0, [sp, #24]
 800eac8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eacc:	4809      	ldr	r0, [pc, #36]	; (800eaf4 <siprintf+0x38>)
 800eace:	9107      	str	r1, [sp, #28]
 800ead0:	9104      	str	r1, [sp, #16]
 800ead2:	4909      	ldr	r1, [pc, #36]	; (800eaf8 <siprintf+0x3c>)
 800ead4:	f853 2b04 	ldr.w	r2, [r3], #4
 800ead8:	9105      	str	r1, [sp, #20]
 800eada:	6800      	ldr	r0, [r0, #0]
 800eadc:	9301      	str	r3, [sp, #4]
 800eade:	a902      	add	r1, sp, #8
 800eae0:	f001 fa3a 	bl	800ff58 <_svfiprintf_r>
 800eae4:	9b02      	ldr	r3, [sp, #8]
 800eae6:	2200      	movs	r2, #0
 800eae8:	701a      	strb	r2, [r3, #0]
 800eaea:	b01c      	add	sp, #112	; 0x70
 800eaec:	f85d eb04 	ldr.w	lr, [sp], #4
 800eaf0:	b003      	add	sp, #12
 800eaf2:	4770      	bx	lr
 800eaf4:	240017bc 	.word	0x240017bc
 800eaf8:	ffff0208 	.word	0xffff0208

0800eafc <quorem>:
 800eafc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb00:	6903      	ldr	r3, [r0, #16]
 800eb02:	690c      	ldr	r4, [r1, #16]
 800eb04:	42a3      	cmp	r3, r4
 800eb06:	4607      	mov	r7, r0
 800eb08:	f2c0 8081 	blt.w	800ec0e <quorem+0x112>
 800eb0c:	3c01      	subs	r4, #1
 800eb0e:	f101 0814 	add.w	r8, r1, #20
 800eb12:	f100 0514 	add.w	r5, r0, #20
 800eb16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800eb1a:	9301      	str	r3, [sp, #4]
 800eb1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eb20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eb24:	3301      	adds	r3, #1
 800eb26:	429a      	cmp	r2, r3
 800eb28:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800eb2c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800eb30:	fbb2 f6f3 	udiv	r6, r2, r3
 800eb34:	d331      	bcc.n	800eb9a <quorem+0x9e>
 800eb36:	f04f 0e00 	mov.w	lr, #0
 800eb3a:	4640      	mov	r0, r8
 800eb3c:	46ac      	mov	ip, r5
 800eb3e:	46f2      	mov	sl, lr
 800eb40:	f850 2b04 	ldr.w	r2, [r0], #4
 800eb44:	b293      	uxth	r3, r2
 800eb46:	fb06 e303 	mla	r3, r6, r3, lr
 800eb4a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800eb4e:	b29b      	uxth	r3, r3
 800eb50:	ebaa 0303 	sub.w	r3, sl, r3
 800eb54:	0c12      	lsrs	r2, r2, #16
 800eb56:	f8dc a000 	ldr.w	sl, [ip]
 800eb5a:	fb06 e202 	mla	r2, r6, r2, lr
 800eb5e:	fa13 f38a 	uxtah	r3, r3, sl
 800eb62:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800eb66:	fa1f fa82 	uxth.w	sl, r2
 800eb6a:	f8dc 2000 	ldr.w	r2, [ip]
 800eb6e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800eb72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800eb76:	b29b      	uxth	r3, r3
 800eb78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eb7c:	4581      	cmp	r9, r0
 800eb7e:	f84c 3b04 	str.w	r3, [ip], #4
 800eb82:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800eb86:	d2db      	bcs.n	800eb40 <quorem+0x44>
 800eb88:	f855 300b 	ldr.w	r3, [r5, fp]
 800eb8c:	b92b      	cbnz	r3, 800eb9a <quorem+0x9e>
 800eb8e:	9b01      	ldr	r3, [sp, #4]
 800eb90:	3b04      	subs	r3, #4
 800eb92:	429d      	cmp	r5, r3
 800eb94:	461a      	mov	r2, r3
 800eb96:	d32e      	bcc.n	800ebf6 <quorem+0xfa>
 800eb98:	613c      	str	r4, [r7, #16]
 800eb9a:	4638      	mov	r0, r7
 800eb9c:	f001 f84c 	bl	800fc38 <__mcmp>
 800eba0:	2800      	cmp	r0, #0
 800eba2:	db24      	blt.n	800ebee <quorem+0xf2>
 800eba4:	3601      	adds	r6, #1
 800eba6:	4628      	mov	r0, r5
 800eba8:	f04f 0c00 	mov.w	ip, #0
 800ebac:	f858 2b04 	ldr.w	r2, [r8], #4
 800ebb0:	f8d0 e000 	ldr.w	lr, [r0]
 800ebb4:	b293      	uxth	r3, r2
 800ebb6:	ebac 0303 	sub.w	r3, ip, r3
 800ebba:	0c12      	lsrs	r2, r2, #16
 800ebbc:	fa13 f38e 	uxtah	r3, r3, lr
 800ebc0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ebc4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ebc8:	b29b      	uxth	r3, r3
 800ebca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ebce:	45c1      	cmp	r9, r8
 800ebd0:	f840 3b04 	str.w	r3, [r0], #4
 800ebd4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ebd8:	d2e8      	bcs.n	800ebac <quorem+0xb0>
 800ebda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ebde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ebe2:	b922      	cbnz	r2, 800ebee <quorem+0xf2>
 800ebe4:	3b04      	subs	r3, #4
 800ebe6:	429d      	cmp	r5, r3
 800ebe8:	461a      	mov	r2, r3
 800ebea:	d30a      	bcc.n	800ec02 <quorem+0x106>
 800ebec:	613c      	str	r4, [r7, #16]
 800ebee:	4630      	mov	r0, r6
 800ebf0:	b003      	add	sp, #12
 800ebf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebf6:	6812      	ldr	r2, [r2, #0]
 800ebf8:	3b04      	subs	r3, #4
 800ebfa:	2a00      	cmp	r2, #0
 800ebfc:	d1cc      	bne.n	800eb98 <quorem+0x9c>
 800ebfe:	3c01      	subs	r4, #1
 800ec00:	e7c7      	b.n	800eb92 <quorem+0x96>
 800ec02:	6812      	ldr	r2, [r2, #0]
 800ec04:	3b04      	subs	r3, #4
 800ec06:	2a00      	cmp	r2, #0
 800ec08:	d1f0      	bne.n	800ebec <quorem+0xf0>
 800ec0a:	3c01      	subs	r4, #1
 800ec0c:	e7eb      	b.n	800ebe6 <quorem+0xea>
 800ec0e:	2000      	movs	r0, #0
 800ec10:	e7ee      	b.n	800ebf0 <quorem+0xf4>
 800ec12:	0000      	movs	r0, r0
 800ec14:	0000      	movs	r0, r0
	...

0800ec18 <_dtoa_r>:
 800ec18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec1c:	ec59 8b10 	vmov	r8, r9, d0
 800ec20:	b095      	sub	sp, #84	; 0x54
 800ec22:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ec24:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800ec26:	9107      	str	r1, [sp, #28]
 800ec28:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800ec2c:	4606      	mov	r6, r0
 800ec2e:	9209      	str	r2, [sp, #36]	; 0x24
 800ec30:	9310      	str	r3, [sp, #64]	; 0x40
 800ec32:	b975      	cbnz	r5, 800ec52 <_dtoa_r+0x3a>
 800ec34:	2010      	movs	r0, #16
 800ec36:	f7ff fa25 	bl	800e084 <malloc>
 800ec3a:	4602      	mov	r2, r0
 800ec3c:	6270      	str	r0, [r6, #36]	; 0x24
 800ec3e:	b920      	cbnz	r0, 800ec4a <_dtoa_r+0x32>
 800ec40:	4bab      	ldr	r3, [pc, #684]	; (800eef0 <_dtoa_r+0x2d8>)
 800ec42:	21ea      	movs	r1, #234	; 0xea
 800ec44:	48ab      	ldr	r0, [pc, #684]	; (800eef4 <_dtoa_r+0x2dc>)
 800ec46:	f001 fa87 	bl	8010158 <__assert_func>
 800ec4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ec4e:	6005      	str	r5, [r0, #0]
 800ec50:	60c5      	str	r5, [r0, #12]
 800ec52:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ec54:	6819      	ldr	r1, [r3, #0]
 800ec56:	b151      	cbz	r1, 800ec6e <_dtoa_r+0x56>
 800ec58:	685a      	ldr	r2, [r3, #4]
 800ec5a:	604a      	str	r2, [r1, #4]
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	4093      	lsls	r3, r2
 800ec60:	608b      	str	r3, [r1, #8]
 800ec62:	4630      	mov	r0, r6
 800ec64:	f000 fdaa 	bl	800f7bc <_Bfree>
 800ec68:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	601a      	str	r2, [r3, #0]
 800ec6e:	f1b9 0300 	subs.w	r3, r9, #0
 800ec72:	bfbb      	ittet	lt
 800ec74:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ec78:	9303      	strlt	r3, [sp, #12]
 800ec7a:	2300      	movge	r3, #0
 800ec7c:	2201      	movlt	r2, #1
 800ec7e:	bfac      	ite	ge
 800ec80:	6023      	strge	r3, [r4, #0]
 800ec82:	6022      	strlt	r2, [r4, #0]
 800ec84:	4b9c      	ldr	r3, [pc, #624]	; (800eef8 <_dtoa_r+0x2e0>)
 800ec86:	9c03      	ldr	r4, [sp, #12]
 800ec88:	43a3      	bics	r3, r4
 800ec8a:	d11a      	bne.n	800ecc2 <_dtoa_r+0xaa>
 800ec8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ec8e:	f242 730f 	movw	r3, #9999	; 0x270f
 800ec92:	6013      	str	r3, [r2, #0]
 800ec94:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800ec98:	ea53 0308 	orrs.w	r3, r3, r8
 800ec9c:	f000 8512 	beq.w	800f6c4 <_dtoa_r+0xaac>
 800eca0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800eca2:	b953      	cbnz	r3, 800ecba <_dtoa_r+0xa2>
 800eca4:	4b95      	ldr	r3, [pc, #596]	; (800eefc <_dtoa_r+0x2e4>)
 800eca6:	e01f      	b.n	800ece8 <_dtoa_r+0xd0>
 800eca8:	4b95      	ldr	r3, [pc, #596]	; (800ef00 <_dtoa_r+0x2e8>)
 800ecaa:	9300      	str	r3, [sp, #0]
 800ecac:	3308      	adds	r3, #8
 800ecae:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ecb0:	6013      	str	r3, [r2, #0]
 800ecb2:	9800      	ldr	r0, [sp, #0]
 800ecb4:	b015      	add	sp, #84	; 0x54
 800ecb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecba:	4b90      	ldr	r3, [pc, #576]	; (800eefc <_dtoa_r+0x2e4>)
 800ecbc:	9300      	str	r3, [sp, #0]
 800ecbe:	3303      	adds	r3, #3
 800ecc0:	e7f5      	b.n	800ecae <_dtoa_r+0x96>
 800ecc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ecc6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ecca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecce:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800ecd2:	d10b      	bne.n	800ecec <_dtoa_r+0xd4>
 800ecd4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ecd6:	2301      	movs	r3, #1
 800ecd8:	6013      	str	r3, [r2, #0]
 800ecda:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	f000 84ee 	beq.w	800f6be <_dtoa_r+0xaa6>
 800ece2:	4888      	ldr	r0, [pc, #544]	; (800ef04 <_dtoa_r+0x2ec>)
 800ece4:	6018      	str	r0, [r3, #0]
 800ece6:	1e43      	subs	r3, r0, #1
 800ece8:	9300      	str	r3, [sp, #0]
 800ecea:	e7e2      	b.n	800ecb2 <_dtoa_r+0x9a>
 800ecec:	a913      	add	r1, sp, #76	; 0x4c
 800ecee:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ecf2:	aa12      	add	r2, sp, #72	; 0x48
 800ecf4:	4630      	mov	r0, r6
 800ecf6:	f001 f843 	bl	800fd80 <__d2b>
 800ecfa:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800ecfe:	4605      	mov	r5, r0
 800ed00:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ed02:	2900      	cmp	r1, #0
 800ed04:	d047      	beq.n	800ed96 <_dtoa_r+0x17e>
 800ed06:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800ed08:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800ed0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ed10:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800ed14:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ed18:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800ed1c:	2400      	movs	r4, #0
 800ed1e:	ec43 2b16 	vmov	d6, r2, r3
 800ed22:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800ed26:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800eed8 <_dtoa_r+0x2c0>
 800ed2a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ed2e:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800eee0 <_dtoa_r+0x2c8>
 800ed32:	eea7 6b05 	vfma.f64	d6, d7, d5
 800ed36:	eeb0 7b46 	vmov.f64	d7, d6
 800ed3a:	ee06 1a90 	vmov	s13, r1
 800ed3e:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800ed42:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800eee8 <_dtoa_r+0x2d0>
 800ed46:	eea5 7b06 	vfma.f64	d7, d5, d6
 800ed4a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ed4e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ed52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed56:	ee16 ba90 	vmov	fp, s13
 800ed5a:	9411      	str	r4, [sp, #68]	; 0x44
 800ed5c:	d508      	bpl.n	800ed70 <_dtoa_r+0x158>
 800ed5e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ed62:	eeb4 6b47 	vcmp.f64	d6, d7
 800ed66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed6a:	bf18      	it	ne
 800ed6c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800ed70:	f1bb 0f16 	cmp.w	fp, #22
 800ed74:	d832      	bhi.n	800eddc <_dtoa_r+0x1c4>
 800ed76:	4b64      	ldr	r3, [pc, #400]	; (800ef08 <_dtoa_r+0x2f0>)
 800ed78:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ed7c:	ed93 7b00 	vldr	d7, [r3]
 800ed80:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800ed84:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ed88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed8c:	d501      	bpl.n	800ed92 <_dtoa_r+0x17a>
 800ed8e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ed92:	2300      	movs	r3, #0
 800ed94:	e023      	b.n	800edde <_dtoa_r+0x1c6>
 800ed96:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800ed98:	4401      	add	r1, r0
 800ed9a:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800ed9e:	2b20      	cmp	r3, #32
 800eda0:	bfc3      	ittte	gt
 800eda2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800eda6:	fa04 f303 	lslgt.w	r3, r4, r3
 800edaa:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800edae:	f1c3 0320 	rsble	r3, r3, #32
 800edb2:	bfc6      	itte	gt
 800edb4:	fa28 f804 	lsrgt.w	r8, r8, r4
 800edb8:	ea43 0308 	orrgt.w	r3, r3, r8
 800edbc:	fa08 f303 	lslle.w	r3, r8, r3
 800edc0:	ee07 3a90 	vmov	s15, r3
 800edc4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800edc8:	3901      	subs	r1, #1
 800edca:	ed8d 7b00 	vstr	d7, [sp]
 800edce:	9c01      	ldr	r4, [sp, #4]
 800edd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800edd4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800edd8:	2401      	movs	r4, #1
 800edda:	e7a0      	b.n	800ed1e <_dtoa_r+0x106>
 800eddc:	2301      	movs	r3, #1
 800edde:	930f      	str	r3, [sp, #60]	; 0x3c
 800ede0:	1a43      	subs	r3, r0, r1
 800ede2:	1e5a      	subs	r2, r3, #1
 800ede4:	bf45      	ittet	mi
 800ede6:	f1c3 0301 	rsbmi	r3, r3, #1
 800edea:	9305      	strmi	r3, [sp, #20]
 800edec:	2300      	movpl	r3, #0
 800edee:	2300      	movmi	r3, #0
 800edf0:	9206      	str	r2, [sp, #24]
 800edf2:	bf54      	ite	pl
 800edf4:	9305      	strpl	r3, [sp, #20]
 800edf6:	9306      	strmi	r3, [sp, #24]
 800edf8:	f1bb 0f00 	cmp.w	fp, #0
 800edfc:	db18      	blt.n	800ee30 <_dtoa_r+0x218>
 800edfe:	9b06      	ldr	r3, [sp, #24]
 800ee00:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800ee04:	445b      	add	r3, fp
 800ee06:	9306      	str	r3, [sp, #24]
 800ee08:	2300      	movs	r3, #0
 800ee0a:	9a07      	ldr	r2, [sp, #28]
 800ee0c:	2a09      	cmp	r2, #9
 800ee0e:	d849      	bhi.n	800eea4 <_dtoa_r+0x28c>
 800ee10:	2a05      	cmp	r2, #5
 800ee12:	bfc4      	itt	gt
 800ee14:	3a04      	subgt	r2, #4
 800ee16:	9207      	strgt	r2, [sp, #28]
 800ee18:	9a07      	ldr	r2, [sp, #28]
 800ee1a:	f1a2 0202 	sub.w	r2, r2, #2
 800ee1e:	bfcc      	ite	gt
 800ee20:	2400      	movgt	r4, #0
 800ee22:	2401      	movle	r4, #1
 800ee24:	2a03      	cmp	r2, #3
 800ee26:	d848      	bhi.n	800eeba <_dtoa_r+0x2a2>
 800ee28:	e8df f002 	tbb	[pc, r2]
 800ee2c:	3a2c2e0b 	.word	0x3a2c2e0b
 800ee30:	9b05      	ldr	r3, [sp, #20]
 800ee32:	2200      	movs	r2, #0
 800ee34:	eba3 030b 	sub.w	r3, r3, fp
 800ee38:	9305      	str	r3, [sp, #20]
 800ee3a:	920e      	str	r2, [sp, #56]	; 0x38
 800ee3c:	f1cb 0300 	rsb	r3, fp, #0
 800ee40:	e7e3      	b.n	800ee0a <_dtoa_r+0x1f2>
 800ee42:	2200      	movs	r2, #0
 800ee44:	9208      	str	r2, [sp, #32]
 800ee46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee48:	2a00      	cmp	r2, #0
 800ee4a:	dc39      	bgt.n	800eec0 <_dtoa_r+0x2a8>
 800ee4c:	f04f 0a01 	mov.w	sl, #1
 800ee50:	46d1      	mov	r9, sl
 800ee52:	4652      	mov	r2, sl
 800ee54:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ee58:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800ee5a:	2100      	movs	r1, #0
 800ee5c:	6079      	str	r1, [r7, #4]
 800ee5e:	2004      	movs	r0, #4
 800ee60:	f100 0c14 	add.w	ip, r0, #20
 800ee64:	4594      	cmp	ip, r2
 800ee66:	6879      	ldr	r1, [r7, #4]
 800ee68:	d92f      	bls.n	800eeca <_dtoa_r+0x2b2>
 800ee6a:	4630      	mov	r0, r6
 800ee6c:	930c      	str	r3, [sp, #48]	; 0x30
 800ee6e:	f000 fc65 	bl	800f73c <_Balloc>
 800ee72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ee74:	9000      	str	r0, [sp, #0]
 800ee76:	4602      	mov	r2, r0
 800ee78:	2800      	cmp	r0, #0
 800ee7a:	d149      	bne.n	800ef10 <_dtoa_r+0x2f8>
 800ee7c:	4b23      	ldr	r3, [pc, #140]	; (800ef0c <_dtoa_r+0x2f4>)
 800ee7e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ee82:	e6df      	b.n	800ec44 <_dtoa_r+0x2c>
 800ee84:	2201      	movs	r2, #1
 800ee86:	e7dd      	b.n	800ee44 <_dtoa_r+0x22c>
 800ee88:	2200      	movs	r2, #0
 800ee8a:	9208      	str	r2, [sp, #32]
 800ee8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee8e:	eb0b 0a02 	add.w	sl, fp, r2
 800ee92:	f10a 0901 	add.w	r9, sl, #1
 800ee96:	464a      	mov	r2, r9
 800ee98:	2a01      	cmp	r2, #1
 800ee9a:	bfb8      	it	lt
 800ee9c:	2201      	movlt	r2, #1
 800ee9e:	e7db      	b.n	800ee58 <_dtoa_r+0x240>
 800eea0:	2201      	movs	r2, #1
 800eea2:	e7f2      	b.n	800ee8a <_dtoa_r+0x272>
 800eea4:	2401      	movs	r4, #1
 800eea6:	2200      	movs	r2, #0
 800eea8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800eeac:	f04f 3aff 	mov.w	sl, #4294967295
 800eeb0:	2100      	movs	r1, #0
 800eeb2:	46d1      	mov	r9, sl
 800eeb4:	2212      	movs	r2, #18
 800eeb6:	9109      	str	r1, [sp, #36]	; 0x24
 800eeb8:	e7ce      	b.n	800ee58 <_dtoa_r+0x240>
 800eeba:	2201      	movs	r2, #1
 800eebc:	9208      	str	r2, [sp, #32]
 800eebe:	e7f5      	b.n	800eeac <_dtoa_r+0x294>
 800eec0:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800eec4:	46d1      	mov	r9, sl
 800eec6:	4652      	mov	r2, sl
 800eec8:	e7c6      	b.n	800ee58 <_dtoa_r+0x240>
 800eeca:	3101      	adds	r1, #1
 800eecc:	6079      	str	r1, [r7, #4]
 800eece:	0040      	lsls	r0, r0, #1
 800eed0:	e7c6      	b.n	800ee60 <_dtoa_r+0x248>
 800eed2:	bf00      	nop
 800eed4:	f3af 8000 	nop.w
 800eed8:	636f4361 	.word	0x636f4361
 800eedc:	3fd287a7 	.word	0x3fd287a7
 800eee0:	8b60c8b3 	.word	0x8b60c8b3
 800eee4:	3fc68a28 	.word	0x3fc68a28
 800eee8:	509f79fb 	.word	0x509f79fb
 800eeec:	3fd34413 	.word	0x3fd34413
 800eef0:	080680ed 	.word	0x080680ed
 800eef4:	08068104 	.word	0x08068104
 800eef8:	7ff00000 	.word	0x7ff00000
 800eefc:	080680e9 	.word	0x080680e9
 800ef00:	080680e0 	.word	0x080680e0
 800ef04:	080680bd 	.word	0x080680bd
 800ef08:	08068200 	.word	0x08068200
 800ef0c:	08068163 	.word	0x08068163
 800ef10:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800ef12:	9900      	ldr	r1, [sp, #0]
 800ef14:	6011      	str	r1, [r2, #0]
 800ef16:	f1b9 0f0e 	cmp.w	r9, #14
 800ef1a:	d872      	bhi.n	800f002 <_dtoa_r+0x3ea>
 800ef1c:	2c00      	cmp	r4, #0
 800ef1e:	d070      	beq.n	800f002 <_dtoa_r+0x3ea>
 800ef20:	f1bb 0f00 	cmp.w	fp, #0
 800ef24:	f340 80a6 	ble.w	800f074 <_dtoa_r+0x45c>
 800ef28:	49ca      	ldr	r1, [pc, #808]	; (800f254 <_dtoa_r+0x63c>)
 800ef2a:	f00b 020f 	and.w	r2, fp, #15
 800ef2e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800ef32:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ef36:	ed92 7b00 	vldr	d7, [r2]
 800ef3a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800ef3e:	f000 808d 	beq.w	800f05c <_dtoa_r+0x444>
 800ef42:	4ac5      	ldr	r2, [pc, #788]	; (800f258 <_dtoa_r+0x640>)
 800ef44:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800ef48:	ed92 6b08 	vldr	d6, [r2, #32]
 800ef4c:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800ef50:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ef54:	f001 010f 	and.w	r1, r1, #15
 800ef58:	2203      	movs	r2, #3
 800ef5a:	48bf      	ldr	r0, [pc, #764]	; (800f258 <_dtoa_r+0x640>)
 800ef5c:	2900      	cmp	r1, #0
 800ef5e:	d17f      	bne.n	800f060 <_dtoa_r+0x448>
 800ef60:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ef64:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ef68:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ef6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ef6e:	2900      	cmp	r1, #0
 800ef70:	f000 80b2 	beq.w	800f0d8 <_dtoa_r+0x4c0>
 800ef74:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800ef78:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ef7c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ef80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ef84:	f140 80a8 	bpl.w	800f0d8 <_dtoa_r+0x4c0>
 800ef88:	f1b9 0f00 	cmp.w	r9, #0
 800ef8c:	f000 80a4 	beq.w	800f0d8 <_dtoa_r+0x4c0>
 800ef90:	f1ba 0f00 	cmp.w	sl, #0
 800ef94:	dd31      	ble.n	800effa <_dtoa_r+0x3e2>
 800ef96:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800ef9a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ef9e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800efa2:	f10b 37ff 	add.w	r7, fp, #4294967295
 800efa6:	3201      	adds	r2, #1
 800efa8:	4650      	mov	r0, sl
 800efaa:	ed9d 6b02 	vldr	d6, [sp, #8]
 800efae:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800efb2:	ee07 2a90 	vmov	s15, r2
 800efb6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800efba:	eea7 5b06 	vfma.f64	d5, d7, d6
 800efbe:	ed8d 5b02 	vstr	d5, [sp, #8]
 800efc2:	9c03      	ldr	r4, [sp, #12]
 800efc4:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800efc8:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800efcc:	2800      	cmp	r0, #0
 800efce:	f040 8086 	bne.w	800f0de <_dtoa_r+0x4c6>
 800efd2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800efd6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800efda:	ec42 1b17 	vmov	d7, r1, r2
 800efde:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800efe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efe6:	f300 8272 	bgt.w	800f4ce <_dtoa_r+0x8b6>
 800efea:	eeb1 7b47 	vneg.f64	d7, d7
 800efee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800eff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eff6:	f100 8267 	bmi.w	800f4c8 <_dtoa_r+0x8b0>
 800effa:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800effe:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800f002:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f004:	2a00      	cmp	r2, #0
 800f006:	f2c0 8129 	blt.w	800f25c <_dtoa_r+0x644>
 800f00a:	f1bb 0f0e 	cmp.w	fp, #14
 800f00e:	f300 8125 	bgt.w	800f25c <_dtoa_r+0x644>
 800f012:	4b90      	ldr	r3, [pc, #576]	; (800f254 <_dtoa_r+0x63c>)
 800f014:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800f018:	ed93 6b00 	vldr	d6, [r3]
 800f01c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f01e:	2b00      	cmp	r3, #0
 800f020:	f280 80c3 	bge.w	800f1aa <_dtoa_r+0x592>
 800f024:	f1b9 0f00 	cmp.w	r9, #0
 800f028:	f300 80bf 	bgt.w	800f1aa <_dtoa_r+0x592>
 800f02c:	f040 824c 	bne.w	800f4c8 <_dtoa_r+0x8b0>
 800f030:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800f034:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f038:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f03c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f044:	464c      	mov	r4, r9
 800f046:	464f      	mov	r7, r9
 800f048:	f280 8222 	bge.w	800f490 <_dtoa_r+0x878>
 800f04c:	f8dd 8000 	ldr.w	r8, [sp]
 800f050:	2331      	movs	r3, #49	; 0x31
 800f052:	f808 3b01 	strb.w	r3, [r8], #1
 800f056:	f10b 0b01 	add.w	fp, fp, #1
 800f05a:	e21e      	b.n	800f49a <_dtoa_r+0x882>
 800f05c:	2202      	movs	r2, #2
 800f05e:	e77c      	b.n	800ef5a <_dtoa_r+0x342>
 800f060:	07cc      	lsls	r4, r1, #31
 800f062:	d504      	bpl.n	800f06e <_dtoa_r+0x456>
 800f064:	ed90 6b00 	vldr	d6, [r0]
 800f068:	3201      	adds	r2, #1
 800f06a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f06e:	1049      	asrs	r1, r1, #1
 800f070:	3008      	adds	r0, #8
 800f072:	e773      	b.n	800ef5c <_dtoa_r+0x344>
 800f074:	d02e      	beq.n	800f0d4 <_dtoa_r+0x4bc>
 800f076:	f1cb 0100 	rsb	r1, fp, #0
 800f07a:	4a76      	ldr	r2, [pc, #472]	; (800f254 <_dtoa_r+0x63c>)
 800f07c:	f001 000f 	and.w	r0, r1, #15
 800f080:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f084:	ed92 7b00 	vldr	d7, [r2]
 800f088:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800f08c:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f090:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800f094:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800f098:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800f09c:	486e      	ldr	r0, [pc, #440]	; (800f258 <_dtoa_r+0x640>)
 800f09e:	1109      	asrs	r1, r1, #4
 800f0a0:	2400      	movs	r4, #0
 800f0a2:	2202      	movs	r2, #2
 800f0a4:	b939      	cbnz	r1, 800f0b6 <_dtoa_r+0x49e>
 800f0a6:	2c00      	cmp	r4, #0
 800f0a8:	f43f af60 	beq.w	800ef6c <_dtoa_r+0x354>
 800f0ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f0b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f0b4:	e75a      	b.n	800ef6c <_dtoa_r+0x354>
 800f0b6:	07cf      	lsls	r7, r1, #31
 800f0b8:	d509      	bpl.n	800f0ce <_dtoa_r+0x4b6>
 800f0ba:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800f0be:	ed90 7b00 	vldr	d7, [r0]
 800f0c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 800f0c6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800f0ca:	3201      	adds	r2, #1
 800f0cc:	2401      	movs	r4, #1
 800f0ce:	1049      	asrs	r1, r1, #1
 800f0d0:	3008      	adds	r0, #8
 800f0d2:	e7e7      	b.n	800f0a4 <_dtoa_r+0x48c>
 800f0d4:	2202      	movs	r2, #2
 800f0d6:	e749      	b.n	800ef6c <_dtoa_r+0x354>
 800f0d8:	465f      	mov	r7, fp
 800f0da:	4648      	mov	r0, r9
 800f0dc:	e765      	b.n	800efaa <_dtoa_r+0x392>
 800f0de:	ec42 1b17 	vmov	d7, r1, r2
 800f0e2:	4a5c      	ldr	r2, [pc, #368]	; (800f254 <_dtoa_r+0x63c>)
 800f0e4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f0e8:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f0ec:	9a00      	ldr	r2, [sp, #0]
 800f0ee:	1814      	adds	r4, r2, r0
 800f0f0:	9a08      	ldr	r2, [sp, #32]
 800f0f2:	b352      	cbz	r2, 800f14a <_dtoa_r+0x532>
 800f0f4:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800f0f8:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800f0fc:	f8dd 8000 	ldr.w	r8, [sp]
 800f100:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f104:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800f108:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f10c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f110:	ee14 2a90 	vmov	r2, s9
 800f114:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f118:	3230      	adds	r2, #48	; 0x30
 800f11a:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f11e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f126:	f808 2b01 	strb.w	r2, [r8], #1
 800f12a:	d439      	bmi.n	800f1a0 <_dtoa_r+0x588>
 800f12c:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f130:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f138:	d472      	bmi.n	800f220 <_dtoa_r+0x608>
 800f13a:	45a0      	cmp	r8, r4
 800f13c:	f43f af5d 	beq.w	800effa <_dtoa_r+0x3e2>
 800f140:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f144:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f148:	e7e0      	b.n	800f10c <_dtoa_r+0x4f4>
 800f14a:	f8dd 8000 	ldr.w	r8, [sp]
 800f14e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f152:	4621      	mov	r1, r4
 800f154:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800f158:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f15c:	ee14 2a90 	vmov	r2, s9
 800f160:	3230      	adds	r2, #48	; 0x30
 800f162:	f808 2b01 	strb.w	r2, [r8], #1
 800f166:	45a0      	cmp	r8, r4
 800f168:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f16c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f170:	d118      	bne.n	800f1a4 <_dtoa_r+0x58c>
 800f172:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800f176:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f17a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f17e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f182:	dc4d      	bgt.n	800f220 <_dtoa_r+0x608>
 800f184:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f188:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f18c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f190:	f57f af33 	bpl.w	800effa <_dtoa_r+0x3e2>
 800f194:	4688      	mov	r8, r1
 800f196:	3901      	subs	r1, #1
 800f198:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800f19c:	2b30      	cmp	r3, #48	; 0x30
 800f19e:	d0f9      	beq.n	800f194 <_dtoa_r+0x57c>
 800f1a0:	46bb      	mov	fp, r7
 800f1a2:	e02a      	b.n	800f1fa <_dtoa_r+0x5e2>
 800f1a4:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f1a8:	e7d6      	b.n	800f158 <_dtoa_r+0x540>
 800f1aa:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f1ae:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800f1b2:	f8dd 8000 	ldr.w	r8, [sp]
 800f1b6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f1ba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f1be:	ee15 3a10 	vmov	r3, s10
 800f1c2:	3330      	adds	r3, #48	; 0x30
 800f1c4:	f808 3b01 	strb.w	r3, [r8], #1
 800f1c8:	9b00      	ldr	r3, [sp, #0]
 800f1ca:	eba8 0303 	sub.w	r3, r8, r3
 800f1ce:	4599      	cmp	r9, r3
 800f1d0:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f1d4:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f1d8:	d133      	bne.n	800f242 <_dtoa_r+0x62a>
 800f1da:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f1de:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f1e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1e6:	dc1a      	bgt.n	800f21e <_dtoa_r+0x606>
 800f1e8:	eeb4 7b46 	vcmp.f64	d7, d6
 800f1ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1f0:	d103      	bne.n	800f1fa <_dtoa_r+0x5e2>
 800f1f2:	ee15 3a10 	vmov	r3, s10
 800f1f6:	07d9      	lsls	r1, r3, #31
 800f1f8:	d411      	bmi.n	800f21e <_dtoa_r+0x606>
 800f1fa:	4629      	mov	r1, r5
 800f1fc:	4630      	mov	r0, r6
 800f1fe:	f000 fadd 	bl	800f7bc <_Bfree>
 800f202:	2300      	movs	r3, #0
 800f204:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f206:	f888 3000 	strb.w	r3, [r8]
 800f20a:	f10b 0301 	add.w	r3, fp, #1
 800f20e:	6013      	str	r3, [r2, #0]
 800f210:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f212:	2b00      	cmp	r3, #0
 800f214:	f43f ad4d 	beq.w	800ecb2 <_dtoa_r+0x9a>
 800f218:	f8c3 8000 	str.w	r8, [r3]
 800f21c:	e549      	b.n	800ecb2 <_dtoa_r+0x9a>
 800f21e:	465f      	mov	r7, fp
 800f220:	4643      	mov	r3, r8
 800f222:	4698      	mov	r8, r3
 800f224:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f228:	2a39      	cmp	r2, #57	; 0x39
 800f22a:	d106      	bne.n	800f23a <_dtoa_r+0x622>
 800f22c:	9a00      	ldr	r2, [sp, #0]
 800f22e:	429a      	cmp	r2, r3
 800f230:	d1f7      	bne.n	800f222 <_dtoa_r+0x60a>
 800f232:	9900      	ldr	r1, [sp, #0]
 800f234:	2230      	movs	r2, #48	; 0x30
 800f236:	3701      	adds	r7, #1
 800f238:	700a      	strb	r2, [r1, #0]
 800f23a:	781a      	ldrb	r2, [r3, #0]
 800f23c:	3201      	adds	r2, #1
 800f23e:	701a      	strb	r2, [r3, #0]
 800f240:	e7ae      	b.n	800f1a0 <_dtoa_r+0x588>
 800f242:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f246:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f24e:	d1b2      	bne.n	800f1b6 <_dtoa_r+0x59e>
 800f250:	e7d3      	b.n	800f1fa <_dtoa_r+0x5e2>
 800f252:	bf00      	nop
 800f254:	08068200 	.word	0x08068200
 800f258:	080681d8 	.word	0x080681d8
 800f25c:	9908      	ldr	r1, [sp, #32]
 800f25e:	2900      	cmp	r1, #0
 800f260:	f000 80d1 	beq.w	800f406 <_dtoa_r+0x7ee>
 800f264:	9907      	ldr	r1, [sp, #28]
 800f266:	2901      	cmp	r1, #1
 800f268:	f300 80b4 	bgt.w	800f3d4 <_dtoa_r+0x7bc>
 800f26c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800f26e:	2900      	cmp	r1, #0
 800f270:	f000 80ac 	beq.w	800f3cc <_dtoa_r+0x7b4>
 800f274:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f278:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f27c:	461c      	mov	r4, r3
 800f27e:	930a      	str	r3, [sp, #40]	; 0x28
 800f280:	9b05      	ldr	r3, [sp, #20]
 800f282:	4413      	add	r3, r2
 800f284:	9305      	str	r3, [sp, #20]
 800f286:	9b06      	ldr	r3, [sp, #24]
 800f288:	2101      	movs	r1, #1
 800f28a:	4413      	add	r3, r2
 800f28c:	4630      	mov	r0, r6
 800f28e:	9306      	str	r3, [sp, #24]
 800f290:	f000 fb50 	bl	800f934 <__i2b>
 800f294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f296:	4607      	mov	r7, r0
 800f298:	f1b8 0f00 	cmp.w	r8, #0
 800f29c:	dd0d      	ble.n	800f2ba <_dtoa_r+0x6a2>
 800f29e:	9a06      	ldr	r2, [sp, #24]
 800f2a0:	2a00      	cmp	r2, #0
 800f2a2:	dd0a      	ble.n	800f2ba <_dtoa_r+0x6a2>
 800f2a4:	4542      	cmp	r2, r8
 800f2a6:	9905      	ldr	r1, [sp, #20]
 800f2a8:	bfa8      	it	ge
 800f2aa:	4642      	movge	r2, r8
 800f2ac:	1a89      	subs	r1, r1, r2
 800f2ae:	9105      	str	r1, [sp, #20]
 800f2b0:	9906      	ldr	r1, [sp, #24]
 800f2b2:	eba8 0802 	sub.w	r8, r8, r2
 800f2b6:	1a8a      	subs	r2, r1, r2
 800f2b8:	9206      	str	r2, [sp, #24]
 800f2ba:	b303      	cbz	r3, 800f2fe <_dtoa_r+0x6e6>
 800f2bc:	9a08      	ldr	r2, [sp, #32]
 800f2be:	2a00      	cmp	r2, #0
 800f2c0:	f000 80a6 	beq.w	800f410 <_dtoa_r+0x7f8>
 800f2c4:	2c00      	cmp	r4, #0
 800f2c6:	dd13      	ble.n	800f2f0 <_dtoa_r+0x6d8>
 800f2c8:	4639      	mov	r1, r7
 800f2ca:	4622      	mov	r2, r4
 800f2cc:	4630      	mov	r0, r6
 800f2ce:	930c      	str	r3, [sp, #48]	; 0x30
 800f2d0:	f000 fbec 	bl	800faac <__pow5mult>
 800f2d4:	462a      	mov	r2, r5
 800f2d6:	4601      	mov	r1, r0
 800f2d8:	4607      	mov	r7, r0
 800f2da:	4630      	mov	r0, r6
 800f2dc:	f000 fb40 	bl	800f960 <__multiply>
 800f2e0:	4629      	mov	r1, r5
 800f2e2:	900a      	str	r0, [sp, #40]	; 0x28
 800f2e4:	4630      	mov	r0, r6
 800f2e6:	f000 fa69 	bl	800f7bc <_Bfree>
 800f2ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f2ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f2ee:	4615      	mov	r5, r2
 800f2f0:	1b1a      	subs	r2, r3, r4
 800f2f2:	d004      	beq.n	800f2fe <_dtoa_r+0x6e6>
 800f2f4:	4629      	mov	r1, r5
 800f2f6:	4630      	mov	r0, r6
 800f2f8:	f000 fbd8 	bl	800faac <__pow5mult>
 800f2fc:	4605      	mov	r5, r0
 800f2fe:	2101      	movs	r1, #1
 800f300:	4630      	mov	r0, r6
 800f302:	f000 fb17 	bl	800f934 <__i2b>
 800f306:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f308:	2b00      	cmp	r3, #0
 800f30a:	4604      	mov	r4, r0
 800f30c:	f340 8082 	ble.w	800f414 <_dtoa_r+0x7fc>
 800f310:	461a      	mov	r2, r3
 800f312:	4601      	mov	r1, r0
 800f314:	4630      	mov	r0, r6
 800f316:	f000 fbc9 	bl	800faac <__pow5mult>
 800f31a:	9b07      	ldr	r3, [sp, #28]
 800f31c:	2b01      	cmp	r3, #1
 800f31e:	4604      	mov	r4, r0
 800f320:	dd7b      	ble.n	800f41a <_dtoa_r+0x802>
 800f322:	2300      	movs	r3, #0
 800f324:	930a      	str	r3, [sp, #40]	; 0x28
 800f326:	6922      	ldr	r2, [r4, #16]
 800f328:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f32c:	6910      	ldr	r0, [r2, #16]
 800f32e:	f000 fab1 	bl	800f894 <__hi0bits>
 800f332:	f1c0 0020 	rsb	r0, r0, #32
 800f336:	9b06      	ldr	r3, [sp, #24]
 800f338:	4418      	add	r0, r3
 800f33a:	f010 001f 	ands.w	r0, r0, #31
 800f33e:	f000 808d 	beq.w	800f45c <_dtoa_r+0x844>
 800f342:	f1c0 0220 	rsb	r2, r0, #32
 800f346:	2a04      	cmp	r2, #4
 800f348:	f340 8086 	ble.w	800f458 <_dtoa_r+0x840>
 800f34c:	f1c0 001c 	rsb	r0, r0, #28
 800f350:	9b05      	ldr	r3, [sp, #20]
 800f352:	4403      	add	r3, r0
 800f354:	9305      	str	r3, [sp, #20]
 800f356:	9b06      	ldr	r3, [sp, #24]
 800f358:	4403      	add	r3, r0
 800f35a:	4480      	add	r8, r0
 800f35c:	9306      	str	r3, [sp, #24]
 800f35e:	9b05      	ldr	r3, [sp, #20]
 800f360:	2b00      	cmp	r3, #0
 800f362:	dd05      	ble.n	800f370 <_dtoa_r+0x758>
 800f364:	4629      	mov	r1, r5
 800f366:	461a      	mov	r2, r3
 800f368:	4630      	mov	r0, r6
 800f36a:	f000 fbf9 	bl	800fb60 <__lshift>
 800f36e:	4605      	mov	r5, r0
 800f370:	9b06      	ldr	r3, [sp, #24]
 800f372:	2b00      	cmp	r3, #0
 800f374:	dd05      	ble.n	800f382 <_dtoa_r+0x76a>
 800f376:	4621      	mov	r1, r4
 800f378:	461a      	mov	r2, r3
 800f37a:	4630      	mov	r0, r6
 800f37c:	f000 fbf0 	bl	800fb60 <__lshift>
 800f380:	4604      	mov	r4, r0
 800f382:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f384:	2b00      	cmp	r3, #0
 800f386:	d06b      	beq.n	800f460 <_dtoa_r+0x848>
 800f388:	4621      	mov	r1, r4
 800f38a:	4628      	mov	r0, r5
 800f38c:	f000 fc54 	bl	800fc38 <__mcmp>
 800f390:	2800      	cmp	r0, #0
 800f392:	da65      	bge.n	800f460 <_dtoa_r+0x848>
 800f394:	2300      	movs	r3, #0
 800f396:	4629      	mov	r1, r5
 800f398:	220a      	movs	r2, #10
 800f39a:	4630      	mov	r0, r6
 800f39c:	f000 fa30 	bl	800f800 <__multadd>
 800f3a0:	9b08      	ldr	r3, [sp, #32]
 800f3a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f3a6:	4605      	mov	r5, r0
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	f000 8192 	beq.w	800f6d2 <_dtoa_r+0xaba>
 800f3ae:	4639      	mov	r1, r7
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	220a      	movs	r2, #10
 800f3b4:	4630      	mov	r0, r6
 800f3b6:	f000 fa23 	bl	800f800 <__multadd>
 800f3ba:	f1ba 0f00 	cmp.w	sl, #0
 800f3be:	4607      	mov	r7, r0
 800f3c0:	f300 808e 	bgt.w	800f4e0 <_dtoa_r+0x8c8>
 800f3c4:	9b07      	ldr	r3, [sp, #28]
 800f3c6:	2b02      	cmp	r3, #2
 800f3c8:	dc51      	bgt.n	800f46e <_dtoa_r+0x856>
 800f3ca:	e089      	b.n	800f4e0 <_dtoa_r+0x8c8>
 800f3cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f3ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f3d2:	e751      	b.n	800f278 <_dtoa_r+0x660>
 800f3d4:	f109 34ff 	add.w	r4, r9, #4294967295
 800f3d8:	42a3      	cmp	r3, r4
 800f3da:	bfbf      	itttt	lt
 800f3dc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800f3de:	1ae3      	sublt	r3, r4, r3
 800f3e0:	18d2      	addlt	r2, r2, r3
 800f3e2:	4613      	movlt	r3, r2
 800f3e4:	bfb7      	itett	lt
 800f3e6:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f3e8:	1b1c      	subge	r4, r3, r4
 800f3ea:	4623      	movlt	r3, r4
 800f3ec:	2400      	movlt	r4, #0
 800f3ee:	f1b9 0f00 	cmp.w	r9, #0
 800f3f2:	bfb5      	itete	lt
 800f3f4:	9a05      	ldrlt	r2, [sp, #20]
 800f3f6:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800f3fa:	eba2 0809 	sublt.w	r8, r2, r9
 800f3fe:	464a      	movge	r2, r9
 800f400:	bfb8      	it	lt
 800f402:	2200      	movlt	r2, #0
 800f404:	e73b      	b.n	800f27e <_dtoa_r+0x666>
 800f406:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f40a:	9f08      	ldr	r7, [sp, #32]
 800f40c:	461c      	mov	r4, r3
 800f40e:	e743      	b.n	800f298 <_dtoa_r+0x680>
 800f410:	461a      	mov	r2, r3
 800f412:	e76f      	b.n	800f2f4 <_dtoa_r+0x6dc>
 800f414:	9b07      	ldr	r3, [sp, #28]
 800f416:	2b01      	cmp	r3, #1
 800f418:	dc18      	bgt.n	800f44c <_dtoa_r+0x834>
 800f41a:	9b02      	ldr	r3, [sp, #8]
 800f41c:	b9b3      	cbnz	r3, 800f44c <_dtoa_r+0x834>
 800f41e:	9b03      	ldr	r3, [sp, #12]
 800f420:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f424:	b9a2      	cbnz	r2, 800f450 <_dtoa_r+0x838>
 800f426:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800f42a:	0d12      	lsrs	r2, r2, #20
 800f42c:	0512      	lsls	r2, r2, #20
 800f42e:	b18a      	cbz	r2, 800f454 <_dtoa_r+0x83c>
 800f430:	9b05      	ldr	r3, [sp, #20]
 800f432:	3301      	adds	r3, #1
 800f434:	9305      	str	r3, [sp, #20]
 800f436:	9b06      	ldr	r3, [sp, #24]
 800f438:	3301      	adds	r3, #1
 800f43a:	9306      	str	r3, [sp, #24]
 800f43c:	2301      	movs	r3, #1
 800f43e:	930a      	str	r3, [sp, #40]	; 0x28
 800f440:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f442:	2b00      	cmp	r3, #0
 800f444:	f47f af6f 	bne.w	800f326 <_dtoa_r+0x70e>
 800f448:	2001      	movs	r0, #1
 800f44a:	e774      	b.n	800f336 <_dtoa_r+0x71e>
 800f44c:	2300      	movs	r3, #0
 800f44e:	e7f6      	b.n	800f43e <_dtoa_r+0x826>
 800f450:	9b02      	ldr	r3, [sp, #8]
 800f452:	e7f4      	b.n	800f43e <_dtoa_r+0x826>
 800f454:	920a      	str	r2, [sp, #40]	; 0x28
 800f456:	e7f3      	b.n	800f440 <_dtoa_r+0x828>
 800f458:	d081      	beq.n	800f35e <_dtoa_r+0x746>
 800f45a:	4610      	mov	r0, r2
 800f45c:	301c      	adds	r0, #28
 800f45e:	e777      	b.n	800f350 <_dtoa_r+0x738>
 800f460:	f1b9 0f00 	cmp.w	r9, #0
 800f464:	dc37      	bgt.n	800f4d6 <_dtoa_r+0x8be>
 800f466:	9b07      	ldr	r3, [sp, #28]
 800f468:	2b02      	cmp	r3, #2
 800f46a:	dd34      	ble.n	800f4d6 <_dtoa_r+0x8be>
 800f46c:	46ca      	mov	sl, r9
 800f46e:	f1ba 0f00 	cmp.w	sl, #0
 800f472:	d10d      	bne.n	800f490 <_dtoa_r+0x878>
 800f474:	4621      	mov	r1, r4
 800f476:	4653      	mov	r3, sl
 800f478:	2205      	movs	r2, #5
 800f47a:	4630      	mov	r0, r6
 800f47c:	f000 f9c0 	bl	800f800 <__multadd>
 800f480:	4601      	mov	r1, r0
 800f482:	4604      	mov	r4, r0
 800f484:	4628      	mov	r0, r5
 800f486:	f000 fbd7 	bl	800fc38 <__mcmp>
 800f48a:	2800      	cmp	r0, #0
 800f48c:	f73f adde 	bgt.w	800f04c <_dtoa_r+0x434>
 800f490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f492:	f8dd 8000 	ldr.w	r8, [sp]
 800f496:	ea6f 0b03 	mvn.w	fp, r3
 800f49a:	f04f 0900 	mov.w	r9, #0
 800f49e:	4621      	mov	r1, r4
 800f4a0:	4630      	mov	r0, r6
 800f4a2:	f000 f98b 	bl	800f7bc <_Bfree>
 800f4a6:	2f00      	cmp	r7, #0
 800f4a8:	f43f aea7 	beq.w	800f1fa <_dtoa_r+0x5e2>
 800f4ac:	f1b9 0f00 	cmp.w	r9, #0
 800f4b0:	d005      	beq.n	800f4be <_dtoa_r+0x8a6>
 800f4b2:	45b9      	cmp	r9, r7
 800f4b4:	d003      	beq.n	800f4be <_dtoa_r+0x8a6>
 800f4b6:	4649      	mov	r1, r9
 800f4b8:	4630      	mov	r0, r6
 800f4ba:	f000 f97f 	bl	800f7bc <_Bfree>
 800f4be:	4639      	mov	r1, r7
 800f4c0:	4630      	mov	r0, r6
 800f4c2:	f000 f97b 	bl	800f7bc <_Bfree>
 800f4c6:	e698      	b.n	800f1fa <_dtoa_r+0x5e2>
 800f4c8:	2400      	movs	r4, #0
 800f4ca:	4627      	mov	r7, r4
 800f4cc:	e7e0      	b.n	800f490 <_dtoa_r+0x878>
 800f4ce:	46bb      	mov	fp, r7
 800f4d0:	4604      	mov	r4, r0
 800f4d2:	4607      	mov	r7, r0
 800f4d4:	e5ba      	b.n	800f04c <_dtoa_r+0x434>
 800f4d6:	9b08      	ldr	r3, [sp, #32]
 800f4d8:	46ca      	mov	sl, r9
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	f000 8100 	beq.w	800f6e0 <_dtoa_r+0xac8>
 800f4e0:	f1b8 0f00 	cmp.w	r8, #0
 800f4e4:	dd05      	ble.n	800f4f2 <_dtoa_r+0x8da>
 800f4e6:	4639      	mov	r1, r7
 800f4e8:	4642      	mov	r2, r8
 800f4ea:	4630      	mov	r0, r6
 800f4ec:	f000 fb38 	bl	800fb60 <__lshift>
 800f4f0:	4607      	mov	r7, r0
 800f4f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d05d      	beq.n	800f5b4 <_dtoa_r+0x99c>
 800f4f8:	6879      	ldr	r1, [r7, #4]
 800f4fa:	4630      	mov	r0, r6
 800f4fc:	f000 f91e 	bl	800f73c <_Balloc>
 800f500:	4680      	mov	r8, r0
 800f502:	b928      	cbnz	r0, 800f510 <_dtoa_r+0x8f8>
 800f504:	4b82      	ldr	r3, [pc, #520]	; (800f710 <_dtoa_r+0xaf8>)
 800f506:	4602      	mov	r2, r0
 800f508:	f240 21ea 	movw	r1, #746	; 0x2ea
 800f50c:	f7ff bb9a 	b.w	800ec44 <_dtoa_r+0x2c>
 800f510:	693a      	ldr	r2, [r7, #16]
 800f512:	3202      	adds	r2, #2
 800f514:	0092      	lsls	r2, r2, #2
 800f516:	f107 010c 	add.w	r1, r7, #12
 800f51a:	300c      	adds	r0, #12
 800f51c:	f7fe fdba 	bl	800e094 <memcpy>
 800f520:	2201      	movs	r2, #1
 800f522:	4641      	mov	r1, r8
 800f524:	4630      	mov	r0, r6
 800f526:	f000 fb1b 	bl	800fb60 <__lshift>
 800f52a:	9b00      	ldr	r3, [sp, #0]
 800f52c:	3301      	adds	r3, #1
 800f52e:	9305      	str	r3, [sp, #20]
 800f530:	9b00      	ldr	r3, [sp, #0]
 800f532:	4453      	add	r3, sl
 800f534:	9309      	str	r3, [sp, #36]	; 0x24
 800f536:	9b02      	ldr	r3, [sp, #8]
 800f538:	f003 0301 	and.w	r3, r3, #1
 800f53c:	46b9      	mov	r9, r7
 800f53e:	9308      	str	r3, [sp, #32]
 800f540:	4607      	mov	r7, r0
 800f542:	9b05      	ldr	r3, [sp, #20]
 800f544:	4621      	mov	r1, r4
 800f546:	3b01      	subs	r3, #1
 800f548:	4628      	mov	r0, r5
 800f54a:	9302      	str	r3, [sp, #8]
 800f54c:	f7ff fad6 	bl	800eafc <quorem>
 800f550:	4603      	mov	r3, r0
 800f552:	3330      	adds	r3, #48	; 0x30
 800f554:	9006      	str	r0, [sp, #24]
 800f556:	4649      	mov	r1, r9
 800f558:	4628      	mov	r0, r5
 800f55a:	930a      	str	r3, [sp, #40]	; 0x28
 800f55c:	f000 fb6c 	bl	800fc38 <__mcmp>
 800f560:	463a      	mov	r2, r7
 800f562:	4682      	mov	sl, r0
 800f564:	4621      	mov	r1, r4
 800f566:	4630      	mov	r0, r6
 800f568:	f000 fb82 	bl	800fc70 <__mdiff>
 800f56c:	68c2      	ldr	r2, [r0, #12]
 800f56e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f570:	4680      	mov	r8, r0
 800f572:	bb0a      	cbnz	r2, 800f5b8 <_dtoa_r+0x9a0>
 800f574:	4601      	mov	r1, r0
 800f576:	4628      	mov	r0, r5
 800f578:	f000 fb5e 	bl	800fc38 <__mcmp>
 800f57c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f57e:	4602      	mov	r2, r0
 800f580:	4641      	mov	r1, r8
 800f582:	4630      	mov	r0, r6
 800f584:	920e      	str	r2, [sp, #56]	; 0x38
 800f586:	930a      	str	r3, [sp, #40]	; 0x28
 800f588:	f000 f918 	bl	800f7bc <_Bfree>
 800f58c:	9b07      	ldr	r3, [sp, #28]
 800f58e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f590:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f594:	ea43 0102 	orr.w	r1, r3, r2
 800f598:	9b08      	ldr	r3, [sp, #32]
 800f59a:	430b      	orrs	r3, r1
 800f59c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f59e:	d10d      	bne.n	800f5bc <_dtoa_r+0x9a4>
 800f5a0:	2b39      	cmp	r3, #57	; 0x39
 800f5a2:	d029      	beq.n	800f5f8 <_dtoa_r+0x9e0>
 800f5a4:	f1ba 0f00 	cmp.w	sl, #0
 800f5a8:	dd01      	ble.n	800f5ae <_dtoa_r+0x996>
 800f5aa:	9b06      	ldr	r3, [sp, #24]
 800f5ac:	3331      	adds	r3, #49	; 0x31
 800f5ae:	9a02      	ldr	r2, [sp, #8]
 800f5b0:	7013      	strb	r3, [r2, #0]
 800f5b2:	e774      	b.n	800f49e <_dtoa_r+0x886>
 800f5b4:	4638      	mov	r0, r7
 800f5b6:	e7b8      	b.n	800f52a <_dtoa_r+0x912>
 800f5b8:	2201      	movs	r2, #1
 800f5ba:	e7e1      	b.n	800f580 <_dtoa_r+0x968>
 800f5bc:	f1ba 0f00 	cmp.w	sl, #0
 800f5c0:	db06      	blt.n	800f5d0 <_dtoa_r+0x9b8>
 800f5c2:	9907      	ldr	r1, [sp, #28]
 800f5c4:	ea41 0a0a 	orr.w	sl, r1, sl
 800f5c8:	9908      	ldr	r1, [sp, #32]
 800f5ca:	ea5a 0101 	orrs.w	r1, sl, r1
 800f5ce:	d120      	bne.n	800f612 <_dtoa_r+0x9fa>
 800f5d0:	2a00      	cmp	r2, #0
 800f5d2:	ddec      	ble.n	800f5ae <_dtoa_r+0x996>
 800f5d4:	4629      	mov	r1, r5
 800f5d6:	2201      	movs	r2, #1
 800f5d8:	4630      	mov	r0, r6
 800f5da:	9305      	str	r3, [sp, #20]
 800f5dc:	f000 fac0 	bl	800fb60 <__lshift>
 800f5e0:	4621      	mov	r1, r4
 800f5e2:	4605      	mov	r5, r0
 800f5e4:	f000 fb28 	bl	800fc38 <__mcmp>
 800f5e8:	2800      	cmp	r0, #0
 800f5ea:	9b05      	ldr	r3, [sp, #20]
 800f5ec:	dc02      	bgt.n	800f5f4 <_dtoa_r+0x9dc>
 800f5ee:	d1de      	bne.n	800f5ae <_dtoa_r+0x996>
 800f5f0:	07da      	lsls	r2, r3, #31
 800f5f2:	d5dc      	bpl.n	800f5ae <_dtoa_r+0x996>
 800f5f4:	2b39      	cmp	r3, #57	; 0x39
 800f5f6:	d1d8      	bne.n	800f5aa <_dtoa_r+0x992>
 800f5f8:	9a02      	ldr	r2, [sp, #8]
 800f5fa:	2339      	movs	r3, #57	; 0x39
 800f5fc:	7013      	strb	r3, [r2, #0]
 800f5fe:	4643      	mov	r3, r8
 800f600:	4698      	mov	r8, r3
 800f602:	3b01      	subs	r3, #1
 800f604:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800f608:	2a39      	cmp	r2, #57	; 0x39
 800f60a:	d051      	beq.n	800f6b0 <_dtoa_r+0xa98>
 800f60c:	3201      	adds	r2, #1
 800f60e:	701a      	strb	r2, [r3, #0]
 800f610:	e745      	b.n	800f49e <_dtoa_r+0x886>
 800f612:	2a00      	cmp	r2, #0
 800f614:	dd03      	ble.n	800f61e <_dtoa_r+0xa06>
 800f616:	2b39      	cmp	r3, #57	; 0x39
 800f618:	d0ee      	beq.n	800f5f8 <_dtoa_r+0x9e0>
 800f61a:	3301      	adds	r3, #1
 800f61c:	e7c7      	b.n	800f5ae <_dtoa_r+0x996>
 800f61e:	9a05      	ldr	r2, [sp, #20]
 800f620:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f622:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f626:	428a      	cmp	r2, r1
 800f628:	d02b      	beq.n	800f682 <_dtoa_r+0xa6a>
 800f62a:	4629      	mov	r1, r5
 800f62c:	2300      	movs	r3, #0
 800f62e:	220a      	movs	r2, #10
 800f630:	4630      	mov	r0, r6
 800f632:	f000 f8e5 	bl	800f800 <__multadd>
 800f636:	45b9      	cmp	r9, r7
 800f638:	4605      	mov	r5, r0
 800f63a:	f04f 0300 	mov.w	r3, #0
 800f63e:	f04f 020a 	mov.w	r2, #10
 800f642:	4649      	mov	r1, r9
 800f644:	4630      	mov	r0, r6
 800f646:	d107      	bne.n	800f658 <_dtoa_r+0xa40>
 800f648:	f000 f8da 	bl	800f800 <__multadd>
 800f64c:	4681      	mov	r9, r0
 800f64e:	4607      	mov	r7, r0
 800f650:	9b05      	ldr	r3, [sp, #20]
 800f652:	3301      	adds	r3, #1
 800f654:	9305      	str	r3, [sp, #20]
 800f656:	e774      	b.n	800f542 <_dtoa_r+0x92a>
 800f658:	f000 f8d2 	bl	800f800 <__multadd>
 800f65c:	4639      	mov	r1, r7
 800f65e:	4681      	mov	r9, r0
 800f660:	2300      	movs	r3, #0
 800f662:	220a      	movs	r2, #10
 800f664:	4630      	mov	r0, r6
 800f666:	f000 f8cb 	bl	800f800 <__multadd>
 800f66a:	4607      	mov	r7, r0
 800f66c:	e7f0      	b.n	800f650 <_dtoa_r+0xa38>
 800f66e:	f1ba 0f00 	cmp.w	sl, #0
 800f672:	9a00      	ldr	r2, [sp, #0]
 800f674:	bfcc      	ite	gt
 800f676:	46d0      	movgt	r8, sl
 800f678:	f04f 0801 	movle.w	r8, #1
 800f67c:	4490      	add	r8, r2
 800f67e:	f04f 0900 	mov.w	r9, #0
 800f682:	4629      	mov	r1, r5
 800f684:	2201      	movs	r2, #1
 800f686:	4630      	mov	r0, r6
 800f688:	9302      	str	r3, [sp, #8]
 800f68a:	f000 fa69 	bl	800fb60 <__lshift>
 800f68e:	4621      	mov	r1, r4
 800f690:	4605      	mov	r5, r0
 800f692:	f000 fad1 	bl	800fc38 <__mcmp>
 800f696:	2800      	cmp	r0, #0
 800f698:	dcb1      	bgt.n	800f5fe <_dtoa_r+0x9e6>
 800f69a:	d102      	bne.n	800f6a2 <_dtoa_r+0xa8a>
 800f69c:	9b02      	ldr	r3, [sp, #8]
 800f69e:	07db      	lsls	r3, r3, #31
 800f6a0:	d4ad      	bmi.n	800f5fe <_dtoa_r+0x9e6>
 800f6a2:	4643      	mov	r3, r8
 800f6a4:	4698      	mov	r8, r3
 800f6a6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6aa:	2a30      	cmp	r2, #48	; 0x30
 800f6ac:	d0fa      	beq.n	800f6a4 <_dtoa_r+0xa8c>
 800f6ae:	e6f6      	b.n	800f49e <_dtoa_r+0x886>
 800f6b0:	9a00      	ldr	r2, [sp, #0]
 800f6b2:	429a      	cmp	r2, r3
 800f6b4:	d1a4      	bne.n	800f600 <_dtoa_r+0x9e8>
 800f6b6:	f10b 0b01 	add.w	fp, fp, #1
 800f6ba:	2331      	movs	r3, #49	; 0x31
 800f6bc:	e778      	b.n	800f5b0 <_dtoa_r+0x998>
 800f6be:	4b15      	ldr	r3, [pc, #84]	; (800f714 <_dtoa_r+0xafc>)
 800f6c0:	f7ff bb12 	b.w	800ece8 <_dtoa_r+0xd0>
 800f6c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	f47f aaee 	bne.w	800eca8 <_dtoa_r+0x90>
 800f6cc:	4b12      	ldr	r3, [pc, #72]	; (800f718 <_dtoa_r+0xb00>)
 800f6ce:	f7ff bb0b 	b.w	800ece8 <_dtoa_r+0xd0>
 800f6d2:	f1ba 0f00 	cmp.w	sl, #0
 800f6d6:	dc03      	bgt.n	800f6e0 <_dtoa_r+0xac8>
 800f6d8:	9b07      	ldr	r3, [sp, #28]
 800f6da:	2b02      	cmp	r3, #2
 800f6dc:	f73f aec7 	bgt.w	800f46e <_dtoa_r+0x856>
 800f6e0:	f8dd 8000 	ldr.w	r8, [sp]
 800f6e4:	4621      	mov	r1, r4
 800f6e6:	4628      	mov	r0, r5
 800f6e8:	f7ff fa08 	bl	800eafc <quorem>
 800f6ec:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800f6f0:	f808 3b01 	strb.w	r3, [r8], #1
 800f6f4:	9a00      	ldr	r2, [sp, #0]
 800f6f6:	eba8 0202 	sub.w	r2, r8, r2
 800f6fa:	4592      	cmp	sl, r2
 800f6fc:	ddb7      	ble.n	800f66e <_dtoa_r+0xa56>
 800f6fe:	4629      	mov	r1, r5
 800f700:	2300      	movs	r3, #0
 800f702:	220a      	movs	r2, #10
 800f704:	4630      	mov	r0, r6
 800f706:	f000 f87b 	bl	800f800 <__multadd>
 800f70a:	4605      	mov	r5, r0
 800f70c:	e7ea      	b.n	800f6e4 <_dtoa_r+0xacc>
 800f70e:	bf00      	nop
 800f710:	08068163 	.word	0x08068163
 800f714:	080680bc 	.word	0x080680bc
 800f718:	080680e0 	.word	0x080680e0

0800f71c <_localeconv_r>:
 800f71c:	4800      	ldr	r0, [pc, #0]	; (800f720 <_localeconv_r+0x4>)
 800f71e:	4770      	bx	lr
 800f720:	24001910 	.word	0x24001910

0800f724 <__malloc_lock>:
 800f724:	4801      	ldr	r0, [pc, #4]	; (800f72c <__malloc_lock+0x8>)
 800f726:	f000 bd48 	b.w	80101ba <__retarget_lock_acquire_recursive>
 800f72a:	bf00      	nop
 800f72c:	24016710 	.word	0x24016710

0800f730 <__malloc_unlock>:
 800f730:	4801      	ldr	r0, [pc, #4]	; (800f738 <__malloc_unlock+0x8>)
 800f732:	f000 bd43 	b.w	80101bc <__retarget_lock_release_recursive>
 800f736:	bf00      	nop
 800f738:	24016710 	.word	0x24016710

0800f73c <_Balloc>:
 800f73c:	b570      	push	{r4, r5, r6, lr}
 800f73e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f740:	4604      	mov	r4, r0
 800f742:	460d      	mov	r5, r1
 800f744:	b976      	cbnz	r6, 800f764 <_Balloc+0x28>
 800f746:	2010      	movs	r0, #16
 800f748:	f7fe fc9c 	bl	800e084 <malloc>
 800f74c:	4602      	mov	r2, r0
 800f74e:	6260      	str	r0, [r4, #36]	; 0x24
 800f750:	b920      	cbnz	r0, 800f75c <_Balloc+0x20>
 800f752:	4b18      	ldr	r3, [pc, #96]	; (800f7b4 <_Balloc+0x78>)
 800f754:	4818      	ldr	r0, [pc, #96]	; (800f7b8 <_Balloc+0x7c>)
 800f756:	2166      	movs	r1, #102	; 0x66
 800f758:	f000 fcfe 	bl	8010158 <__assert_func>
 800f75c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f760:	6006      	str	r6, [r0, #0]
 800f762:	60c6      	str	r6, [r0, #12]
 800f764:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f766:	68f3      	ldr	r3, [r6, #12]
 800f768:	b183      	cbz	r3, 800f78c <_Balloc+0x50>
 800f76a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f76c:	68db      	ldr	r3, [r3, #12]
 800f76e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f772:	b9b8      	cbnz	r0, 800f7a4 <_Balloc+0x68>
 800f774:	2101      	movs	r1, #1
 800f776:	fa01 f605 	lsl.w	r6, r1, r5
 800f77a:	1d72      	adds	r2, r6, #5
 800f77c:	0092      	lsls	r2, r2, #2
 800f77e:	4620      	mov	r0, r4
 800f780:	f000 fb5a 	bl	800fe38 <_calloc_r>
 800f784:	b160      	cbz	r0, 800f7a0 <_Balloc+0x64>
 800f786:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f78a:	e00e      	b.n	800f7aa <_Balloc+0x6e>
 800f78c:	2221      	movs	r2, #33	; 0x21
 800f78e:	2104      	movs	r1, #4
 800f790:	4620      	mov	r0, r4
 800f792:	f000 fb51 	bl	800fe38 <_calloc_r>
 800f796:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f798:	60f0      	str	r0, [r6, #12]
 800f79a:	68db      	ldr	r3, [r3, #12]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d1e4      	bne.n	800f76a <_Balloc+0x2e>
 800f7a0:	2000      	movs	r0, #0
 800f7a2:	bd70      	pop	{r4, r5, r6, pc}
 800f7a4:	6802      	ldr	r2, [r0, #0]
 800f7a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7aa:	2300      	movs	r3, #0
 800f7ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f7b0:	e7f7      	b.n	800f7a2 <_Balloc+0x66>
 800f7b2:	bf00      	nop
 800f7b4:	080680ed 	.word	0x080680ed
 800f7b8:	08068174 	.word	0x08068174

0800f7bc <_Bfree>:
 800f7bc:	b570      	push	{r4, r5, r6, lr}
 800f7be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f7c0:	4605      	mov	r5, r0
 800f7c2:	460c      	mov	r4, r1
 800f7c4:	b976      	cbnz	r6, 800f7e4 <_Bfree+0x28>
 800f7c6:	2010      	movs	r0, #16
 800f7c8:	f7fe fc5c 	bl	800e084 <malloc>
 800f7cc:	4602      	mov	r2, r0
 800f7ce:	6268      	str	r0, [r5, #36]	; 0x24
 800f7d0:	b920      	cbnz	r0, 800f7dc <_Bfree+0x20>
 800f7d2:	4b09      	ldr	r3, [pc, #36]	; (800f7f8 <_Bfree+0x3c>)
 800f7d4:	4809      	ldr	r0, [pc, #36]	; (800f7fc <_Bfree+0x40>)
 800f7d6:	218a      	movs	r1, #138	; 0x8a
 800f7d8:	f000 fcbe 	bl	8010158 <__assert_func>
 800f7dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f7e0:	6006      	str	r6, [r0, #0]
 800f7e2:	60c6      	str	r6, [r0, #12]
 800f7e4:	b13c      	cbz	r4, 800f7f6 <_Bfree+0x3a>
 800f7e6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f7e8:	6862      	ldr	r2, [r4, #4]
 800f7ea:	68db      	ldr	r3, [r3, #12]
 800f7ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f7f0:	6021      	str	r1, [r4, #0]
 800f7f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f7f6:	bd70      	pop	{r4, r5, r6, pc}
 800f7f8:	080680ed 	.word	0x080680ed
 800f7fc:	08068174 	.word	0x08068174

0800f800 <__multadd>:
 800f800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f804:	690e      	ldr	r6, [r1, #16]
 800f806:	4607      	mov	r7, r0
 800f808:	4698      	mov	r8, r3
 800f80a:	460c      	mov	r4, r1
 800f80c:	f101 0014 	add.w	r0, r1, #20
 800f810:	2300      	movs	r3, #0
 800f812:	6805      	ldr	r5, [r0, #0]
 800f814:	b2a9      	uxth	r1, r5
 800f816:	fb02 8101 	mla	r1, r2, r1, r8
 800f81a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f81e:	0c2d      	lsrs	r5, r5, #16
 800f820:	fb02 c505 	mla	r5, r2, r5, ip
 800f824:	b289      	uxth	r1, r1
 800f826:	3301      	adds	r3, #1
 800f828:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f82c:	429e      	cmp	r6, r3
 800f82e:	f840 1b04 	str.w	r1, [r0], #4
 800f832:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f836:	dcec      	bgt.n	800f812 <__multadd+0x12>
 800f838:	f1b8 0f00 	cmp.w	r8, #0
 800f83c:	d022      	beq.n	800f884 <__multadd+0x84>
 800f83e:	68a3      	ldr	r3, [r4, #8]
 800f840:	42b3      	cmp	r3, r6
 800f842:	dc19      	bgt.n	800f878 <__multadd+0x78>
 800f844:	6861      	ldr	r1, [r4, #4]
 800f846:	4638      	mov	r0, r7
 800f848:	3101      	adds	r1, #1
 800f84a:	f7ff ff77 	bl	800f73c <_Balloc>
 800f84e:	4605      	mov	r5, r0
 800f850:	b928      	cbnz	r0, 800f85e <__multadd+0x5e>
 800f852:	4602      	mov	r2, r0
 800f854:	4b0d      	ldr	r3, [pc, #52]	; (800f88c <__multadd+0x8c>)
 800f856:	480e      	ldr	r0, [pc, #56]	; (800f890 <__multadd+0x90>)
 800f858:	21b5      	movs	r1, #181	; 0xb5
 800f85a:	f000 fc7d 	bl	8010158 <__assert_func>
 800f85e:	6922      	ldr	r2, [r4, #16]
 800f860:	3202      	adds	r2, #2
 800f862:	f104 010c 	add.w	r1, r4, #12
 800f866:	0092      	lsls	r2, r2, #2
 800f868:	300c      	adds	r0, #12
 800f86a:	f7fe fc13 	bl	800e094 <memcpy>
 800f86e:	4621      	mov	r1, r4
 800f870:	4638      	mov	r0, r7
 800f872:	f7ff ffa3 	bl	800f7bc <_Bfree>
 800f876:	462c      	mov	r4, r5
 800f878:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f87c:	3601      	adds	r6, #1
 800f87e:	f8c3 8014 	str.w	r8, [r3, #20]
 800f882:	6126      	str	r6, [r4, #16]
 800f884:	4620      	mov	r0, r4
 800f886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f88a:	bf00      	nop
 800f88c:	08068163 	.word	0x08068163
 800f890:	08068174 	.word	0x08068174

0800f894 <__hi0bits>:
 800f894:	0c03      	lsrs	r3, r0, #16
 800f896:	041b      	lsls	r3, r3, #16
 800f898:	b9d3      	cbnz	r3, 800f8d0 <__hi0bits+0x3c>
 800f89a:	0400      	lsls	r0, r0, #16
 800f89c:	2310      	movs	r3, #16
 800f89e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f8a2:	bf04      	itt	eq
 800f8a4:	0200      	lsleq	r0, r0, #8
 800f8a6:	3308      	addeq	r3, #8
 800f8a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f8ac:	bf04      	itt	eq
 800f8ae:	0100      	lsleq	r0, r0, #4
 800f8b0:	3304      	addeq	r3, #4
 800f8b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f8b6:	bf04      	itt	eq
 800f8b8:	0080      	lsleq	r0, r0, #2
 800f8ba:	3302      	addeq	r3, #2
 800f8bc:	2800      	cmp	r0, #0
 800f8be:	db05      	blt.n	800f8cc <__hi0bits+0x38>
 800f8c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f8c4:	f103 0301 	add.w	r3, r3, #1
 800f8c8:	bf08      	it	eq
 800f8ca:	2320      	moveq	r3, #32
 800f8cc:	4618      	mov	r0, r3
 800f8ce:	4770      	bx	lr
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	e7e4      	b.n	800f89e <__hi0bits+0xa>

0800f8d4 <__lo0bits>:
 800f8d4:	6803      	ldr	r3, [r0, #0]
 800f8d6:	f013 0207 	ands.w	r2, r3, #7
 800f8da:	4601      	mov	r1, r0
 800f8dc:	d00b      	beq.n	800f8f6 <__lo0bits+0x22>
 800f8de:	07da      	lsls	r2, r3, #31
 800f8e0:	d424      	bmi.n	800f92c <__lo0bits+0x58>
 800f8e2:	0798      	lsls	r0, r3, #30
 800f8e4:	bf49      	itett	mi
 800f8e6:	085b      	lsrmi	r3, r3, #1
 800f8e8:	089b      	lsrpl	r3, r3, #2
 800f8ea:	2001      	movmi	r0, #1
 800f8ec:	600b      	strmi	r3, [r1, #0]
 800f8ee:	bf5c      	itt	pl
 800f8f0:	600b      	strpl	r3, [r1, #0]
 800f8f2:	2002      	movpl	r0, #2
 800f8f4:	4770      	bx	lr
 800f8f6:	b298      	uxth	r0, r3
 800f8f8:	b9b0      	cbnz	r0, 800f928 <__lo0bits+0x54>
 800f8fa:	0c1b      	lsrs	r3, r3, #16
 800f8fc:	2010      	movs	r0, #16
 800f8fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f902:	bf04      	itt	eq
 800f904:	0a1b      	lsreq	r3, r3, #8
 800f906:	3008      	addeq	r0, #8
 800f908:	071a      	lsls	r2, r3, #28
 800f90a:	bf04      	itt	eq
 800f90c:	091b      	lsreq	r3, r3, #4
 800f90e:	3004      	addeq	r0, #4
 800f910:	079a      	lsls	r2, r3, #30
 800f912:	bf04      	itt	eq
 800f914:	089b      	lsreq	r3, r3, #2
 800f916:	3002      	addeq	r0, #2
 800f918:	07da      	lsls	r2, r3, #31
 800f91a:	d403      	bmi.n	800f924 <__lo0bits+0x50>
 800f91c:	085b      	lsrs	r3, r3, #1
 800f91e:	f100 0001 	add.w	r0, r0, #1
 800f922:	d005      	beq.n	800f930 <__lo0bits+0x5c>
 800f924:	600b      	str	r3, [r1, #0]
 800f926:	4770      	bx	lr
 800f928:	4610      	mov	r0, r2
 800f92a:	e7e8      	b.n	800f8fe <__lo0bits+0x2a>
 800f92c:	2000      	movs	r0, #0
 800f92e:	4770      	bx	lr
 800f930:	2020      	movs	r0, #32
 800f932:	4770      	bx	lr

0800f934 <__i2b>:
 800f934:	b510      	push	{r4, lr}
 800f936:	460c      	mov	r4, r1
 800f938:	2101      	movs	r1, #1
 800f93a:	f7ff feff 	bl	800f73c <_Balloc>
 800f93e:	4602      	mov	r2, r0
 800f940:	b928      	cbnz	r0, 800f94e <__i2b+0x1a>
 800f942:	4b05      	ldr	r3, [pc, #20]	; (800f958 <__i2b+0x24>)
 800f944:	4805      	ldr	r0, [pc, #20]	; (800f95c <__i2b+0x28>)
 800f946:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f94a:	f000 fc05 	bl	8010158 <__assert_func>
 800f94e:	2301      	movs	r3, #1
 800f950:	6144      	str	r4, [r0, #20]
 800f952:	6103      	str	r3, [r0, #16]
 800f954:	bd10      	pop	{r4, pc}
 800f956:	bf00      	nop
 800f958:	08068163 	.word	0x08068163
 800f95c:	08068174 	.word	0x08068174

0800f960 <__multiply>:
 800f960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f964:	4614      	mov	r4, r2
 800f966:	690a      	ldr	r2, [r1, #16]
 800f968:	6923      	ldr	r3, [r4, #16]
 800f96a:	429a      	cmp	r2, r3
 800f96c:	bfb8      	it	lt
 800f96e:	460b      	movlt	r3, r1
 800f970:	460d      	mov	r5, r1
 800f972:	bfbc      	itt	lt
 800f974:	4625      	movlt	r5, r4
 800f976:	461c      	movlt	r4, r3
 800f978:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f97c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f980:	68ab      	ldr	r3, [r5, #8]
 800f982:	6869      	ldr	r1, [r5, #4]
 800f984:	eb0a 0709 	add.w	r7, sl, r9
 800f988:	42bb      	cmp	r3, r7
 800f98a:	b085      	sub	sp, #20
 800f98c:	bfb8      	it	lt
 800f98e:	3101      	addlt	r1, #1
 800f990:	f7ff fed4 	bl	800f73c <_Balloc>
 800f994:	b930      	cbnz	r0, 800f9a4 <__multiply+0x44>
 800f996:	4602      	mov	r2, r0
 800f998:	4b42      	ldr	r3, [pc, #264]	; (800faa4 <__multiply+0x144>)
 800f99a:	4843      	ldr	r0, [pc, #268]	; (800faa8 <__multiply+0x148>)
 800f99c:	f240 115d 	movw	r1, #349	; 0x15d
 800f9a0:	f000 fbda 	bl	8010158 <__assert_func>
 800f9a4:	f100 0614 	add.w	r6, r0, #20
 800f9a8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f9ac:	4633      	mov	r3, r6
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	4543      	cmp	r3, r8
 800f9b2:	d31e      	bcc.n	800f9f2 <__multiply+0x92>
 800f9b4:	f105 0c14 	add.w	ip, r5, #20
 800f9b8:	f104 0314 	add.w	r3, r4, #20
 800f9bc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f9c0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f9c4:	9202      	str	r2, [sp, #8]
 800f9c6:	ebac 0205 	sub.w	r2, ip, r5
 800f9ca:	3a15      	subs	r2, #21
 800f9cc:	f022 0203 	bic.w	r2, r2, #3
 800f9d0:	3204      	adds	r2, #4
 800f9d2:	f105 0115 	add.w	r1, r5, #21
 800f9d6:	458c      	cmp	ip, r1
 800f9d8:	bf38      	it	cc
 800f9da:	2204      	movcc	r2, #4
 800f9dc:	9201      	str	r2, [sp, #4]
 800f9de:	9a02      	ldr	r2, [sp, #8]
 800f9e0:	9303      	str	r3, [sp, #12]
 800f9e2:	429a      	cmp	r2, r3
 800f9e4:	d808      	bhi.n	800f9f8 <__multiply+0x98>
 800f9e6:	2f00      	cmp	r7, #0
 800f9e8:	dc55      	bgt.n	800fa96 <__multiply+0x136>
 800f9ea:	6107      	str	r7, [r0, #16]
 800f9ec:	b005      	add	sp, #20
 800f9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9f2:	f843 2b04 	str.w	r2, [r3], #4
 800f9f6:	e7db      	b.n	800f9b0 <__multiply+0x50>
 800f9f8:	f8b3 a000 	ldrh.w	sl, [r3]
 800f9fc:	f1ba 0f00 	cmp.w	sl, #0
 800fa00:	d020      	beq.n	800fa44 <__multiply+0xe4>
 800fa02:	f105 0e14 	add.w	lr, r5, #20
 800fa06:	46b1      	mov	r9, r6
 800fa08:	2200      	movs	r2, #0
 800fa0a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800fa0e:	f8d9 b000 	ldr.w	fp, [r9]
 800fa12:	b2a1      	uxth	r1, r4
 800fa14:	fa1f fb8b 	uxth.w	fp, fp
 800fa18:	fb0a b101 	mla	r1, sl, r1, fp
 800fa1c:	4411      	add	r1, r2
 800fa1e:	f8d9 2000 	ldr.w	r2, [r9]
 800fa22:	0c24      	lsrs	r4, r4, #16
 800fa24:	0c12      	lsrs	r2, r2, #16
 800fa26:	fb0a 2404 	mla	r4, sl, r4, r2
 800fa2a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800fa2e:	b289      	uxth	r1, r1
 800fa30:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800fa34:	45f4      	cmp	ip, lr
 800fa36:	f849 1b04 	str.w	r1, [r9], #4
 800fa3a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800fa3e:	d8e4      	bhi.n	800fa0a <__multiply+0xaa>
 800fa40:	9901      	ldr	r1, [sp, #4]
 800fa42:	5072      	str	r2, [r6, r1]
 800fa44:	9a03      	ldr	r2, [sp, #12]
 800fa46:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fa4a:	3304      	adds	r3, #4
 800fa4c:	f1b9 0f00 	cmp.w	r9, #0
 800fa50:	d01f      	beq.n	800fa92 <__multiply+0x132>
 800fa52:	6834      	ldr	r4, [r6, #0]
 800fa54:	f105 0114 	add.w	r1, r5, #20
 800fa58:	46b6      	mov	lr, r6
 800fa5a:	f04f 0a00 	mov.w	sl, #0
 800fa5e:	880a      	ldrh	r2, [r1, #0]
 800fa60:	f8be b002 	ldrh.w	fp, [lr, #2]
 800fa64:	fb09 b202 	mla	r2, r9, r2, fp
 800fa68:	4492      	add	sl, r2
 800fa6a:	b2a4      	uxth	r4, r4
 800fa6c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800fa70:	f84e 4b04 	str.w	r4, [lr], #4
 800fa74:	f851 4b04 	ldr.w	r4, [r1], #4
 800fa78:	f8be 2000 	ldrh.w	r2, [lr]
 800fa7c:	0c24      	lsrs	r4, r4, #16
 800fa7e:	fb09 2404 	mla	r4, r9, r4, r2
 800fa82:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800fa86:	458c      	cmp	ip, r1
 800fa88:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fa8c:	d8e7      	bhi.n	800fa5e <__multiply+0xfe>
 800fa8e:	9a01      	ldr	r2, [sp, #4]
 800fa90:	50b4      	str	r4, [r6, r2]
 800fa92:	3604      	adds	r6, #4
 800fa94:	e7a3      	b.n	800f9de <__multiply+0x7e>
 800fa96:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fa9a:	2b00      	cmp	r3, #0
 800fa9c:	d1a5      	bne.n	800f9ea <__multiply+0x8a>
 800fa9e:	3f01      	subs	r7, #1
 800faa0:	e7a1      	b.n	800f9e6 <__multiply+0x86>
 800faa2:	bf00      	nop
 800faa4:	08068163 	.word	0x08068163
 800faa8:	08068174 	.word	0x08068174

0800faac <__pow5mult>:
 800faac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fab0:	4615      	mov	r5, r2
 800fab2:	f012 0203 	ands.w	r2, r2, #3
 800fab6:	4606      	mov	r6, r0
 800fab8:	460f      	mov	r7, r1
 800faba:	d007      	beq.n	800facc <__pow5mult+0x20>
 800fabc:	4c25      	ldr	r4, [pc, #148]	; (800fb54 <__pow5mult+0xa8>)
 800fabe:	3a01      	subs	r2, #1
 800fac0:	2300      	movs	r3, #0
 800fac2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fac6:	f7ff fe9b 	bl	800f800 <__multadd>
 800faca:	4607      	mov	r7, r0
 800facc:	10ad      	asrs	r5, r5, #2
 800face:	d03d      	beq.n	800fb4c <__pow5mult+0xa0>
 800fad0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800fad2:	b97c      	cbnz	r4, 800faf4 <__pow5mult+0x48>
 800fad4:	2010      	movs	r0, #16
 800fad6:	f7fe fad5 	bl	800e084 <malloc>
 800fada:	4602      	mov	r2, r0
 800fadc:	6270      	str	r0, [r6, #36]	; 0x24
 800fade:	b928      	cbnz	r0, 800faec <__pow5mult+0x40>
 800fae0:	4b1d      	ldr	r3, [pc, #116]	; (800fb58 <__pow5mult+0xac>)
 800fae2:	481e      	ldr	r0, [pc, #120]	; (800fb5c <__pow5mult+0xb0>)
 800fae4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800fae8:	f000 fb36 	bl	8010158 <__assert_func>
 800faec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800faf0:	6004      	str	r4, [r0, #0]
 800faf2:	60c4      	str	r4, [r0, #12]
 800faf4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800faf8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fafc:	b94c      	cbnz	r4, 800fb12 <__pow5mult+0x66>
 800fafe:	f240 2171 	movw	r1, #625	; 0x271
 800fb02:	4630      	mov	r0, r6
 800fb04:	f7ff ff16 	bl	800f934 <__i2b>
 800fb08:	2300      	movs	r3, #0
 800fb0a:	f8c8 0008 	str.w	r0, [r8, #8]
 800fb0e:	4604      	mov	r4, r0
 800fb10:	6003      	str	r3, [r0, #0]
 800fb12:	f04f 0900 	mov.w	r9, #0
 800fb16:	07eb      	lsls	r3, r5, #31
 800fb18:	d50a      	bpl.n	800fb30 <__pow5mult+0x84>
 800fb1a:	4639      	mov	r1, r7
 800fb1c:	4622      	mov	r2, r4
 800fb1e:	4630      	mov	r0, r6
 800fb20:	f7ff ff1e 	bl	800f960 <__multiply>
 800fb24:	4639      	mov	r1, r7
 800fb26:	4680      	mov	r8, r0
 800fb28:	4630      	mov	r0, r6
 800fb2a:	f7ff fe47 	bl	800f7bc <_Bfree>
 800fb2e:	4647      	mov	r7, r8
 800fb30:	106d      	asrs	r5, r5, #1
 800fb32:	d00b      	beq.n	800fb4c <__pow5mult+0xa0>
 800fb34:	6820      	ldr	r0, [r4, #0]
 800fb36:	b938      	cbnz	r0, 800fb48 <__pow5mult+0x9c>
 800fb38:	4622      	mov	r2, r4
 800fb3a:	4621      	mov	r1, r4
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	f7ff ff0f 	bl	800f960 <__multiply>
 800fb42:	6020      	str	r0, [r4, #0]
 800fb44:	f8c0 9000 	str.w	r9, [r0]
 800fb48:	4604      	mov	r4, r0
 800fb4a:	e7e4      	b.n	800fb16 <__pow5mult+0x6a>
 800fb4c:	4638      	mov	r0, r7
 800fb4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb52:	bf00      	nop
 800fb54:	080682c8 	.word	0x080682c8
 800fb58:	080680ed 	.word	0x080680ed
 800fb5c:	08068174 	.word	0x08068174

0800fb60 <__lshift>:
 800fb60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb64:	460c      	mov	r4, r1
 800fb66:	6849      	ldr	r1, [r1, #4]
 800fb68:	6923      	ldr	r3, [r4, #16]
 800fb6a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fb6e:	68a3      	ldr	r3, [r4, #8]
 800fb70:	4607      	mov	r7, r0
 800fb72:	4691      	mov	r9, r2
 800fb74:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fb78:	f108 0601 	add.w	r6, r8, #1
 800fb7c:	42b3      	cmp	r3, r6
 800fb7e:	db0b      	blt.n	800fb98 <__lshift+0x38>
 800fb80:	4638      	mov	r0, r7
 800fb82:	f7ff fddb 	bl	800f73c <_Balloc>
 800fb86:	4605      	mov	r5, r0
 800fb88:	b948      	cbnz	r0, 800fb9e <__lshift+0x3e>
 800fb8a:	4602      	mov	r2, r0
 800fb8c:	4b28      	ldr	r3, [pc, #160]	; (800fc30 <__lshift+0xd0>)
 800fb8e:	4829      	ldr	r0, [pc, #164]	; (800fc34 <__lshift+0xd4>)
 800fb90:	f240 11d9 	movw	r1, #473	; 0x1d9
 800fb94:	f000 fae0 	bl	8010158 <__assert_func>
 800fb98:	3101      	adds	r1, #1
 800fb9a:	005b      	lsls	r3, r3, #1
 800fb9c:	e7ee      	b.n	800fb7c <__lshift+0x1c>
 800fb9e:	2300      	movs	r3, #0
 800fba0:	f100 0114 	add.w	r1, r0, #20
 800fba4:	f100 0210 	add.w	r2, r0, #16
 800fba8:	4618      	mov	r0, r3
 800fbaa:	4553      	cmp	r3, sl
 800fbac:	db33      	blt.n	800fc16 <__lshift+0xb6>
 800fbae:	6920      	ldr	r0, [r4, #16]
 800fbb0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fbb4:	f104 0314 	add.w	r3, r4, #20
 800fbb8:	f019 091f 	ands.w	r9, r9, #31
 800fbbc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fbc0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fbc4:	d02b      	beq.n	800fc1e <__lshift+0xbe>
 800fbc6:	f1c9 0e20 	rsb	lr, r9, #32
 800fbca:	468a      	mov	sl, r1
 800fbcc:	2200      	movs	r2, #0
 800fbce:	6818      	ldr	r0, [r3, #0]
 800fbd0:	fa00 f009 	lsl.w	r0, r0, r9
 800fbd4:	4302      	orrs	r2, r0
 800fbd6:	f84a 2b04 	str.w	r2, [sl], #4
 800fbda:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbde:	459c      	cmp	ip, r3
 800fbe0:	fa22 f20e 	lsr.w	r2, r2, lr
 800fbe4:	d8f3      	bhi.n	800fbce <__lshift+0x6e>
 800fbe6:	ebac 0304 	sub.w	r3, ip, r4
 800fbea:	3b15      	subs	r3, #21
 800fbec:	f023 0303 	bic.w	r3, r3, #3
 800fbf0:	3304      	adds	r3, #4
 800fbf2:	f104 0015 	add.w	r0, r4, #21
 800fbf6:	4584      	cmp	ip, r0
 800fbf8:	bf38      	it	cc
 800fbfa:	2304      	movcc	r3, #4
 800fbfc:	50ca      	str	r2, [r1, r3]
 800fbfe:	b10a      	cbz	r2, 800fc04 <__lshift+0xa4>
 800fc00:	f108 0602 	add.w	r6, r8, #2
 800fc04:	3e01      	subs	r6, #1
 800fc06:	4638      	mov	r0, r7
 800fc08:	612e      	str	r6, [r5, #16]
 800fc0a:	4621      	mov	r1, r4
 800fc0c:	f7ff fdd6 	bl	800f7bc <_Bfree>
 800fc10:	4628      	mov	r0, r5
 800fc12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc16:	f842 0f04 	str.w	r0, [r2, #4]!
 800fc1a:	3301      	adds	r3, #1
 800fc1c:	e7c5      	b.n	800fbaa <__lshift+0x4a>
 800fc1e:	3904      	subs	r1, #4
 800fc20:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc24:	f841 2f04 	str.w	r2, [r1, #4]!
 800fc28:	459c      	cmp	ip, r3
 800fc2a:	d8f9      	bhi.n	800fc20 <__lshift+0xc0>
 800fc2c:	e7ea      	b.n	800fc04 <__lshift+0xa4>
 800fc2e:	bf00      	nop
 800fc30:	08068163 	.word	0x08068163
 800fc34:	08068174 	.word	0x08068174

0800fc38 <__mcmp>:
 800fc38:	b530      	push	{r4, r5, lr}
 800fc3a:	6902      	ldr	r2, [r0, #16]
 800fc3c:	690c      	ldr	r4, [r1, #16]
 800fc3e:	1b12      	subs	r2, r2, r4
 800fc40:	d10e      	bne.n	800fc60 <__mcmp+0x28>
 800fc42:	f100 0314 	add.w	r3, r0, #20
 800fc46:	3114      	adds	r1, #20
 800fc48:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fc4c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fc50:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fc54:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fc58:	42a5      	cmp	r5, r4
 800fc5a:	d003      	beq.n	800fc64 <__mcmp+0x2c>
 800fc5c:	d305      	bcc.n	800fc6a <__mcmp+0x32>
 800fc5e:	2201      	movs	r2, #1
 800fc60:	4610      	mov	r0, r2
 800fc62:	bd30      	pop	{r4, r5, pc}
 800fc64:	4283      	cmp	r3, r0
 800fc66:	d3f3      	bcc.n	800fc50 <__mcmp+0x18>
 800fc68:	e7fa      	b.n	800fc60 <__mcmp+0x28>
 800fc6a:	f04f 32ff 	mov.w	r2, #4294967295
 800fc6e:	e7f7      	b.n	800fc60 <__mcmp+0x28>

0800fc70 <__mdiff>:
 800fc70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc74:	460c      	mov	r4, r1
 800fc76:	4606      	mov	r6, r0
 800fc78:	4611      	mov	r1, r2
 800fc7a:	4620      	mov	r0, r4
 800fc7c:	4617      	mov	r7, r2
 800fc7e:	f7ff ffdb 	bl	800fc38 <__mcmp>
 800fc82:	1e05      	subs	r5, r0, #0
 800fc84:	d110      	bne.n	800fca8 <__mdiff+0x38>
 800fc86:	4629      	mov	r1, r5
 800fc88:	4630      	mov	r0, r6
 800fc8a:	f7ff fd57 	bl	800f73c <_Balloc>
 800fc8e:	b930      	cbnz	r0, 800fc9e <__mdiff+0x2e>
 800fc90:	4b39      	ldr	r3, [pc, #228]	; (800fd78 <__mdiff+0x108>)
 800fc92:	4602      	mov	r2, r0
 800fc94:	f240 2132 	movw	r1, #562	; 0x232
 800fc98:	4838      	ldr	r0, [pc, #224]	; (800fd7c <__mdiff+0x10c>)
 800fc9a:	f000 fa5d 	bl	8010158 <__assert_func>
 800fc9e:	2301      	movs	r3, #1
 800fca0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fca4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fca8:	bfa4      	itt	ge
 800fcaa:	463b      	movge	r3, r7
 800fcac:	4627      	movge	r7, r4
 800fcae:	4630      	mov	r0, r6
 800fcb0:	6879      	ldr	r1, [r7, #4]
 800fcb2:	bfa6      	itte	ge
 800fcb4:	461c      	movge	r4, r3
 800fcb6:	2500      	movge	r5, #0
 800fcb8:	2501      	movlt	r5, #1
 800fcba:	f7ff fd3f 	bl	800f73c <_Balloc>
 800fcbe:	b920      	cbnz	r0, 800fcca <__mdiff+0x5a>
 800fcc0:	4b2d      	ldr	r3, [pc, #180]	; (800fd78 <__mdiff+0x108>)
 800fcc2:	4602      	mov	r2, r0
 800fcc4:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fcc8:	e7e6      	b.n	800fc98 <__mdiff+0x28>
 800fcca:	693e      	ldr	r6, [r7, #16]
 800fccc:	60c5      	str	r5, [r0, #12]
 800fcce:	6925      	ldr	r5, [r4, #16]
 800fcd0:	f107 0114 	add.w	r1, r7, #20
 800fcd4:	f104 0914 	add.w	r9, r4, #20
 800fcd8:	f100 0e14 	add.w	lr, r0, #20
 800fcdc:	f107 0210 	add.w	r2, r7, #16
 800fce0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800fce4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800fce8:	46f2      	mov	sl, lr
 800fcea:	2700      	movs	r7, #0
 800fcec:	f859 3b04 	ldr.w	r3, [r9], #4
 800fcf0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fcf4:	fa1f f883 	uxth.w	r8, r3
 800fcf8:	fa17 f78b 	uxtah	r7, r7, fp
 800fcfc:	0c1b      	lsrs	r3, r3, #16
 800fcfe:	eba7 0808 	sub.w	r8, r7, r8
 800fd02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fd06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fd0a:	fa1f f888 	uxth.w	r8, r8
 800fd0e:	141f      	asrs	r7, r3, #16
 800fd10:	454d      	cmp	r5, r9
 800fd12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fd16:	f84a 3b04 	str.w	r3, [sl], #4
 800fd1a:	d8e7      	bhi.n	800fcec <__mdiff+0x7c>
 800fd1c:	1b2b      	subs	r3, r5, r4
 800fd1e:	3b15      	subs	r3, #21
 800fd20:	f023 0303 	bic.w	r3, r3, #3
 800fd24:	3304      	adds	r3, #4
 800fd26:	3415      	adds	r4, #21
 800fd28:	42a5      	cmp	r5, r4
 800fd2a:	bf38      	it	cc
 800fd2c:	2304      	movcc	r3, #4
 800fd2e:	4419      	add	r1, r3
 800fd30:	4473      	add	r3, lr
 800fd32:	469e      	mov	lr, r3
 800fd34:	460d      	mov	r5, r1
 800fd36:	4565      	cmp	r5, ip
 800fd38:	d30e      	bcc.n	800fd58 <__mdiff+0xe8>
 800fd3a:	f10c 0203 	add.w	r2, ip, #3
 800fd3e:	1a52      	subs	r2, r2, r1
 800fd40:	f022 0203 	bic.w	r2, r2, #3
 800fd44:	3903      	subs	r1, #3
 800fd46:	458c      	cmp	ip, r1
 800fd48:	bf38      	it	cc
 800fd4a:	2200      	movcc	r2, #0
 800fd4c:	441a      	add	r2, r3
 800fd4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fd52:	b17b      	cbz	r3, 800fd74 <__mdiff+0x104>
 800fd54:	6106      	str	r6, [r0, #16]
 800fd56:	e7a5      	b.n	800fca4 <__mdiff+0x34>
 800fd58:	f855 8b04 	ldr.w	r8, [r5], #4
 800fd5c:	fa17 f488 	uxtah	r4, r7, r8
 800fd60:	1422      	asrs	r2, r4, #16
 800fd62:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800fd66:	b2a4      	uxth	r4, r4
 800fd68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800fd6c:	f84e 4b04 	str.w	r4, [lr], #4
 800fd70:	1417      	asrs	r7, r2, #16
 800fd72:	e7e0      	b.n	800fd36 <__mdiff+0xc6>
 800fd74:	3e01      	subs	r6, #1
 800fd76:	e7ea      	b.n	800fd4e <__mdiff+0xde>
 800fd78:	08068163 	.word	0x08068163
 800fd7c:	08068174 	.word	0x08068174

0800fd80 <__d2b>:
 800fd80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fd84:	4689      	mov	r9, r1
 800fd86:	2101      	movs	r1, #1
 800fd88:	ec57 6b10 	vmov	r6, r7, d0
 800fd8c:	4690      	mov	r8, r2
 800fd8e:	f7ff fcd5 	bl	800f73c <_Balloc>
 800fd92:	4604      	mov	r4, r0
 800fd94:	b930      	cbnz	r0, 800fda4 <__d2b+0x24>
 800fd96:	4602      	mov	r2, r0
 800fd98:	4b25      	ldr	r3, [pc, #148]	; (800fe30 <__d2b+0xb0>)
 800fd9a:	4826      	ldr	r0, [pc, #152]	; (800fe34 <__d2b+0xb4>)
 800fd9c:	f240 310a 	movw	r1, #778	; 0x30a
 800fda0:	f000 f9da 	bl	8010158 <__assert_func>
 800fda4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fda8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fdac:	bb35      	cbnz	r5, 800fdfc <__d2b+0x7c>
 800fdae:	2e00      	cmp	r6, #0
 800fdb0:	9301      	str	r3, [sp, #4]
 800fdb2:	d028      	beq.n	800fe06 <__d2b+0x86>
 800fdb4:	4668      	mov	r0, sp
 800fdb6:	9600      	str	r6, [sp, #0]
 800fdb8:	f7ff fd8c 	bl	800f8d4 <__lo0bits>
 800fdbc:	9900      	ldr	r1, [sp, #0]
 800fdbe:	b300      	cbz	r0, 800fe02 <__d2b+0x82>
 800fdc0:	9a01      	ldr	r2, [sp, #4]
 800fdc2:	f1c0 0320 	rsb	r3, r0, #32
 800fdc6:	fa02 f303 	lsl.w	r3, r2, r3
 800fdca:	430b      	orrs	r3, r1
 800fdcc:	40c2      	lsrs	r2, r0
 800fdce:	6163      	str	r3, [r4, #20]
 800fdd0:	9201      	str	r2, [sp, #4]
 800fdd2:	9b01      	ldr	r3, [sp, #4]
 800fdd4:	61a3      	str	r3, [r4, #24]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	bf14      	ite	ne
 800fdda:	2202      	movne	r2, #2
 800fddc:	2201      	moveq	r2, #1
 800fdde:	6122      	str	r2, [r4, #16]
 800fde0:	b1d5      	cbz	r5, 800fe18 <__d2b+0x98>
 800fde2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fde6:	4405      	add	r5, r0
 800fde8:	f8c9 5000 	str.w	r5, [r9]
 800fdec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fdf0:	f8c8 0000 	str.w	r0, [r8]
 800fdf4:	4620      	mov	r0, r4
 800fdf6:	b003      	add	sp, #12
 800fdf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fdfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fe00:	e7d5      	b.n	800fdae <__d2b+0x2e>
 800fe02:	6161      	str	r1, [r4, #20]
 800fe04:	e7e5      	b.n	800fdd2 <__d2b+0x52>
 800fe06:	a801      	add	r0, sp, #4
 800fe08:	f7ff fd64 	bl	800f8d4 <__lo0bits>
 800fe0c:	9b01      	ldr	r3, [sp, #4]
 800fe0e:	6163      	str	r3, [r4, #20]
 800fe10:	2201      	movs	r2, #1
 800fe12:	6122      	str	r2, [r4, #16]
 800fe14:	3020      	adds	r0, #32
 800fe16:	e7e3      	b.n	800fde0 <__d2b+0x60>
 800fe18:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fe1c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fe20:	f8c9 0000 	str.w	r0, [r9]
 800fe24:	6918      	ldr	r0, [r3, #16]
 800fe26:	f7ff fd35 	bl	800f894 <__hi0bits>
 800fe2a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fe2e:	e7df      	b.n	800fdf0 <__d2b+0x70>
 800fe30:	08068163 	.word	0x08068163
 800fe34:	08068174 	.word	0x08068174

0800fe38 <_calloc_r>:
 800fe38:	b513      	push	{r0, r1, r4, lr}
 800fe3a:	434a      	muls	r2, r1
 800fe3c:	4611      	mov	r1, r2
 800fe3e:	9201      	str	r2, [sp, #4]
 800fe40:	f7fe f98e 	bl	800e160 <_malloc_r>
 800fe44:	4604      	mov	r4, r0
 800fe46:	b118      	cbz	r0, 800fe50 <_calloc_r+0x18>
 800fe48:	9a01      	ldr	r2, [sp, #4]
 800fe4a:	2100      	movs	r1, #0
 800fe4c:	f7fe f930 	bl	800e0b0 <memset>
 800fe50:	4620      	mov	r0, r4
 800fe52:	b002      	add	sp, #8
 800fe54:	bd10      	pop	{r4, pc}

0800fe56 <_realloc_r>:
 800fe56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe58:	4607      	mov	r7, r0
 800fe5a:	4614      	mov	r4, r2
 800fe5c:	460e      	mov	r6, r1
 800fe5e:	b921      	cbnz	r1, 800fe6a <_realloc_r+0x14>
 800fe60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fe64:	4611      	mov	r1, r2
 800fe66:	f7fe b97b 	b.w	800e160 <_malloc_r>
 800fe6a:	b922      	cbnz	r2, 800fe76 <_realloc_r+0x20>
 800fe6c:	f7fe f928 	bl	800e0c0 <_free_r>
 800fe70:	4625      	mov	r5, r4
 800fe72:	4628      	mov	r0, r5
 800fe74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe76:	f000 f9ce 	bl	8010216 <_malloc_usable_size_r>
 800fe7a:	42a0      	cmp	r0, r4
 800fe7c:	d20f      	bcs.n	800fe9e <_realloc_r+0x48>
 800fe7e:	4621      	mov	r1, r4
 800fe80:	4638      	mov	r0, r7
 800fe82:	f7fe f96d 	bl	800e160 <_malloc_r>
 800fe86:	4605      	mov	r5, r0
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	d0f2      	beq.n	800fe72 <_realloc_r+0x1c>
 800fe8c:	4631      	mov	r1, r6
 800fe8e:	4622      	mov	r2, r4
 800fe90:	f7fe f900 	bl	800e094 <memcpy>
 800fe94:	4631      	mov	r1, r6
 800fe96:	4638      	mov	r0, r7
 800fe98:	f7fe f912 	bl	800e0c0 <_free_r>
 800fe9c:	e7e9      	b.n	800fe72 <_realloc_r+0x1c>
 800fe9e:	4635      	mov	r5, r6
 800fea0:	e7e7      	b.n	800fe72 <_realloc_r+0x1c>

0800fea2 <__ssputs_r>:
 800fea2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fea6:	688e      	ldr	r6, [r1, #8]
 800fea8:	429e      	cmp	r6, r3
 800feaa:	4682      	mov	sl, r0
 800feac:	460c      	mov	r4, r1
 800feae:	4690      	mov	r8, r2
 800feb0:	461f      	mov	r7, r3
 800feb2:	d838      	bhi.n	800ff26 <__ssputs_r+0x84>
 800feb4:	898a      	ldrh	r2, [r1, #12]
 800feb6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800feba:	d032      	beq.n	800ff22 <__ssputs_r+0x80>
 800febc:	6825      	ldr	r5, [r4, #0]
 800febe:	6909      	ldr	r1, [r1, #16]
 800fec0:	eba5 0901 	sub.w	r9, r5, r1
 800fec4:	6965      	ldr	r5, [r4, #20]
 800fec6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800feca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fece:	3301      	adds	r3, #1
 800fed0:	444b      	add	r3, r9
 800fed2:	106d      	asrs	r5, r5, #1
 800fed4:	429d      	cmp	r5, r3
 800fed6:	bf38      	it	cc
 800fed8:	461d      	movcc	r5, r3
 800feda:	0553      	lsls	r3, r2, #21
 800fedc:	d531      	bpl.n	800ff42 <__ssputs_r+0xa0>
 800fede:	4629      	mov	r1, r5
 800fee0:	f7fe f93e 	bl	800e160 <_malloc_r>
 800fee4:	4606      	mov	r6, r0
 800fee6:	b950      	cbnz	r0, 800fefe <__ssputs_r+0x5c>
 800fee8:	230c      	movs	r3, #12
 800feea:	f8ca 3000 	str.w	r3, [sl]
 800feee:	89a3      	ldrh	r3, [r4, #12]
 800fef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fef4:	81a3      	strh	r3, [r4, #12]
 800fef6:	f04f 30ff 	mov.w	r0, #4294967295
 800fefa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fefe:	6921      	ldr	r1, [r4, #16]
 800ff00:	464a      	mov	r2, r9
 800ff02:	f7fe f8c7 	bl	800e094 <memcpy>
 800ff06:	89a3      	ldrh	r3, [r4, #12]
 800ff08:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ff0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff10:	81a3      	strh	r3, [r4, #12]
 800ff12:	6126      	str	r6, [r4, #16]
 800ff14:	6165      	str	r5, [r4, #20]
 800ff16:	444e      	add	r6, r9
 800ff18:	eba5 0509 	sub.w	r5, r5, r9
 800ff1c:	6026      	str	r6, [r4, #0]
 800ff1e:	60a5      	str	r5, [r4, #8]
 800ff20:	463e      	mov	r6, r7
 800ff22:	42be      	cmp	r6, r7
 800ff24:	d900      	bls.n	800ff28 <__ssputs_r+0x86>
 800ff26:	463e      	mov	r6, r7
 800ff28:	4632      	mov	r2, r6
 800ff2a:	6820      	ldr	r0, [r4, #0]
 800ff2c:	4641      	mov	r1, r8
 800ff2e:	f000 f958 	bl	80101e2 <memmove>
 800ff32:	68a3      	ldr	r3, [r4, #8]
 800ff34:	6822      	ldr	r2, [r4, #0]
 800ff36:	1b9b      	subs	r3, r3, r6
 800ff38:	4432      	add	r2, r6
 800ff3a:	60a3      	str	r3, [r4, #8]
 800ff3c:	6022      	str	r2, [r4, #0]
 800ff3e:	2000      	movs	r0, #0
 800ff40:	e7db      	b.n	800fefa <__ssputs_r+0x58>
 800ff42:	462a      	mov	r2, r5
 800ff44:	f7ff ff87 	bl	800fe56 <_realloc_r>
 800ff48:	4606      	mov	r6, r0
 800ff4a:	2800      	cmp	r0, #0
 800ff4c:	d1e1      	bne.n	800ff12 <__ssputs_r+0x70>
 800ff4e:	6921      	ldr	r1, [r4, #16]
 800ff50:	4650      	mov	r0, sl
 800ff52:	f7fe f8b5 	bl	800e0c0 <_free_r>
 800ff56:	e7c7      	b.n	800fee8 <__ssputs_r+0x46>

0800ff58 <_svfiprintf_r>:
 800ff58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff5c:	4698      	mov	r8, r3
 800ff5e:	898b      	ldrh	r3, [r1, #12]
 800ff60:	061b      	lsls	r3, r3, #24
 800ff62:	b09d      	sub	sp, #116	; 0x74
 800ff64:	4607      	mov	r7, r0
 800ff66:	460d      	mov	r5, r1
 800ff68:	4614      	mov	r4, r2
 800ff6a:	d50e      	bpl.n	800ff8a <_svfiprintf_r+0x32>
 800ff6c:	690b      	ldr	r3, [r1, #16]
 800ff6e:	b963      	cbnz	r3, 800ff8a <_svfiprintf_r+0x32>
 800ff70:	2140      	movs	r1, #64	; 0x40
 800ff72:	f7fe f8f5 	bl	800e160 <_malloc_r>
 800ff76:	6028      	str	r0, [r5, #0]
 800ff78:	6128      	str	r0, [r5, #16]
 800ff7a:	b920      	cbnz	r0, 800ff86 <_svfiprintf_r+0x2e>
 800ff7c:	230c      	movs	r3, #12
 800ff7e:	603b      	str	r3, [r7, #0]
 800ff80:	f04f 30ff 	mov.w	r0, #4294967295
 800ff84:	e0d1      	b.n	801012a <_svfiprintf_r+0x1d2>
 800ff86:	2340      	movs	r3, #64	; 0x40
 800ff88:	616b      	str	r3, [r5, #20]
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	9309      	str	r3, [sp, #36]	; 0x24
 800ff8e:	2320      	movs	r3, #32
 800ff90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ff94:	f8cd 800c 	str.w	r8, [sp, #12]
 800ff98:	2330      	movs	r3, #48	; 0x30
 800ff9a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8010144 <_svfiprintf_r+0x1ec>
 800ff9e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ffa2:	f04f 0901 	mov.w	r9, #1
 800ffa6:	4623      	mov	r3, r4
 800ffa8:	469a      	mov	sl, r3
 800ffaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ffae:	b10a      	cbz	r2, 800ffb4 <_svfiprintf_r+0x5c>
 800ffb0:	2a25      	cmp	r2, #37	; 0x25
 800ffb2:	d1f9      	bne.n	800ffa8 <_svfiprintf_r+0x50>
 800ffb4:	ebba 0b04 	subs.w	fp, sl, r4
 800ffb8:	d00b      	beq.n	800ffd2 <_svfiprintf_r+0x7a>
 800ffba:	465b      	mov	r3, fp
 800ffbc:	4622      	mov	r2, r4
 800ffbe:	4629      	mov	r1, r5
 800ffc0:	4638      	mov	r0, r7
 800ffc2:	f7ff ff6e 	bl	800fea2 <__ssputs_r>
 800ffc6:	3001      	adds	r0, #1
 800ffc8:	f000 80aa 	beq.w	8010120 <_svfiprintf_r+0x1c8>
 800ffcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ffce:	445a      	add	r2, fp
 800ffd0:	9209      	str	r2, [sp, #36]	; 0x24
 800ffd2:	f89a 3000 	ldrb.w	r3, [sl]
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	f000 80a2 	beq.w	8010120 <_svfiprintf_r+0x1c8>
 800ffdc:	2300      	movs	r3, #0
 800ffde:	f04f 32ff 	mov.w	r2, #4294967295
 800ffe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ffe6:	f10a 0a01 	add.w	sl, sl, #1
 800ffea:	9304      	str	r3, [sp, #16]
 800ffec:	9307      	str	r3, [sp, #28]
 800ffee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fff2:	931a      	str	r3, [sp, #104]	; 0x68
 800fff4:	4654      	mov	r4, sl
 800fff6:	2205      	movs	r2, #5
 800fff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fffc:	4851      	ldr	r0, [pc, #324]	; (8010144 <_svfiprintf_r+0x1ec>)
 800fffe:	f7f0 f97f 	bl	8000300 <memchr>
 8010002:	9a04      	ldr	r2, [sp, #16]
 8010004:	b9d8      	cbnz	r0, 801003e <_svfiprintf_r+0xe6>
 8010006:	06d0      	lsls	r0, r2, #27
 8010008:	bf44      	itt	mi
 801000a:	2320      	movmi	r3, #32
 801000c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010010:	0711      	lsls	r1, r2, #28
 8010012:	bf44      	itt	mi
 8010014:	232b      	movmi	r3, #43	; 0x2b
 8010016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801001a:	f89a 3000 	ldrb.w	r3, [sl]
 801001e:	2b2a      	cmp	r3, #42	; 0x2a
 8010020:	d015      	beq.n	801004e <_svfiprintf_r+0xf6>
 8010022:	9a07      	ldr	r2, [sp, #28]
 8010024:	4654      	mov	r4, sl
 8010026:	2000      	movs	r0, #0
 8010028:	f04f 0c0a 	mov.w	ip, #10
 801002c:	4621      	mov	r1, r4
 801002e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010032:	3b30      	subs	r3, #48	; 0x30
 8010034:	2b09      	cmp	r3, #9
 8010036:	d94e      	bls.n	80100d6 <_svfiprintf_r+0x17e>
 8010038:	b1b0      	cbz	r0, 8010068 <_svfiprintf_r+0x110>
 801003a:	9207      	str	r2, [sp, #28]
 801003c:	e014      	b.n	8010068 <_svfiprintf_r+0x110>
 801003e:	eba0 0308 	sub.w	r3, r0, r8
 8010042:	fa09 f303 	lsl.w	r3, r9, r3
 8010046:	4313      	orrs	r3, r2
 8010048:	9304      	str	r3, [sp, #16]
 801004a:	46a2      	mov	sl, r4
 801004c:	e7d2      	b.n	800fff4 <_svfiprintf_r+0x9c>
 801004e:	9b03      	ldr	r3, [sp, #12]
 8010050:	1d19      	adds	r1, r3, #4
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	9103      	str	r1, [sp, #12]
 8010056:	2b00      	cmp	r3, #0
 8010058:	bfbb      	ittet	lt
 801005a:	425b      	neglt	r3, r3
 801005c:	f042 0202 	orrlt.w	r2, r2, #2
 8010060:	9307      	strge	r3, [sp, #28]
 8010062:	9307      	strlt	r3, [sp, #28]
 8010064:	bfb8      	it	lt
 8010066:	9204      	strlt	r2, [sp, #16]
 8010068:	7823      	ldrb	r3, [r4, #0]
 801006a:	2b2e      	cmp	r3, #46	; 0x2e
 801006c:	d10c      	bne.n	8010088 <_svfiprintf_r+0x130>
 801006e:	7863      	ldrb	r3, [r4, #1]
 8010070:	2b2a      	cmp	r3, #42	; 0x2a
 8010072:	d135      	bne.n	80100e0 <_svfiprintf_r+0x188>
 8010074:	9b03      	ldr	r3, [sp, #12]
 8010076:	1d1a      	adds	r2, r3, #4
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	9203      	str	r2, [sp, #12]
 801007c:	2b00      	cmp	r3, #0
 801007e:	bfb8      	it	lt
 8010080:	f04f 33ff 	movlt.w	r3, #4294967295
 8010084:	3402      	adds	r4, #2
 8010086:	9305      	str	r3, [sp, #20]
 8010088:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8010154 <_svfiprintf_r+0x1fc>
 801008c:	7821      	ldrb	r1, [r4, #0]
 801008e:	2203      	movs	r2, #3
 8010090:	4650      	mov	r0, sl
 8010092:	f7f0 f935 	bl	8000300 <memchr>
 8010096:	b140      	cbz	r0, 80100aa <_svfiprintf_r+0x152>
 8010098:	2340      	movs	r3, #64	; 0x40
 801009a:	eba0 000a 	sub.w	r0, r0, sl
 801009e:	fa03 f000 	lsl.w	r0, r3, r0
 80100a2:	9b04      	ldr	r3, [sp, #16]
 80100a4:	4303      	orrs	r3, r0
 80100a6:	3401      	adds	r4, #1
 80100a8:	9304      	str	r3, [sp, #16]
 80100aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100ae:	4826      	ldr	r0, [pc, #152]	; (8010148 <_svfiprintf_r+0x1f0>)
 80100b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80100b4:	2206      	movs	r2, #6
 80100b6:	f7f0 f923 	bl	8000300 <memchr>
 80100ba:	2800      	cmp	r0, #0
 80100bc:	d038      	beq.n	8010130 <_svfiprintf_r+0x1d8>
 80100be:	4b23      	ldr	r3, [pc, #140]	; (801014c <_svfiprintf_r+0x1f4>)
 80100c0:	bb1b      	cbnz	r3, 801010a <_svfiprintf_r+0x1b2>
 80100c2:	9b03      	ldr	r3, [sp, #12]
 80100c4:	3307      	adds	r3, #7
 80100c6:	f023 0307 	bic.w	r3, r3, #7
 80100ca:	3308      	adds	r3, #8
 80100cc:	9303      	str	r3, [sp, #12]
 80100ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100d0:	4433      	add	r3, r6
 80100d2:	9309      	str	r3, [sp, #36]	; 0x24
 80100d4:	e767      	b.n	800ffa6 <_svfiprintf_r+0x4e>
 80100d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80100da:	460c      	mov	r4, r1
 80100dc:	2001      	movs	r0, #1
 80100de:	e7a5      	b.n	801002c <_svfiprintf_r+0xd4>
 80100e0:	2300      	movs	r3, #0
 80100e2:	3401      	adds	r4, #1
 80100e4:	9305      	str	r3, [sp, #20]
 80100e6:	4619      	mov	r1, r3
 80100e8:	f04f 0c0a 	mov.w	ip, #10
 80100ec:	4620      	mov	r0, r4
 80100ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80100f2:	3a30      	subs	r2, #48	; 0x30
 80100f4:	2a09      	cmp	r2, #9
 80100f6:	d903      	bls.n	8010100 <_svfiprintf_r+0x1a8>
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d0c5      	beq.n	8010088 <_svfiprintf_r+0x130>
 80100fc:	9105      	str	r1, [sp, #20]
 80100fe:	e7c3      	b.n	8010088 <_svfiprintf_r+0x130>
 8010100:	fb0c 2101 	mla	r1, ip, r1, r2
 8010104:	4604      	mov	r4, r0
 8010106:	2301      	movs	r3, #1
 8010108:	e7f0      	b.n	80100ec <_svfiprintf_r+0x194>
 801010a:	ab03      	add	r3, sp, #12
 801010c:	9300      	str	r3, [sp, #0]
 801010e:	462a      	mov	r2, r5
 8010110:	4b0f      	ldr	r3, [pc, #60]	; (8010150 <_svfiprintf_r+0x1f8>)
 8010112:	a904      	add	r1, sp, #16
 8010114:	4638      	mov	r0, r7
 8010116:	f7fe f90f 	bl	800e338 <_printf_float>
 801011a:	1c42      	adds	r2, r0, #1
 801011c:	4606      	mov	r6, r0
 801011e:	d1d6      	bne.n	80100ce <_svfiprintf_r+0x176>
 8010120:	89ab      	ldrh	r3, [r5, #12]
 8010122:	065b      	lsls	r3, r3, #25
 8010124:	f53f af2c 	bmi.w	800ff80 <_svfiprintf_r+0x28>
 8010128:	9809      	ldr	r0, [sp, #36]	; 0x24
 801012a:	b01d      	add	sp, #116	; 0x74
 801012c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010130:	ab03      	add	r3, sp, #12
 8010132:	9300      	str	r3, [sp, #0]
 8010134:	462a      	mov	r2, r5
 8010136:	4b06      	ldr	r3, [pc, #24]	; (8010150 <_svfiprintf_r+0x1f8>)
 8010138:	a904      	add	r1, sp, #16
 801013a:	4638      	mov	r0, r7
 801013c:	f7fe fb88 	bl	800e850 <_printf_i>
 8010140:	e7eb      	b.n	801011a <_svfiprintf_r+0x1c2>
 8010142:	bf00      	nop
 8010144:	080682d4 	.word	0x080682d4
 8010148:	080682de 	.word	0x080682de
 801014c:	0800e339 	.word	0x0800e339
 8010150:	0800fea3 	.word	0x0800fea3
 8010154:	080682da 	.word	0x080682da

08010158 <__assert_func>:
 8010158:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801015a:	4614      	mov	r4, r2
 801015c:	461a      	mov	r2, r3
 801015e:	4b09      	ldr	r3, [pc, #36]	; (8010184 <__assert_func+0x2c>)
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	4605      	mov	r5, r0
 8010164:	68d8      	ldr	r0, [r3, #12]
 8010166:	b14c      	cbz	r4, 801017c <__assert_func+0x24>
 8010168:	4b07      	ldr	r3, [pc, #28]	; (8010188 <__assert_func+0x30>)
 801016a:	9100      	str	r1, [sp, #0]
 801016c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010170:	4906      	ldr	r1, [pc, #24]	; (801018c <__assert_func+0x34>)
 8010172:	462b      	mov	r3, r5
 8010174:	f000 f80e 	bl	8010194 <fiprintf>
 8010178:	f000 fa7c 	bl	8010674 <abort>
 801017c:	4b04      	ldr	r3, [pc, #16]	; (8010190 <__assert_func+0x38>)
 801017e:	461c      	mov	r4, r3
 8010180:	e7f3      	b.n	801016a <__assert_func+0x12>
 8010182:	bf00      	nop
 8010184:	240017bc 	.word	0x240017bc
 8010188:	080682e5 	.word	0x080682e5
 801018c:	080682f2 	.word	0x080682f2
 8010190:	08068320 	.word	0x08068320

08010194 <fiprintf>:
 8010194:	b40e      	push	{r1, r2, r3}
 8010196:	b503      	push	{r0, r1, lr}
 8010198:	4601      	mov	r1, r0
 801019a:	ab03      	add	r3, sp, #12
 801019c:	4805      	ldr	r0, [pc, #20]	; (80101b4 <fiprintf+0x20>)
 801019e:	f853 2b04 	ldr.w	r2, [r3], #4
 80101a2:	6800      	ldr	r0, [r0, #0]
 80101a4:	9301      	str	r3, [sp, #4]
 80101a6:	f000 f867 	bl	8010278 <_vfiprintf_r>
 80101aa:	b002      	add	sp, #8
 80101ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80101b0:	b003      	add	sp, #12
 80101b2:	4770      	bx	lr
 80101b4:	240017bc 	.word	0x240017bc

080101b8 <__retarget_lock_init_recursive>:
 80101b8:	4770      	bx	lr

080101ba <__retarget_lock_acquire_recursive>:
 80101ba:	4770      	bx	lr

080101bc <__retarget_lock_release_recursive>:
 80101bc:	4770      	bx	lr

080101be <__ascii_mbtowc>:
 80101be:	b082      	sub	sp, #8
 80101c0:	b901      	cbnz	r1, 80101c4 <__ascii_mbtowc+0x6>
 80101c2:	a901      	add	r1, sp, #4
 80101c4:	b142      	cbz	r2, 80101d8 <__ascii_mbtowc+0x1a>
 80101c6:	b14b      	cbz	r3, 80101dc <__ascii_mbtowc+0x1e>
 80101c8:	7813      	ldrb	r3, [r2, #0]
 80101ca:	600b      	str	r3, [r1, #0]
 80101cc:	7812      	ldrb	r2, [r2, #0]
 80101ce:	1e10      	subs	r0, r2, #0
 80101d0:	bf18      	it	ne
 80101d2:	2001      	movne	r0, #1
 80101d4:	b002      	add	sp, #8
 80101d6:	4770      	bx	lr
 80101d8:	4610      	mov	r0, r2
 80101da:	e7fb      	b.n	80101d4 <__ascii_mbtowc+0x16>
 80101dc:	f06f 0001 	mvn.w	r0, #1
 80101e0:	e7f8      	b.n	80101d4 <__ascii_mbtowc+0x16>

080101e2 <memmove>:
 80101e2:	4288      	cmp	r0, r1
 80101e4:	b510      	push	{r4, lr}
 80101e6:	eb01 0402 	add.w	r4, r1, r2
 80101ea:	d902      	bls.n	80101f2 <memmove+0x10>
 80101ec:	4284      	cmp	r4, r0
 80101ee:	4623      	mov	r3, r4
 80101f0:	d807      	bhi.n	8010202 <memmove+0x20>
 80101f2:	1e43      	subs	r3, r0, #1
 80101f4:	42a1      	cmp	r1, r4
 80101f6:	d008      	beq.n	801020a <memmove+0x28>
 80101f8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80101fc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010200:	e7f8      	b.n	80101f4 <memmove+0x12>
 8010202:	4402      	add	r2, r0
 8010204:	4601      	mov	r1, r0
 8010206:	428a      	cmp	r2, r1
 8010208:	d100      	bne.n	801020c <memmove+0x2a>
 801020a:	bd10      	pop	{r4, pc}
 801020c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010210:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010214:	e7f7      	b.n	8010206 <memmove+0x24>

08010216 <_malloc_usable_size_r>:
 8010216:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801021a:	1f18      	subs	r0, r3, #4
 801021c:	2b00      	cmp	r3, #0
 801021e:	bfbc      	itt	lt
 8010220:	580b      	ldrlt	r3, [r1, r0]
 8010222:	18c0      	addlt	r0, r0, r3
 8010224:	4770      	bx	lr

08010226 <__sfputc_r>:
 8010226:	6893      	ldr	r3, [r2, #8]
 8010228:	3b01      	subs	r3, #1
 801022a:	2b00      	cmp	r3, #0
 801022c:	b410      	push	{r4}
 801022e:	6093      	str	r3, [r2, #8]
 8010230:	da08      	bge.n	8010244 <__sfputc_r+0x1e>
 8010232:	6994      	ldr	r4, [r2, #24]
 8010234:	42a3      	cmp	r3, r4
 8010236:	db01      	blt.n	801023c <__sfputc_r+0x16>
 8010238:	290a      	cmp	r1, #10
 801023a:	d103      	bne.n	8010244 <__sfputc_r+0x1e>
 801023c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010240:	f000 b94a 	b.w	80104d8 <__swbuf_r>
 8010244:	6813      	ldr	r3, [r2, #0]
 8010246:	1c58      	adds	r0, r3, #1
 8010248:	6010      	str	r0, [r2, #0]
 801024a:	7019      	strb	r1, [r3, #0]
 801024c:	4608      	mov	r0, r1
 801024e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010252:	4770      	bx	lr

08010254 <__sfputs_r>:
 8010254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010256:	4606      	mov	r6, r0
 8010258:	460f      	mov	r7, r1
 801025a:	4614      	mov	r4, r2
 801025c:	18d5      	adds	r5, r2, r3
 801025e:	42ac      	cmp	r4, r5
 8010260:	d101      	bne.n	8010266 <__sfputs_r+0x12>
 8010262:	2000      	movs	r0, #0
 8010264:	e007      	b.n	8010276 <__sfputs_r+0x22>
 8010266:	f814 1b01 	ldrb.w	r1, [r4], #1
 801026a:	463a      	mov	r2, r7
 801026c:	4630      	mov	r0, r6
 801026e:	f7ff ffda 	bl	8010226 <__sfputc_r>
 8010272:	1c43      	adds	r3, r0, #1
 8010274:	d1f3      	bne.n	801025e <__sfputs_r+0xa>
 8010276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010278 <_vfiprintf_r>:
 8010278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801027c:	460d      	mov	r5, r1
 801027e:	b09d      	sub	sp, #116	; 0x74
 8010280:	4614      	mov	r4, r2
 8010282:	4698      	mov	r8, r3
 8010284:	4606      	mov	r6, r0
 8010286:	b118      	cbz	r0, 8010290 <_vfiprintf_r+0x18>
 8010288:	6983      	ldr	r3, [r0, #24]
 801028a:	b90b      	cbnz	r3, 8010290 <_vfiprintf_r+0x18>
 801028c:	f000 fb14 	bl	80108b8 <__sinit>
 8010290:	4b89      	ldr	r3, [pc, #548]	; (80104b8 <_vfiprintf_r+0x240>)
 8010292:	429d      	cmp	r5, r3
 8010294:	d11b      	bne.n	80102ce <_vfiprintf_r+0x56>
 8010296:	6875      	ldr	r5, [r6, #4]
 8010298:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801029a:	07d9      	lsls	r1, r3, #31
 801029c:	d405      	bmi.n	80102aa <_vfiprintf_r+0x32>
 801029e:	89ab      	ldrh	r3, [r5, #12]
 80102a0:	059a      	lsls	r2, r3, #22
 80102a2:	d402      	bmi.n	80102aa <_vfiprintf_r+0x32>
 80102a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80102a6:	f7ff ff88 	bl	80101ba <__retarget_lock_acquire_recursive>
 80102aa:	89ab      	ldrh	r3, [r5, #12]
 80102ac:	071b      	lsls	r3, r3, #28
 80102ae:	d501      	bpl.n	80102b4 <_vfiprintf_r+0x3c>
 80102b0:	692b      	ldr	r3, [r5, #16]
 80102b2:	b9eb      	cbnz	r3, 80102f0 <_vfiprintf_r+0x78>
 80102b4:	4629      	mov	r1, r5
 80102b6:	4630      	mov	r0, r6
 80102b8:	f000 f96e 	bl	8010598 <__swsetup_r>
 80102bc:	b1c0      	cbz	r0, 80102f0 <_vfiprintf_r+0x78>
 80102be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80102c0:	07dc      	lsls	r4, r3, #31
 80102c2:	d50e      	bpl.n	80102e2 <_vfiprintf_r+0x6a>
 80102c4:	f04f 30ff 	mov.w	r0, #4294967295
 80102c8:	b01d      	add	sp, #116	; 0x74
 80102ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80102ce:	4b7b      	ldr	r3, [pc, #492]	; (80104bc <_vfiprintf_r+0x244>)
 80102d0:	429d      	cmp	r5, r3
 80102d2:	d101      	bne.n	80102d8 <_vfiprintf_r+0x60>
 80102d4:	68b5      	ldr	r5, [r6, #8]
 80102d6:	e7df      	b.n	8010298 <_vfiprintf_r+0x20>
 80102d8:	4b79      	ldr	r3, [pc, #484]	; (80104c0 <_vfiprintf_r+0x248>)
 80102da:	429d      	cmp	r5, r3
 80102dc:	bf08      	it	eq
 80102de:	68f5      	ldreq	r5, [r6, #12]
 80102e0:	e7da      	b.n	8010298 <_vfiprintf_r+0x20>
 80102e2:	89ab      	ldrh	r3, [r5, #12]
 80102e4:	0598      	lsls	r0, r3, #22
 80102e6:	d4ed      	bmi.n	80102c4 <_vfiprintf_r+0x4c>
 80102e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80102ea:	f7ff ff67 	bl	80101bc <__retarget_lock_release_recursive>
 80102ee:	e7e9      	b.n	80102c4 <_vfiprintf_r+0x4c>
 80102f0:	2300      	movs	r3, #0
 80102f2:	9309      	str	r3, [sp, #36]	; 0x24
 80102f4:	2320      	movs	r3, #32
 80102f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80102fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80102fe:	2330      	movs	r3, #48	; 0x30
 8010300:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80104c4 <_vfiprintf_r+0x24c>
 8010304:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010308:	f04f 0901 	mov.w	r9, #1
 801030c:	4623      	mov	r3, r4
 801030e:	469a      	mov	sl, r3
 8010310:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010314:	b10a      	cbz	r2, 801031a <_vfiprintf_r+0xa2>
 8010316:	2a25      	cmp	r2, #37	; 0x25
 8010318:	d1f9      	bne.n	801030e <_vfiprintf_r+0x96>
 801031a:	ebba 0b04 	subs.w	fp, sl, r4
 801031e:	d00b      	beq.n	8010338 <_vfiprintf_r+0xc0>
 8010320:	465b      	mov	r3, fp
 8010322:	4622      	mov	r2, r4
 8010324:	4629      	mov	r1, r5
 8010326:	4630      	mov	r0, r6
 8010328:	f7ff ff94 	bl	8010254 <__sfputs_r>
 801032c:	3001      	adds	r0, #1
 801032e:	f000 80aa 	beq.w	8010486 <_vfiprintf_r+0x20e>
 8010332:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010334:	445a      	add	r2, fp
 8010336:	9209      	str	r2, [sp, #36]	; 0x24
 8010338:	f89a 3000 	ldrb.w	r3, [sl]
 801033c:	2b00      	cmp	r3, #0
 801033e:	f000 80a2 	beq.w	8010486 <_vfiprintf_r+0x20e>
 8010342:	2300      	movs	r3, #0
 8010344:	f04f 32ff 	mov.w	r2, #4294967295
 8010348:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801034c:	f10a 0a01 	add.w	sl, sl, #1
 8010350:	9304      	str	r3, [sp, #16]
 8010352:	9307      	str	r3, [sp, #28]
 8010354:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010358:	931a      	str	r3, [sp, #104]	; 0x68
 801035a:	4654      	mov	r4, sl
 801035c:	2205      	movs	r2, #5
 801035e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010362:	4858      	ldr	r0, [pc, #352]	; (80104c4 <_vfiprintf_r+0x24c>)
 8010364:	f7ef ffcc 	bl	8000300 <memchr>
 8010368:	9a04      	ldr	r2, [sp, #16]
 801036a:	b9d8      	cbnz	r0, 80103a4 <_vfiprintf_r+0x12c>
 801036c:	06d1      	lsls	r1, r2, #27
 801036e:	bf44      	itt	mi
 8010370:	2320      	movmi	r3, #32
 8010372:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010376:	0713      	lsls	r3, r2, #28
 8010378:	bf44      	itt	mi
 801037a:	232b      	movmi	r3, #43	; 0x2b
 801037c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010380:	f89a 3000 	ldrb.w	r3, [sl]
 8010384:	2b2a      	cmp	r3, #42	; 0x2a
 8010386:	d015      	beq.n	80103b4 <_vfiprintf_r+0x13c>
 8010388:	9a07      	ldr	r2, [sp, #28]
 801038a:	4654      	mov	r4, sl
 801038c:	2000      	movs	r0, #0
 801038e:	f04f 0c0a 	mov.w	ip, #10
 8010392:	4621      	mov	r1, r4
 8010394:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010398:	3b30      	subs	r3, #48	; 0x30
 801039a:	2b09      	cmp	r3, #9
 801039c:	d94e      	bls.n	801043c <_vfiprintf_r+0x1c4>
 801039e:	b1b0      	cbz	r0, 80103ce <_vfiprintf_r+0x156>
 80103a0:	9207      	str	r2, [sp, #28]
 80103a2:	e014      	b.n	80103ce <_vfiprintf_r+0x156>
 80103a4:	eba0 0308 	sub.w	r3, r0, r8
 80103a8:	fa09 f303 	lsl.w	r3, r9, r3
 80103ac:	4313      	orrs	r3, r2
 80103ae:	9304      	str	r3, [sp, #16]
 80103b0:	46a2      	mov	sl, r4
 80103b2:	e7d2      	b.n	801035a <_vfiprintf_r+0xe2>
 80103b4:	9b03      	ldr	r3, [sp, #12]
 80103b6:	1d19      	adds	r1, r3, #4
 80103b8:	681b      	ldr	r3, [r3, #0]
 80103ba:	9103      	str	r1, [sp, #12]
 80103bc:	2b00      	cmp	r3, #0
 80103be:	bfbb      	ittet	lt
 80103c0:	425b      	neglt	r3, r3
 80103c2:	f042 0202 	orrlt.w	r2, r2, #2
 80103c6:	9307      	strge	r3, [sp, #28]
 80103c8:	9307      	strlt	r3, [sp, #28]
 80103ca:	bfb8      	it	lt
 80103cc:	9204      	strlt	r2, [sp, #16]
 80103ce:	7823      	ldrb	r3, [r4, #0]
 80103d0:	2b2e      	cmp	r3, #46	; 0x2e
 80103d2:	d10c      	bne.n	80103ee <_vfiprintf_r+0x176>
 80103d4:	7863      	ldrb	r3, [r4, #1]
 80103d6:	2b2a      	cmp	r3, #42	; 0x2a
 80103d8:	d135      	bne.n	8010446 <_vfiprintf_r+0x1ce>
 80103da:	9b03      	ldr	r3, [sp, #12]
 80103dc:	1d1a      	adds	r2, r3, #4
 80103de:	681b      	ldr	r3, [r3, #0]
 80103e0:	9203      	str	r2, [sp, #12]
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	bfb8      	it	lt
 80103e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80103ea:	3402      	adds	r4, #2
 80103ec:	9305      	str	r3, [sp, #20]
 80103ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80104d4 <_vfiprintf_r+0x25c>
 80103f2:	7821      	ldrb	r1, [r4, #0]
 80103f4:	2203      	movs	r2, #3
 80103f6:	4650      	mov	r0, sl
 80103f8:	f7ef ff82 	bl	8000300 <memchr>
 80103fc:	b140      	cbz	r0, 8010410 <_vfiprintf_r+0x198>
 80103fe:	2340      	movs	r3, #64	; 0x40
 8010400:	eba0 000a 	sub.w	r0, r0, sl
 8010404:	fa03 f000 	lsl.w	r0, r3, r0
 8010408:	9b04      	ldr	r3, [sp, #16]
 801040a:	4303      	orrs	r3, r0
 801040c:	3401      	adds	r4, #1
 801040e:	9304      	str	r3, [sp, #16]
 8010410:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010414:	482c      	ldr	r0, [pc, #176]	; (80104c8 <_vfiprintf_r+0x250>)
 8010416:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801041a:	2206      	movs	r2, #6
 801041c:	f7ef ff70 	bl	8000300 <memchr>
 8010420:	2800      	cmp	r0, #0
 8010422:	d03f      	beq.n	80104a4 <_vfiprintf_r+0x22c>
 8010424:	4b29      	ldr	r3, [pc, #164]	; (80104cc <_vfiprintf_r+0x254>)
 8010426:	bb1b      	cbnz	r3, 8010470 <_vfiprintf_r+0x1f8>
 8010428:	9b03      	ldr	r3, [sp, #12]
 801042a:	3307      	adds	r3, #7
 801042c:	f023 0307 	bic.w	r3, r3, #7
 8010430:	3308      	adds	r3, #8
 8010432:	9303      	str	r3, [sp, #12]
 8010434:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010436:	443b      	add	r3, r7
 8010438:	9309      	str	r3, [sp, #36]	; 0x24
 801043a:	e767      	b.n	801030c <_vfiprintf_r+0x94>
 801043c:	fb0c 3202 	mla	r2, ip, r2, r3
 8010440:	460c      	mov	r4, r1
 8010442:	2001      	movs	r0, #1
 8010444:	e7a5      	b.n	8010392 <_vfiprintf_r+0x11a>
 8010446:	2300      	movs	r3, #0
 8010448:	3401      	adds	r4, #1
 801044a:	9305      	str	r3, [sp, #20]
 801044c:	4619      	mov	r1, r3
 801044e:	f04f 0c0a 	mov.w	ip, #10
 8010452:	4620      	mov	r0, r4
 8010454:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010458:	3a30      	subs	r2, #48	; 0x30
 801045a:	2a09      	cmp	r2, #9
 801045c:	d903      	bls.n	8010466 <_vfiprintf_r+0x1ee>
 801045e:	2b00      	cmp	r3, #0
 8010460:	d0c5      	beq.n	80103ee <_vfiprintf_r+0x176>
 8010462:	9105      	str	r1, [sp, #20]
 8010464:	e7c3      	b.n	80103ee <_vfiprintf_r+0x176>
 8010466:	fb0c 2101 	mla	r1, ip, r1, r2
 801046a:	4604      	mov	r4, r0
 801046c:	2301      	movs	r3, #1
 801046e:	e7f0      	b.n	8010452 <_vfiprintf_r+0x1da>
 8010470:	ab03      	add	r3, sp, #12
 8010472:	9300      	str	r3, [sp, #0]
 8010474:	462a      	mov	r2, r5
 8010476:	4b16      	ldr	r3, [pc, #88]	; (80104d0 <_vfiprintf_r+0x258>)
 8010478:	a904      	add	r1, sp, #16
 801047a:	4630      	mov	r0, r6
 801047c:	f7fd ff5c 	bl	800e338 <_printf_float>
 8010480:	4607      	mov	r7, r0
 8010482:	1c78      	adds	r0, r7, #1
 8010484:	d1d6      	bne.n	8010434 <_vfiprintf_r+0x1bc>
 8010486:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010488:	07d9      	lsls	r1, r3, #31
 801048a:	d405      	bmi.n	8010498 <_vfiprintf_r+0x220>
 801048c:	89ab      	ldrh	r3, [r5, #12]
 801048e:	059a      	lsls	r2, r3, #22
 8010490:	d402      	bmi.n	8010498 <_vfiprintf_r+0x220>
 8010492:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010494:	f7ff fe92 	bl	80101bc <__retarget_lock_release_recursive>
 8010498:	89ab      	ldrh	r3, [r5, #12]
 801049a:	065b      	lsls	r3, r3, #25
 801049c:	f53f af12 	bmi.w	80102c4 <_vfiprintf_r+0x4c>
 80104a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80104a2:	e711      	b.n	80102c8 <_vfiprintf_r+0x50>
 80104a4:	ab03      	add	r3, sp, #12
 80104a6:	9300      	str	r3, [sp, #0]
 80104a8:	462a      	mov	r2, r5
 80104aa:	4b09      	ldr	r3, [pc, #36]	; (80104d0 <_vfiprintf_r+0x258>)
 80104ac:	a904      	add	r1, sp, #16
 80104ae:	4630      	mov	r0, r6
 80104b0:	f7fe f9ce 	bl	800e850 <_printf_i>
 80104b4:	e7e4      	b.n	8010480 <_vfiprintf_r+0x208>
 80104b6:	bf00      	nop
 80104b8:	0806844c 	.word	0x0806844c
 80104bc:	0806846c 	.word	0x0806846c
 80104c0:	0806842c 	.word	0x0806842c
 80104c4:	080682d4 	.word	0x080682d4
 80104c8:	080682de 	.word	0x080682de
 80104cc:	0800e339 	.word	0x0800e339
 80104d0:	08010255 	.word	0x08010255
 80104d4:	080682da 	.word	0x080682da

080104d8 <__swbuf_r>:
 80104d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104da:	460e      	mov	r6, r1
 80104dc:	4614      	mov	r4, r2
 80104de:	4605      	mov	r5, r0
 80104e0:	b118      	cbz	r0, 80104ea <__swbuf_r+0x12>
 80104e2:	6983      	ldr	r3, [r0, #24]
 80104e4:	b90b      	cbnz	r3, 80104ea <__swbuf_r+0x12>
 80104e6:	f000 f9e7 	bl	80108b8 <__sinit>
 80104ea:	4b21      	ldr	r3, [pc, #132]	; (8010570 <__swbuf_r+0x98>)
 80104ec:	429c      	cmp	r4, r3
 80104ee:	d12b      	bne.n	8010548 <__swbuf_r+0x70>
 80104f0:	686c      	ldr	r4, [r5, #4]
 80104f2:	69a3      	ldr	r3, [r4, #24]
 80104f4:	60a3      	str	r3, [r4, #8]
 80104f6:	89a3      	ldrh	r3, [r4, #12]
 80104f8:	071a      	lsls	r2, r3, #28
 80104fa:	d52f      	bpl.n	801055c <__swbuf_r+0x84>
 80104fc:	6923      	ldr	r3, [r4, #16]
 80104fe:	b36b      	cbz	r3, 801055c <__swbuf_r+0x84>
 8010500:	6923      	ldr	r3, [r4, #16]
 8010502:	6820      	ldr	r0, [r4, #0]
 8010504:	1ac0      	subs	r0, r0, r3
 8010506:	6963      	ldr	r3, [r4, #20]
 8010508:	b2f6      	uxtb	r6, r6
 801050a:	4283      	cmp	r3, r0
 801050c:	4637      	mov	r7, r6
 801050e:	dc04      	bgt.n	801051a <__swbuf_r+0x42>
 8010510:	4621      	mov	r1, r4
 8010512:	4628      	mov	r0, r5
 8010514:	f000 f93c 	bl	8010790 <_fflush_r>
 8010518:	bb30      	cbnz	r0, 8010568 <__swbuf_r+0x90>
 801051a:	68a3      	ldr	r3, [r4, #8]
 801051c:	3b01      	subs	r3, #1
 801051e:	60a3      	str	r3, [r4, #8]
 8010520:	6823      	ldr	r3, [r4, #0]
 8010522:	1c5a      	adds	r2, r3, #1
 8010524:	6022      	str	r2, [r4, #0]
 8010526:	701e      	strb	r6, [r3, #0]
 8010528:	6963      	ldr	r3, [r4, #20]
 801052a:	3001      	adds	r0, #1
 801052c:	4283      	cmp	r3, r0
 801052e:	d004      	beq.n	801053a <__swbuf_r+0x62>
 8010530:	89a3      	ldrh	r3, [r4, #12]
 8010532:	07db      	lsls	r3, r3, #31
 8010534:	d506      	bpl.n	8010544 <__swbuf_r+0x6c>
 8010536:	2e0a      	cmp	r6, #10
 8010538:	d104      	bne.n	8010544 <__swbuf_r+0x6c>
 801053a:	4621      	mov	r1, r4
 801053c:	4628      	mov	r0, r5
 801053e:	f000 f927 	bl	8010790 <_fflush_r>
 8010542:	b988      	cbnz	r0, 8010568 <__swbuf_r+0x90>
 8010544:	4638      	mov	r0, r7
 8010546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010548:	4b0a      	ldr	r3, [pc, #40]	; (8010574 <__swbuf_r+0x9c>)
 801054a:	429c      	cmp	r4, r3
 801054c:	d101      	bne.n	8010552 <__swbuf_r+0x7a>
 801054e:	68ac      	ldr	r4, [r5, #8]
 8010550:	e7cf      	b.n	80104f2 <__swbuf_r+0x1a>
 8010552:	4b09      	ldr	r3, [pc, #36]	; (8010578 <__swbuf_r+0xa0>)
 8010554:	429c      	cmp	r4, r3
 8010556:	bf08      	it	eq
 8010558:	68ec      	ldreq	r4, [r5, #12]
 801055a:	e7ca      	b.n	80104f2 <__swbuf_r+0x1a>
 801055c:	4621      	mov	r1, r4
 801055e:	4628      	mov	r0, r5
 8010560:	f000 f81a 	bl	8010598 <__swsetup_r>
 8010564:	2800      	cmp	r0, #0
 8010566:	d0cb      	beq.n	8010500 <__swbuf_r+0x28>
 8010568:	f04f 37ff 	mov.w	r7, #4294967295
 801056c:	e7ea      	b.n	8010544 <__swbuf_r+0x6c>
 801056e:	bf00      	nop
 8010570:	0806844c 	.word	0x0806844c
 8010574:	0806846c 	.word	0x0806846c
 8010578:	0806842c 	.word	0x0806842c

0801057c <__ascii_wctomb>:
 801057c:	b149      	cbz	r1, 8010592 <__ascii_wctomb+0x16>
 801057e:	2aff      	cmp	r2, #255	; 0xff
 8010580:	bf85      	ittet	hi
 8010582:	238a      	movhi	r3, #138	; 0x8a
 8010584:	6003      	strhi	r3, [r0, #0]
 8010586:	700a      	strbls	r2, [r1, #0]
 8010588:	f04f 30ff 	movhi.w	r0, #4294967295
 801058c:	bf98      	it	ls
 801058e:	2001      	movls	r0, #1
 8010590:	4770      	bx	lr
 8010592:	4608      	mov	r0, r1
 8010594:	4770      	bx	lr
	...

08010598 <__swsetup_r>:
 8010598:	4b32      	ldr	r3, [pc, #200]	; (8010664 <__swsetup_r+0xcc>)
 801059a:	b570      	push	{r4, r5, r6, lr}
 801059c:	681d      	ldr	r5, [r3, #0]
 801059e:	4606      	mov	r6, r0
 80105a0:	460c      	mov	r4, r1
 80105a2:	b125      	cbz	r5, 80105ae <__swsetup_r+0x16>
 80105a4:	69ab      	ldr	r3, [r5, #24]
 80105a6:	b913      	cbnz	r3, 80105ae <__swsetup_r+0x16>
 80105a8:	4628      	mov	r0, r5
 80105aa:	f000 f985 	bl	80108b8 <__sinit>
 80105ae:	4b2e      	ldr	r3, [pc, #184]	; (8010668 <__swsetup_r+0xd0>)
 80105b0:	429c      	cmp	r4, r3
 80105b2:	d10f      	bne.n	80105d4 <__swsetup_r+0x3c>
 80105b4:	686c      	ldr	r4, [r5, #4]
 80105b6:	89a3      	ldrh	r3, [r4, #12]
 80105b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80105bc:	0719      	lsls	r1, r3, #28
 80105be:	d42c      	bmi.n	801061a <__swsetup_r+0x82>
 80105c0:	06dd      	lsls	r5, r3, #27
 80105c2:	d411      	bmi.n	80105e8 <__swsetup_r+0x50>
 80105c4:	2309      	movs	r3, #9
 80105c6:	6033      	str	r3, [r6, #0]
 80105c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80105cc:	81a3      	strh	r3, [r4, #12]
 80105ce:	f04f 30ff 	mov.w	r0, #4294967295
 80105d2:	e03e      	b.n	8010652 <__swsetup_r+0xba>
 80105d4:	4b25      	ldr	r3, [pc, #148]	; (801066c <__swsetup_r+0xd4>)
 80105d6:	429c      	cmp	r4, r3
 80105d8:	d101      	bne.n	80105de <__swsetup_r+0x46>
 80105da:	68ac      	ldr	r4, [r5, #8]
 80105dc:	e7eb      	b.n	80105b6 <__swsetup_r+0x1e>
 80105de:	4b24      	ldr	r3, [pc, #144]	; (8010670 <__swsetup_r+0xd8>)
 80105e0:	429c      	cmp	r4, r3
 80105e2:	bf08      	it	eq
 80105e4:	68ec      	ldreq	r4, [r5, #12]
 80105e6:	e7e6      	b.n	80105b6 <__swsetup_r+0x1e>
 80105e8:	0758      	lsls	r0, r3, #29
 80105ea:	d512      	bpl.n	8010612 <__swsetup_r+0x7a>
 80105ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80105ee:	b141      	cbz	r1, 8010602 <__swsetup_r+0x6a>
 80105f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80105f4:	4299      	cmp	r1, r3
 80105f6:	d002      	beq.n	80105fe <__swsetup_r+0x66>
 80105f8:	4630      	mov	r0, r6
 80105fa:	f7fd fd61 	bl	800e0c0 <_free_r>
 80105fe:	2300      	movs	r3, #0
 8010600:	6363      	str	r3, [r4, #52]	; 0x34
 8010602:	89a3      	ldrh	r3, [r4, #12]
 8010604:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010608:	81a3      	strh	r3, [r4, #12]
 801060a:	2300      	movs	r3, #0
 801060c:	6063      	str	r3, [r4, #4]
 801060e:	6923      	ldr	r3, [r4, #16]
 8010610:	6023      	str	r3, [r4, #0]
 8010612:	89a3      	ldrh	r3, [r4, #12]
 8010614:	f043 0308 	orr.w	r3, r3, #8
 8010618:	81a3      	strh	r3, [r4, #12]
 801061a:	6923      	ldr	r3, [r4, #16]
 801061c:	b94b      	cbnz	r3, 8010632 <__swsetup_r+0x9a>
 801061e:	89a3      	ldrh	r3, [r4, #12]
 8010620:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010628:	d003      	beq.n	8010632 <__swsetup_r+0x9a>
 801062a:	4621      	mov	r1, r4
 801062c:	4630      	mov	r0, r6
 801062e:	f000 fa05 	bl	8010a3c <__smakebuf_r>
 8010632:	89a0      	ldrh	r0, [r4, #12]
 8010634:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010638:	f010 0301 	ands.w	r3, r0, #1
 801063c:	d00a      	beq.n	8010654 <__swsetup_r+0xbc>
 801063e:	2300      	movs	r3, #0
 8010640:	60a3      	str	r3, [r4, #8]
 8010642:	6963      	ldr	r3, [r4, #20]
 8010644:	425b      	negs	r3, r3
 8010646:	61a3      	str	r3, [r4, #24]
 8010648:	6923      	ldr	r3, [r4, #16]
 801064a:	b943      	cbnz	r3, 801065e <__swsetup_r+0xc6>
 801064c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010650:	d1ba      	bne.n	80105c8 <__swsetup_r+0x30>
 8010652:	bd70      	pop	{r4, r5, r6, pc}
 8010654:	0781      	lsls	r1, r0, #30
 8010656:	bf58      	it	pl
 8010658:	6963      	ldrpl	r3, [r4, #20]
 801065a:	60a3      	str	r3, [r4, #8]
 801065c:	e7f4      	b.n	8010648 <__swsetup_r+0xb0>
 801065e:	2000      	movs	r0, #0
 8010660:	e7f7      	b.n	8010652 <__swsetup_r+0xba>
 8010662:	bf00      	nop
 8010664:	240017bc 	.word	0x240017bc
 8010668:	0806844c 	.word	0x0806844c
 801066c:	0806846c 	.word	0x0806846c
 8010670:	0806842c 	.word	0x0806842c

08010674 <abort>:
 8010674:	b508      	push	{r3, lr}
 8010676:	2006      	movs	r0, #6
 8010678:	f000 fa48 	bl	8010b0c <raise>
 801067c:	2001      	movs	r0, #1
 801067e:	f000 fbeb 	bl	8010e58 <_exit>
	...

08010684 <__sflush_r>:
 8010684:	898a      	ldrh	r2, [r1, #12]
 8010686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801068a:	4605      	mov	r5, r0
 801068c:	0710      	lsls	r0, r2, #28
 801068e:	460c      	mov	r4, r1
 8010690:	d458      	bmi.n	8010744 <__sflush_r+0xc0>
 8010692:	684b      	ldr	r3, [r1, #4]
 8010694:	2b00      	cmp	r3, #0
 8010696:	dc05      	bgt.n	80106a4 <__sflush_r+0x20>
 8010698:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801069a:	2b00      	cmp	r3, #0
 801069c:	dc02      	bgt.n	80106a4 <__sflush_r+0x20>
 801069e:	2000      	movs	r0, #0
 80106a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106a6:	2e00      	cmp	r6, #0
 80106a8:	d0f9      	beq.n	801069e <__sflush_r+0x1a>
 80106aa:	2300      	movs	r3, #0
 80106ac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80106b0:	682f      	ldr	r7, [r5, #0]
 80106b2:	602b      	str	r3, [r5, #0]
 80106b4:	d032      	beq.n	801071c <__sflush_r+0x98>
 80106b6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80106b8:	89a3      	ldrh	r3, [r4, #12]
 80106ba:	075a      	lsls	r2, r3, #29
 80106bc:	d505      	bpl.n	80106ca <__sflush_r+0x46>
 80106be:	6863      	ldr	r3, [r4, #4]
 80106c0:	1ac0      	subs	r0, r0, r3
 80106c2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80106c4:	b10b      	cbz	r3, 80106ca <__sflush_r+0x46>
 80106c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80106c8:	1ac0      	subs	r0, r0, r3
 80106ca:	2300      	movs	r3, #0
 80106cc:	4602      	mov	r2, r0
 80106ce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80106d0:	6a21      	ldr	r1, [r4, #32]
 80106d2:	4628      	mov	r0, r5
 80106d4:	47b0      	blx	r6
 80106d6:	1c43      	adds	r3, r0, #1
 80106d8:	89a3      	ldrh	r3, [r4, #12]
 80106da:	d106      	bne.n	80106ea <__sflush_r+0x66>
 80106dc:	6829      	ldr	r1, [r5, #0]
 80106de:	291d      	cmp	r1, #29
 80106e0:	d82c      	bhi.n	801073c <__sflush_r+0xb8>
 80106e2:	4a2a      	ldr	r2, [pc, #168]	; (801078c <__sflush_r+0x108>)
 80106e4:	40ca      	lsrs	r2, r1
 80106e6:	07d6      	lsls	r6, r2, #31
 80106e8:	d528      	bpl.n	801073c <__sflush_r+0xb8>
 80106ea:	2200      	movs	r2, #0
 80106ec:	6062      	str	r2, [r4, #4]
 80106ee:	04d9      	lsls	r1, r3, #19
 80106f0:	6922      	ldr	r2, [r4, #16]
 80106f2:	6022      	str	r2, [r4, #0]
 80106f4:	d504      	bpl.n	8010700 <__sflush_r+0x7c>
 80106f6:	1c42      	adds	r2, r0, #1
 80106f8:	d101      	bne.n	80106fe <__sflush_r+0x7a>
 80106fa:	682b      	ldr	r3, [r5, #0]
 80106fc:	b903      	cbnz	r3, 8010700 <__sflush_r+0x7c>
 80106fe:	6560      	str	r0, [r4, #84]	; 0x54
 8010700:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010702:	602f      	str	r7, [r5, #0]
 8010704:	2900      	cmp	r1, #0
 8010706:	d0ca      	beq.n	801069e <__sflush_r+0x1a>
 8010708:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801070c:	4299      	cmp	r1, r3
 801070e:	d002      	beq.n	8010716 <__sflush_r+0x92>
 8010710:	4628      	mov	r0, r5
 8010712:	f7fd fcd5 	bl	800e0c0 <_free_r>
 8010716:	2000      	movs	r0, #0
 8010718:	6360      	str	r0, [r4, #52]	; 0x34
 801071a:	e7c1      	b.n	80106a0 <__sflush_r+0x1c>
 801071c:	6a21      	ldr	r1, [r4, #32]
 801071e:	2301      	movs	r3, #1
 8010720:	4628      	mov	r0, r5
 8010722:	47b0      	blx	r6
 8010724:	1c41      	adds	r1, r0, #1
 8010726:	d1c7      	bne.n	80106b8 <__sflush_r+0x34>
 8010728:	682b      	ldr	r3, [r5, #0]
 801072a:	2b00      	cmp	r3, #0
 801072c:	d0c4      	beq.n	80106b8 <__sflush_r+0x34>
 801072e:	2b1d      	cmp	r3, #29
 8010730:	d001      	beq.n	8010736 <__sflush_r+0xb2>
 8010732:	2b16      	cmp	r3, #22
 8010734:	d101      	bne.n	801073a <__sflush_r+0xb6>
 8010736:	602f      	str	r7, [r5, #0]
 8010738:	e7b1      	b.n	801069e <__sflush_r+0x1a>
 801073a:	89a3      	ldrh	r3, [r4, #12]
 801073c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010740:	81a3      	strh	r3, [r4, #12]
 8010742:	e7ad      	b.n	80106a0 <__sflush_r+0x1c>
 8010744:	690f      	ldr	r7, [r1, #16]
 8010746:	2f00      	cmp	r7, #0
 8010748:	d0a9      	beq.n	801069e <__sflush_r+0x1a>
 801074a:	0793      	lsls	r3, r2, #30
 801074c:	680e      	ldr	r6, [r1, #0]
 801074e:	bf08      	it	eq
 8010750:	694b      	ldreq	r3, [r1, #20]
 8010752:	600f      	str	r7, [r1, #0]
 8010754:	bf18      	it	ne
 8010756:	2300      	movne	r3, #0
 8010758:	eba6 0807 	sub.w	r8, r6, r7
 801075c:	608b      	str	r3, [r1, #8]
 801075e:	f1b8 0f00 	cmp.w	r8, #0
 8010762:	dd9c      	ble.n	801069e <__sflush_r+0x1a>
 8010764:	6a21      	ldr	r1, [r4, #32]
 8010766:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010768:	4643      	mov	r3, r8
 801076a:	463a      	mov	r2, r7
 801076c:	4628      	mov	r0, r5
 801076e:	47b0      	blx	r6
 8010770:	2800      	cmp	r0, #0
 8010772:	dc06      	bgt.n	8010782 <__sflush_r+0xfe>
 8010774:	89a3      	ldrh	r3, [r4, #12]
 8010776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801077a:	81a3      	strh	r3, [r4, #12]
 801077c:	f04f 30ff 	mov.w	r0, #4294967295
 8010780:	e78e      	b.n	80106a0 <__sflush_r+0x1c>
 8010782:	4407      	add	r7, r0
 8010784:	eba8 0800 	sub.w	r8, r8, r0
 8010788:	e7e9      	b.n	801075e <__sflush_r+0xda>
 801078a:	bf00      	nop
 801078c:	20400001 	.word	0x20400001

08010790 <_fflush_r>:
 8010790:	b538      	push	{r3, r4, r5, lr}
 8010792:	690b      	ldr	r3, [r1, #16]
 8010794:	4605      	mov	r5, r0
 8010796:	460c      	mov	r4, r1
 8010798:	b913      	cbnz	r3, 80107a0 <_fflush_r+0x10>
 801079a:	2500      	movs	r5, #0
 801079c:	4628      	mov	r0, r5
 801079e:	bd38      	pop	{r3, r4, r5, pc}
 80107a0:	b118      	cbz	r0, 80107aa <_fflush_r+0x1a>
 80107a2:	6983      	ldr	r3, [r0, #24]
 80107a4:	b90b      	cbnz	r3, 80107aa <_fflush_r+0x1a>
 80107a6:	f000 f887 	bl	80108b8 <__sinit>
 80107aa:	4b14      	ldr	r3, [pc, #80]	; (80107fc <_fflush_r+0x6c>)
 80107ac:	429c      	cmp	r4, r3
 80107ae:	d11b      	bne.n	80107e8 <_fflush_r+0x58>
 80107b0:	686c      	ldr	r4, [r5, #4]
 80107b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d0ef      	beq.n	801079a <_fflush_r+0xa>
 80107ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80107bc:	07d0      	lsls	r0, r2, #31
 80107be:	d404      	bmi.n	80107ca <_fflush_r+0x3a>
 80107c0:	0599      	lsls	r1, r3, #22
 80107c2:	d402      	bmi.n	80107ca <_fflush_r+0x3a>
 80107c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80107c6:	f7ff fcf8 	bl	80101ba <__retarget_lock_acquire_recursive>
 80107ca:	4628      	mov	r0, r5
 80107cc:	4621      	mov	r1, r4
 80107ce:	f7ff ff59 	bl	8010684 <__sflush_r>
 80107d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80107d4:	07da      	lsls	r2, r3, #31
 80107d6:	4605      	mov	r5, r0
 80107d8:	d4e0      	bmi.n	801079c <_fflush_r+0xc>
 80107da:	89a3      	ldrh	r3, [r4, #12]
 80107dc:	059b      	lsls	r3, r3, #22
 80107de:	d4dd      	bmi.n	801079c <_fflush_r+0xc>
 80107e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80107e2:	f7ff fceb 	bl	80101bc <__retarget_lock_release_recursive>
 80107e6:	e7d9      	b.n	801079c <_fflush_r+0xc>
 80107e8:	4b05      	ldr	r3, [pc, #20]	; (8010800 <_fflush_r+0x70>)
 80107ea:	429c      	cmp	r4, r3
 80107ec:	d101      	bne.n	80107f2 <_fflush_r+0x62>
 80107ee:	68ac      	ldr	r4, [r5, #8]
 80107f0:	e7df      	b.n	80107b2 <_fflush_r+0x22>
 80107f2:	4b04      	ldr	r3, [pc, #16]	; (8010804 <_fflush_r+0x74>)
 80107f4:	429c      	cmp	r4, r3
 80107f6:	bf08      	it	eq
 80107f8:	68ec      	ldreq	r4, [r5, #12]
 80107fa:	e7da      	b.n	80107b2 <_fflush_r+0x22>
 80107fc:	0806844c 	.word	0x0806844c
 8010800:	0806846c 	.word	0x0806846c
 8010804:	0806842c 	.word	0x0806842c

08010808 <std>:
 8010808:	2300      	movs	r3, #0
 801080a:	b510      	push	{r4, lr}
 801080c:	4604      	mov	r4, r0
 801080e:	e9c0 3300 	strd	r3, r3, [r0]
 8010812:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010816:	6083      	str	r3, [r0, #8]
 8010818:	8181      	strh	r1, [r0, #12]
 801081a:	6643      	str	r3, [r0, #100]	; 0x64
 801081c:	81c2      	strh	r2, [r0, #14]
 801081e:	6183      	str	r3, [r0, #24]
 8010820:	4619      	mov	r1, r3
 8010822:	2208      	movs	r2, #8
 8010824:	305c      	adds	r0, #92	; 0x5c
 8010826:	f7fd fc43 	bl	800e0b0 <memset>
 801082a:	4b05      	ldr	r3, [pc, #20]	; (8010840 <std+0x38>)
 801082c:	6263      	str	r3, [r4, #36]	; 0x24
 801082e:	4b05      	ldr	r3, [pc, #20]	; (8010844 <std+0x3c>)
 8010830:	62a3      	str	r3, [r4, #40]	; 0x28
 8010832:	4b05      	ldr	r3, [pc, #20]	; (8010848 <std+0x40>)
 8010834:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010836:	4b05      	ldr	r3, [pc, #20]	; (801084c <std+0x44>)
 8010838:	6224      	str	r4, [r4, #32]
 801083a:	6323      	str	r3, [r4, #48]	; 0x30
 801083c:	bd10      	pop	{r4, pc}
 801083e:	bf00      	nop
 8010840:	08010b45 	.word	0x08010b45
 8010844:	08010b67 	.word	0x08010b67
 8010848:	08010b9f 	.word	0x08010b9f
 801084c:	08010bc3 	.word	0x08010bc3

08010850 <_cleanup_r>:
 8010850:	4901      	ldr	r1, [pc, #4]	; (8010858 <_cleanup_r+0x8>)
 8010852:	f000 b8af 	b.w	80109b4 <_fwalk_reent>
 8010856:	bf00      	nop
 8010858:	08010791 	.word	0x08010791

0801085c <__sfmoreglue>:
 801085c:	b570      	push	{r4, r5, r6, lr}
 801085e:	1e4a      	subs	r2, r1, #1
 8010860:	2568      	movs	r5, #104	; 0x68
 8010862:	4355      	muls	r5, r2
 8010864:	460e      	mov	r6, r1
 8010866:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801086a:	f7fd fc79 	bl	800e160 <_malloc_r>
 801086e:	4604      	mov	r4, r0
 8010870:	b140      	cbz	r0, 8010884 <__sfmoreglue+0x28>
 8010872:	2100      	movs	r1, #0
 8010874:	e9c0 1600 	strd	r1, r6, [r0]
 8010878:	300c      	adds	r0, #12
 801087a:	60a0      	str	r0, [r4, #8]
 801087c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010880:	f7fd fc16 	bl	800e0b0 <memset>
 8010884:	4620      	mov	r0, r4
 8010886:	bd70      	pop	{r4, r5, r6, pc}

08010888 <__sfp_lock_acquire>:
 8010888:	4801      	ldr	r0, [pc, #4]	; (8010890 <__sfp_lock_acquire+0x8>)
 801088a:	f7ff bc96 	b.w	80101ba <__retarget_lock_acquire_recursive>
 801088e:	bf00      	nop
 8010890:	24016714 	.word	0x24016714

08010894 <__sfp_lock_release>:
 8010894:	4801      	ldr	r0, [pc, #4]	; (801089c <__sfp_lock_release+0x8>)
 8010896:	f7ff bc91 	b.w	80101bc <__retarget_lock_release_recursive>
 801089a:	bf00      	nop
 801089c:	24016714 	.word	0x24016714

080108a0 <__sinit_lock_acquire>:
 80108a0:	4801      	ldr	r0, [pc, #4]	; (80108a8 <__sinit_lock_acquire+0x8>)
 80108a2:	f7ff bc8a 	b.w	80101ba <__retarget_lock_acquire_recursive>
 80108a6:	bf00      	nop
 80108a8:	2401670f 	.word	0x2401670f

080108ac <__sinit_lock_release>:
 80108ac:	4801      	ldr	r0, [pc, #4]	; (80108b4 <__sinit_lock_release+0x8>)
 80108ae:	f7ff bc85 	b.w	80101bc <__retarget_lock_release_recursive>
 80108b2:	bf00      	nop
 80108b4:	2401670f 	.word	0x2401670f

080108b8 <__sinit>:
 80108b8:	b510      	push	{r4, lr}
 80108ba:	4604      	mov	r4, r0
 80108bc:	f7ff fff0 	bl	80108a0 <__sinit_lock_acquire>
 80108c0:	69a3      	ldr	r3, [r4, #24]
 80108c2:	b11b      	cbz	r3, 80108cc <__sinit+0x14>
 80108c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80108c8:	f7ff bff0 	b.w	80108ac <__sinit_lock_release>
 80108cc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80108d0:	6523      	str	r3, [r4, #80]	; 0x50
 80108d2:	4b13      	ldr	r3, [pc, #76]	; (8010920 <__sinit+0x68>)
 80108d4:	4a13      	ldr	r2, [pc, #76]	; (8010924 <__sinit+0x6c>)
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	62a2      	str	r2, [r4, #40]	; 0x28
 80108da:	42a3      	cmp	r3, r4
 80108dc:	bf04      	itt	eq
 80108de:	2301      	moveq	r3, #1
 80108e0:	61a3      	streq	r3, [r4, #24]
 80108e2:	4620      	mov	r0, r4
 80108e4:	f000 f820 	bl	8010928 <__sfp>
 80108e8:	6060      	str	r0, [r4, #4]
 80108ea:	4620      	mov	r0, r4
 80108ec:	f000 f81c 	bl	8010928 <__sfp>
 80108f0:	60a0      	str	r0, [r4, #8]
 80108f2:	4620      	mov	r0, r4
 80108f4:	f000 f818 	bl	8010928 <__sfp>
 80108f8:	2200      	movs	r2, #0
 80108fa:	60e0      	str	r0, [r4, #12]
 80108fc:	2104      	movs	r1, #4
 80108fe:	6860      	ldr	r0, [r4, #4]
 8010900:	f7ff ff82 	bl	8010808 <std>
 8010904:	68a0      	ldr	r0, [r4, #8]
 8010906:	2201      	movs	r2, #1
 8010908:	2109      	movs	r1, #9
 801090a:	f7ff ff7d 	bl	8010808 <std>
 801090e:	68e0      	ldr	r0, [r4, #12]
 8010910:	2202      	movs	r2, #2
 8010912:	2112      	movs	r1, #18
 8010914:	f7ff ff78 	bl	8010808 <std>
 8010918:	2301      	movs	r3, #1
 801091a:	61a3      	str	r3, [r4, #24]
 801091c:	e7d2      	b.n	80108c4 <__sinit+0xc>
 801091e:	bf00      	nop
 8010920:	080680a8 	.word	0x080680a8
 8010924:	08010851 	.word	0x08010851

08010928 <__sfp>:
 8010928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801092a:	4607      	mov	r7, r0
 801092c:	f7ff ffac 	bl	8010888 <__sfp_lock_acquire>
 8010930:	4b1e      	ldr	r3, [pc, #120]	; (80109ac <__sfp+0x84>)
 8010932:	681e      	ldr	r6, [r3, #0]
 8010934:	69b3      	ldr	r3, [r6, #24]
 8010936:	b913      	cbnz	r3, 801093e <__sfp+0x16>
 8010938:	4630      	mov	r0, r6
 801093a:	f7ff ffbd 	bl	80108b8 <__sinit>
 801093e:	3648      	adds	r6, #72	; 0x48
 8010940:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010944:	3b01      	subs	r3, #1
 8010946:	d503      	bpl.n	8010950 <__sfp+0x28>
 8010948:	6833      	ldr	r3, [r6, #0]
 801094a:	b30b      	cbz	r3, 8010990 <__sfp+0x68>
 801094c:	6836      	ldr	r6, [r6, #0]
 801094e:	e7f7      	b.n	8010940 <__sfp+0x18>
 8010950:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010954:	b9d5      	cbnz	r5, 801098c <__sfp+0x64>
 8010956:	4b16      	ldr	r3, [pc, #88]	; (80109b0 <__sfp+0x88>)
 8010958:	60e3      	str	r3, [r4, #12]
 801095a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801095e:	6665      	str	r5, [r4, #100]	; 0x64
 8010960:	f7ff fc2a 	bl	80101b8 <__retarget_lock_init_recursive>
 8010964:	f7ff ff96 	bl	8010894 <__sfp_lock_release>
 8010968:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801096c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010970:	6025      	str	r5, [r4, #0]
 8010972:	61a5      	str	r5, [r4, #24]
 8010974:	2208      	movs	r2, #8
 8010976:	4629      	mov	r1, r5
 8010978:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801097c:	f7fd fb98 	bl	800e0b0 <memset>
 8010980:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010984:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010988:	4620      	mov	r0, r4
 801098a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801098c:	3468      	adds	r4, #104	; 0x68
 801098e:	e7d9      	b.n	8010944 <__sfp+0x1c>
 8010990:	2104      	movs	r1, #4
 8010992:	4638      	mov	r0, r7
 8010994:	f7ff ff62 	bl	801085c <__sfmoreglue>
 8010998:	4604      	mov	r4, r0
 801099a:	6030      	str	r0, [r6, #0]
 801099c:	2800      	cmp	r0, #0
 801099e:	d1d5      	bne.n	801094c <__sfp+0x24>
 80109a0:	f7ff ff78 	bl	8010894 <__sfp_lock_release>
 80109a4:	230c      	movs	r3, #12
 80109a6:	603b      	str	r3, [r7, #0]
 80109a8:	e7ee      	b.n	8010988 <__sfp+0x60>
 80109aa:	bf00      	nop
 80109ac:	080680a8 	.word	0x080680a8
 80109b0:	ffff0001 	.word	0xffff0001

080109b4 <_fwalk_reent>:
 80109b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80109b8:	4606      	mov	r6, r0
 80109ba:	4688      	mov	r8, r1
 80109bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80109c0:	2700      	movs	r7, #0
 80109c2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80109c6:	f1b9 0901 	subs.w	r9, r9, #1
 80109ca:	d505      	bpl.n	80109d8 <_fwalk_reent+0x24>
 80109cc:	6824      	ldr	r4, [r4, #0]
 80109ce:	2c00      	cmp	r4, #0
 80109d0:	d1f7      	bne.n	80109c2 <_fwalk_reent+0xe>
 80109d2:	4638      	mov	r0, r7
 80109d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80109d8:	89ab      	ldrh	r3, [r5, #12]
 80109da:	2b01      	cmp	r3, #1
 80109dc:	d907      	bls.n	80109ee <_fwalk_reent+0x3a>
 80109de:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80109e2:	3301      	adds	r3, #1
 80109e4:	d003      	beq.n	80109ee <_fwalk_reent+0x3a>
 80109e6:	4629      	mov	r1, r5
 80109e8:	4630      	mov	r0, r6
 80109ea:	47c0      	blx	r8
 80109ec:	4307      	orrs	r7, r0
 80109ee:	3568      	adds	r5, #104	; 0x68
 80109f0:	e7e9      	b.n	80109c6 <_fwalk_reent+0x12>

080109f2 <__swhatbuf_r>:
 80109f2:	b570      	push	{r4, r5, r6, lr}
 80109f4:	460e      	mov	r6, r1
 80109f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80109fa:	2900      	cmp	r1, #0
 80109fc:	b096      	sub	sp, #88	; 0x58
 80109fe:	4614      	mov	r4, r2
 8010a00:	461d      	mov	r5, r3
 8010a02:	da07      	bge.n	8010a14 <__swhatbuf_r+0x22>
 8010a04:	2300      	movs	r3, #0
 8010a06:	602b      	str	r3, [r5, #0]
 8010a08:	89b3      	ldrh	r3, [r6, #12]
 8010a0a:	061a      	lsls	r2, r3, #24
 8010a0c:	d410      	bmi.n	8010a30 <__swhatbuf_r+0x3e>
 8010a0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a12:	e00e      	b.n	8010a32 <__swhatbuf_r+0x40>
 8010a14:	466a      	mov	r2, sp
 8010a16:	f000 f8fb 	bl	8010c10 <_fstat_r>
 8010a1a:	2800      	cmp	r0, #0
 8010a1c:	dbf2      	blt.n	8010a04 <__swhatbuf_r+0x12>
 8010a1e:	9a01      	ldr	r2, [sp, #4]
 8010a20:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010a24:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010a28:	425a      	negs	r2, r3
 8010a2a:	415a      	adcs	r2, r3
 8010a2c:	602a      	str	r2, [r5, #0]
 8010a2e:	e7ee      	b.n	8010a0e <__swhatbuf_r+0x1c>
 8010a30:	2340      	movs	r3, #64	; 0x40
 8010a32:	2000      	movs	r0, #0
 8010a34:	6023      	str	r3, [r4, #0]
 8010a36:	b016      	add	sp, #88	; 0x58
 8010a38:	bd70      	pop	{r4, r5, r6, pc}
	...

08010a3c <__smakebuf_r>:
 8010a3c:	898b      	ldrh	r3, [r1, #12]
 8010a3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a40:	079d      	lsls	r5, r3, #30
 8010a42:	4606      	mov	r6, r0
 8010a44:	460c      	mov	r4, r1
 8010a46:	d507      	bpl.n	8010a58 <__smakebuf_r+0x1c>
 8010a48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010a4c:	6023      	str	r3, [r4, #0]
 8010a4e:	6123      	str	r3, [r4, #16]
 8010a50:	2301      	movs	r3, #1
 8010a52:	6163      	str	r3, [r4, #20]
 8010a54:	b002      	add	sp, #8
 8010a56:	bd70      	pop	{r4, r5, r6, pc}
 8010a58:	ab01      	add	r3, sp, #4
 8010a5a:	466a      	mov	r2, sp
 8010a5c:	f7ff ffc9 	bl	80109f2 <__swhatbuf_r>
 8010a60:	9900      	ldr	r1, [sp, #0]
 8010a62:	4605      	mov	r5, r0
 8010a64:	4630      	mov	r0, r6
 8010a66:	f7fd fb7b 	bl	800e160 <_malloc_r>
 8010a6a:	b948      	cbnz	r0, 8010a80 <__smakebuf_r+0x44>
 8010a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010a70:	059a      	lsls	r2, r3, #22
 8010a72:	d4ef      	bmi.n	8010a54 <__smakebuf_r+0x18>
 8010a74:	f023 0303 	bic.w	r3, r3, #3
 8010a78:	f043 0302 	orr.w	r3, r3, #2
 8010a7c:	81a3      	strh	r3, [r4, #12]
 8010a7e:	e7e3      	b.n	8010a48 <__smakebuf_r+0xc>
 8010a80:	4b0d      	ldr	r3, [pc, #52]	; (8010ab8 <__smakebuf_r+0x7c>)
 8010a82:	62b3      	str	r3, [r6, #40]	; 0x28
 8010a84:	89a3      	ldrh	r3, [r4, #12]
 8010a86:	6020      	str	r0, [r4, #0]
 8010a88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010a8c:	81a3      	strh	r3, [r4, #12]
 8010a8e:	9b00      	ldr	r3, [sp, #0]
 8010a90:	6163      	str	r3, [r4, #20]
 8010a92:	9b01      	ldr	r3, [sp, #4]
 8010a94:	6120      	str	r0, [r4, #16]
 8010a96:	b15b      	cbz	r3, 8010ab0 <__smakebuf_r+0x74>
 8010a98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010a9c:	4630      	mov	r0, r6
 8010a9e:	f000 f8c9 	bl	8010c34 <_isatty_r>
 8010aa2:	b128      	cbz	r0, 8010ab0 <__smakebuf_r+0x74>
 8010aa4:	89a3      	ldrh	r3, [r4, #12]
 8010aa6:	f023 0303 	bic.w	r3, r3, #3
 8010aaa:	f043 0301 	orr.w	r3, r3, #1
 8010aae:	81a3      	strh	r3, [r4, #12]
 8010ab0:	89a0      	ldrh	r0, [r4, #12]
 8010ab2:	4305      	orrs	r5, r0
 8010ab4:	81a5      	strh	r5, [r4, #12]
 8010ab6:	e7cd      	b.n	8010a54 <__smakebuf_r+0x18>
 8010ab8:	08010851 	.word	0x08010851

08010abc <_raise_r>:
 8010abc:	291f      	cmp	r1, #31
 8010abe:	b538      	push	{r3, r4, r5, lr}
 8010ac0:	4604      	mov	r4, r0
 8010ac2:	460d      	mov	r5, r1
 8010ac4:	d904      	bls.n	8010ad0 <_raise_r+0x14>
 8010ac6:	2316      	movs	r3, #22
 8010ac8:	6003      	str	r3, [r0, #0]
 8010aca:	f04f 30ff 	mov.w	r0, #4294967295
 8010ace:	bd38      	pop	{r3, r4, r5, pc}
 8010ad0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010ad2:	b112      	cbz	r2, 8010ada <_raise_r+0x1e>
 8010ad4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010ad8:	b94b      	cbnz	r3, 8010aee <_raise_r+0x32>
 8010ada:	4620      	mov	r0, r4
 8010adc:	f000 f830 	bl	8010b40 <_getpid_r>
 8010ae0:	462a      	mov	r2, r5
 8010ae2:	4601      	mov	r1, r0
 8010ae4:	4620      	mov	r0, r4
 8010ae6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010aea:	f000 b817 	b.w	8010b1c <_kill_r>
 8010aee:	2b01      	cmp	r3, #1
 8010af0:	d00a      	beq.n	8010b08 <_raise_r+0x4c>
 8010af2:	1c59      	adds	r1, r3, #1
 8010af4:	d103      	bne.n	8010afe <_raise_r+0x42>
 8010af6:	2316      	movs	r3, #22
 8010af8:	6003      	str	r3, [r0, #0]
 8010afa:	2001      	movs	r0, #1
 8010afc:	e7e7      	b.n	8010ace <_raise_r+0x12>
 8010afe:	2400      	movs	r4, #0
 8010b00:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010b04:	4628      	mov	r0, r5
 8010b06:	4798      	blx	r3
 8010b08:	2000      	movs	r0, #0
 8010b0a:	e7e0      	b.n	8010ace <_raise_r+0x12>

08010b0c <raise>:
 8010b0c:	4b02      	ldr	r3, [pc, #8]	; (8010b18 <raise+0xc>)
 8010b0e:	4601      	mov	r1, r0
 8010b10:	6818      	ldr	r0, [r3, #0]
 8010b12:	f7ff bfd3 	b.w	8010abc <_raise_r>
 8010b16:	bf00      	nop
 8010b18:	240017bc 	.word	0x240017bc

08010b1c <_kill_r>:
 8010b1c:	b538      	push	{r3, r4, r5, lr}
 8010b1e:	4d07      	ldr	r5, [pc, #28]	; (8010b3c <_kill_r+0x20>)
 8010b20:	2300      	movs	r3, #0
 8010b22:	4604      	mov	r4, r0
 8010b24:	4608      	mov	r0, r1
 8010b26:	4611      	mov	r1, r2
 8010b28:	602b      	str	r3, [r5, #0]
 8010b2a:	f000 f975 	bl	8010e18 <_kill>
 8010b2e:	1c43      	adds	r3, r0, #1
 8010b30:	d102      	bne.n	8010b38 <_kill_r+0x1c>
 8010b32:	682b      	ldr	r3, [r5, #0]
 8010b34:	b103      	cbz	r3, 8010b38 <_kill_r+0x1c>
 8010b36:	6023      	str	r3, [r4, #0]
 8010b38:	bd38      	pop	{r3, r4, r5, pc}
 8010b3a:	bf00      	nop
 8010b3c:	24016708 	.word	0x24016708

08010b40 <_getpid_r>:
 8010b40:	f000 b95a 	b.w	8010df8 <_getpid>

08010b44 <__sread>:
 8010b44:	b510      	push	{r4, lr}
 8010b46:	460c      	mov	r4, r1
 8010b48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b4c:	f000 f894 	bl	8010c78 <_read_r>
 8010b50:	2800      	cmp	r0, #0
 8010b52:	bfab      	itete	ge
 8010b54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010b56:	89a3      	ldrhlt	r3, [r4, #12]
 8010b58:	181b      	addge	r3, r3, r0
 8010b5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010b5e:	bfac      	ite	ge
 8010b60:	6563      	strge	r3, [r4, #84]	; 0x54
 8010b62:	81a3      	strhlt	r3, [r4, #12]
 8010b64:	bd10      	pop	{r4, pc}

08010b66 <__swrite>:
 8010b66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b6a:	461f      	mov	r7, r3
 8010b6c:	898b      	ldrh	r3, [r1, #12]
 8010b6e:	05db      	lsls	r3, r3, #23
 8010b70:	4605      	mov	r5, r0
 8010b72:	460c      	mov	r4, r1
 8010b74:	4616      	mov	r6, r2
 8010b76:	d505      	bpl.n	8010b84 <__swrite+0x1e>
 8010b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010b7c:	2302      	movs	r3, #2
 8010b7e:	2200      	movs	r2, #0
 8010b80:	f000 f868 	bl	8010c54 <_lseek_r>
 8010b84:	89a3      	ldrh	r3, [r4, #12]
 8010b86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010b8a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010b8e:	81a3      	strh	r3, [r4, #12]
 8010b90:	4632      	mov	r2, r6
 8010b92:	463b      	mov	r3, r7
 8010b94:	4628      	mov	r0, r5
 8010b96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010b9a:	f000 b817 	b.w	8010bcc <_write_r>

08010b9e <__sseek>:
 8010b9e:	b510      	push	{r4, lr}
 8010ba0:	460c      	mov	r4, r1
 8010ba2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010ba6:	f000 f855 	bl	8010c54 <_lseek_r>
 8010baa:	1c43      	adds	r3, r0, #1
 8010bac:	89a3      	ldrh	r3, [r4, #12]
 8010bae:	bf15      	itete	ne
 8010bb0:	6560      	strne	r0, [r4, #84]	; 0x54
 8010bb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010bb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010bba:	81a3      	strheq	r3, [r4, #12]
 8010bbc:	bf18      	it	ne
 8010bbe:	81a3      	strhne	r3, [r4, #12]
 8010bc0:	bd10      	pop	{r4, pc}

08010bc2 <__sclose>:
 8010bc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010bc6:	f000 b813 	b.w	8010bf0 <_close_r>
	...

08010bcc <_write_r>:
 8010bcc:	b538      	push	{r3, r4, r5, lr}
 8010bce:	4d07      	ldr	r5, [pc, #28]	; (8010bec <_write_r+0x20>)
 8010bd0:	4604      	mov	r4, r0
 8010bd2:	4608      	mov	r0, r1
 8010bd4:	4611      	mov	r1, r2
 8010bd6:	2200      	movs	r2, #0
 8010bd8:	602a      	str	r2, [r5, #0]
 8010bda:	461a      	mov	r2, r3
 8010bdc:	f000 f934 	bl	8010e48 <_write>
 8010be0:	1c43      	adds	r3, r0, #1
 8010be2:	d102      	bne.n	8010bea <_write_r+0x1e>
 8010be4:	682b      	ldr	r3, [r5, #0]
 8010be6:	b103      	cbz	r3, 8010bea <_write_r+0x1e>
 8010be8:	6023      	str	r3, [r4, #0]
 8010bea:	bd38      	pop	{r3, r4, r5, pc}
 8010bec:	24016708 	.word	0x24016708

08010bf0 <_close_r>:
 8010bf0:	b538      	push	{r3, r4, r5, lr}
 8010bf2:	4d06      	ldr	r5, [pc, #24]	; (8010c0c <_close_r+0x1c>)
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	4604      	mov	r4, r0
 8010bf8:	4608      	mov	r0, r1
 8010bfa:	602b      	str	r3, [r5, #0]
 8010bfc:	f000 f8ec 	bl	8010dd8 <_close>
 8010c00:	1c43      	adds	r3, r0, #1
 8010c02:	d102      	bne.n	8010c0a <_close_r+0x1a>
 8010c04:	682b      	ldr	r3, [r5, #0]
 8010c06:	b103      	cbz	r3, 8010c0a <_close_r+0x1a>
 8010c08:	6023      	str	r3, [r4, #0]
 8010c0a:	bd38      	pop	{r3, r4, r5, pc}
 8010c0c:	24016708 	.word	0x24016708

08010c10 <_fstat_r>:
 8010c10:	b538      	push	{r3, r4, r5, lr}
 8010c12:	4d07      	ldr	r5, [pc, #28]	; (8010c30 <_fstat_r+0x20>)
 8010c14:	2300      	movs	r3, #0
 8010c16:	4604      	mov	r4, r0
 8010c18:	4608      	mov	r0, r1
 8010c1a:	4611      	mov	r1, r2
 8010c1c:	602b      	str	r3, [r5, #0]
 8010c1e:	f000 f8e3 	bl	8010de8 <_fstat>
 8010c22:	1c43      	adds	r3, r0, #1
 8010c24:	d102      	bne.n	8010c2c <_fstat_r+0x1c>
 8010c26:	682b      	ldr	r3, [r5, #0]
 8010c28:	b103      	cbz	r3, 8010c2c <_fstat_r+0x1c>
 8010c2a:	6023      	str	r3, [r4, #0]
 8010c2c:	bd38      	pop	{r3, r4, r5, pc}
 8010c2e:	bf00      	nop
 8010c30:	24016708 	.word	0x24016708

08010c34 <_isatty_r>:
 8010c34:	b538      	push	{r3, r4, r5, lr}
 8010c36:	4d06      	ldr	r5, [pc, #24]	; (8010c50 <_isatty_r+0x1c>)
 8010c38:	2300      	movs	r3, #0
 8010c3a:	4604      	mov	r4, r0
 8010c3c:	4608      	mov	r0, r1
 8010c3e:	602b      	str	r3, [r5, #0]
 8010c40:	f000 f8e2 	bl	8010e08 <_isatty>
 8010c44:	1c43      	adds	r3, r0, #1
 8010c46:	d102      	bne.n	8010c4e <_isatty_r+0x1a>
 8010c48:	682b      	ldr	r3, [r5, #0]
 8010c4a:	b103      	cbz	r3, 8010c4e <_isatty_r+0x1a>
 8010c4c:	6023      	str	r3, [r4, #0]
 8010c4e:	bd38      	pop	{r3, r4, r5, pc}
 8010c50:	24016708 	.word	0x24016708

08010c54 <_lseek_r>:
 8010c54:	b538      	push	{r3, r4, r5, lr}
 8010c56:	4d07      	ldr	r5, [pc, #28]	; (8010c74 <_lseek_r+0x20>)
 8010c58:	4604      	mov	r4, r0
 8010c5a:	4608      	mov	r0, r1
 8010c5c:	4611      	mov	r1, r2
 8010c5e:	2200      	movs	r2, #0
 8010c60:	602a      	str	r2, [r5, #0]
 8010c62:	461a      	mov	r2, r3
 8010c64:	f000 f8e0 	bl	8010e28 <_lseek>
 8010c68:	1c43      	adds	r3, r0, #1
 8010c6a:	d102      	bne.n	8010c72 <_lseek_r+0x1e>
 8010c6c:	682b      	ldr	r3, [r5, #0]
 8010c6e:	b103      	cbz	r3, 8010c72 <_lseek_r+0x1e>
 8010c70:	6023      	str	r3, [r4, #0]
 8010c72:	bd38      	pop	{r3, r4, r5, pc}
 8010c74:	24016708 	.word	0x24016708

08010c78 <_read_r>:
 8010c78:	b538      	push	{r3, r4, r5, lr}
 8010c7a:	4d07      	ldr	r5, [pc, #28]	; (8010c98 <_read_r+0x20>)
 8010c7c:	4604      	mov	r4, r0
 8010c7e:	4608      	mov	r0, r1
 8010c80:	4611      	mov	r1, r2
 8010c82:	2200      	movs	r2, #0
 8010c84:	602a      	str	r2, [r5, #0]
 8010c86:	461a      	mov	r2, r3
 8010c88:	f000 f8d6 	bl	8010e38 <_read>
 8010c8c:	1c43      	adds	r3, r0, #1
 8010c8e:	d102      	bne.n	8010c96 <_read_r+0x1e>
 8010c90:	682b      	ldr	r3, [r5, #0]
 8010c92:	b103      	cbz	r3, 8010c96 <_read_r+0x1e>
 8010c94:	6023      	str	r3, [r4, #0]
 8010c96:	bd38      	pop	{r3, r4, r5, pc}
 8010c98:	24016708 	.word	0x24016708

08010c9c <expf>:
 8010c9c:	ee10 2a10 	vmov	r2, s0
 8010ca0:	b470      	push	{r4, r5, r6}
 8010ca2:	f3c2 530a 	ubfx	r3, r2, #20, #11
 8010ca6:	f240 442a 	movw	r4, #1066	; 0x42a
 8010caa:	42a3      	cmp	r3, r4
 8010cac:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8010cb0:	d92a      	bls.n	8010d08 <expf+0x6c>
 8010cb2:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 8010cb6:	d059      	beq.n	8010d6c <expf+0xd0>
 8010cb8:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 8010cbc:	d303      	bcc.n	8010cc6 <expf+0x2a>
 8010cbe:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010cc2:	bc70      	pop	{r4, r5, r6}
 8010cc4:	4770      	bx	lr
 8010cc6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8010d74 <expf+0xd8>
 8010cca:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cd2:	dd03      	ble.n	8010cdc <expf+0x40>
 8010cd4:	bc70      	pop	{r4, r5, r6}
 8010cd6:	2000      	movs	r0, #0
 8010cd8:	f000 b878 	b.w	8010dcc <__math_oflowf>
 8010cdc:	eddf 7a26 	vldr	s15, [pc, #152]	; 8010d78 <expf+0xdc>
 8010ce0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ce8:	d503      	bpl.n	8010cf2 <expf+0x56>
 8010cea:	bc70      	pop	{r4, r5, r6}
 8010cec:	2000      	movs	r0, #0
 8010cee:	f000 b861 	b.w	8010db4 <__math_uflowf>
 8010cf2:	eddf 7a22 	vldr	s15, [pc, #136]	; 8010d7c <expf+0xe0>
 8010cf6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8010cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cfe:	d503      	bpl.n	8010d08 <expf+0x6c>
 8010d00:	bc70      	pop	{r4, r5, r6}
 8010d02:	2000      	movs	r0, #0
 8010d04:	f000 b85c 	b.w	8010dc0 <__math_may_uflowf>
 8010d08:	4b1d      	ldr	r3, [pc, #116]	; (8010d80 <expf+0xe4>)
 8010d0a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8010d0e:	ed93 5b4a 	vldr	d5, [r3, #296]	; 0x128
 8010d12:	ed93 4b48 	vldr	d4, [r3, #288]	; 0x120
 8010d16:	eeb0 7b44 	vmov.f64	d7, d4
 8010d1a:	eea5 7b06 	vfma.f64	d7, d5, d6
 8010d1e:	ee17 5a10 	vmov	r5, s14
 8010d22:	ee37 7b44 	vsub.f64	d7, d7, d4
 8010d26:	f005 021f 	and.w	r2, r5, #31
 8010d2a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010d2e:	e9d2 4600 	ldrd	r4, r6, [r2]
 8010d32:	ee95 7b06 	vfnms.f64	d7, d5, d6
 8010d36:	ed93 4b50 	vldr	d4, [r3, #320]	; 0x140
 8010d3a:	ed93 5b4c 	vldr	d5, [r3, #304]	; 0x130
 8010d3e:	eea4 0b07 	vfma.f64	d0, d4, d7
 8010d42:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 8010d46:	2300      	movs	r3, #0
 8010d48:	1918      	adds	r0, r3, r4
 8010d4a:	ea4f 32c5 	mov.w	r2, r5, lsl #15
 8010d4e:	eb42 0106 	adc.w	r1, r2, r6
 8010d52:	eea5 6b07 	vfma.f64	d6, d5, d7
 8010d56:	ee27 5b07 	vmul.f64	d5, d7, d7
 8010d5a:	ec41 0b17 	vmov	d7, r0, r1
 8010d5e:	eea6 0b05 	vfma.f64	d0, d6, d5
 8010d62:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010d66:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8010d6a:	e7aa      	b.n	8010cc2 <expf+0x26>
 8010d6c:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8010d84 <expf+0xe8>
 8010d70:	e7a7      	b.n	8010cc2 <expf+0x26>
 8010d72:	bf00      	nop
 8010d74:	42b17217 	.word	0x42b17217
 8010d78:	c2cff1b4 	.word	0xc2cff1b4
 8010d7c:	c2ce8ecf 	.word	0xc2ce8ecf
 8010d80:	08068490 	.word	0x08068490
 8010d84:	00000000 	.word	0x00000000

08010d88 <with_errnof>:
 8010d88:	b513      	push	{r0, r1, r4, lr}
 8010d8a:	4604      	mov	r4, r0
 8010d8c:	ed8d 0a01 	vstr	s0, [sp, #4]
 8010d90:	f7fd f94e 	bl	800e030 <__errno>
 8010d94:	ed9d 0a01 	vldr	s0, [sp, #4]
 8010d98:	6004      	str	r4, [r0, #0]
 8010d9a:	b002      	add	sp, #8
 8010d9c:	bd10      	pop	{r4, pc}

08010d9e <xflowf>:
 8010d9e:	b130      	cbz	r0, 8010dae <xflowf+0x10>
 8010da0:	eef1 7a40 	vneg.f32	s15, s0
 8010da4:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010da8:	2022      	movs	r0, #34	; 0x22
 8010daa:	f7ff bfed 	b.w	8010d88 <with_errnof>
 8010dae:	eef0 7a40 	vmov.f32	s15, s0
 8010db2:	e7f7      	b.n	8010da4 <xflowf+0x6>

08010db4 <__math_uflowf>:
 8010db4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010dbc <__math_uflowf+0x8>
 8010db8:	f7ff bff1 	b.w	8010d9e <xflowf>
 8010dbc:	10000000 	.word	0x10000000

08010dc0 <__math_may_uflowf>:
 8010dc0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010dc8 <__math_may_uflowf+0x8>
 8010dc4:	f7ff bfeb 	b.w	8010d9e <xflowf>
 8010dc8:	1a200000 	.word	0x1a200000

08010dcc <__math_oflowf>:
 8010dcc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010dd4 <__math_oflowf+0x8>
 8010dd0:	f7ff bfe5 	b.w	8010d9e <xflowf>
 8010dd4:	70000000 	.word	0x70000000

08010dd8 <_close>:
 8010dd8:	4b02      	ldr	r3, [pc, #8]	; (8010de4 <_close+0xc>)
 8010dda:	2258      	movs	r2, #88	; 0x58
 8010ddc:	601a      	str	r2, [r3, #0]
 8010dde:	f04f 30ff 	mov.w	r0, #4294967295
 8010de2:	4770      	bx	lr
 8010de4:	24016708 	.word	0x24016708

08010de8 <_fstat>:
 8010de8:	4b02      	ldr	r3, [pc, #8]	; (8010df4 <_fstat+0xc>)
 8010dea:	2258      	movs	r2, #88	; 0x58
 8010dec:	601a      	str	r2, [r3, #0]
 8010dee:	f04f 30ff 	mov.w	r0, #4294967295
 8010df2:	4770      	bx	lr
 8010df4:	24016708 	.word	0x24016708

08010df8 <_getpid>:
 8010df8:	4b02      	ldr	r3, [pc, #8]	; (8010e04 <_getpid+0xc>)
 8010dfa:	2258      	movs	r2, #88	; 0x58
 8010dfc:	601a      	str	r2, [r3, #0]
 8010dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8010e02:	4770      	bx	lr
 8010e04:	24016708 	.word	0x24016708

08010e08 <_isatty>:
 8010e08:	4b02      	ldr	r3, [pc, #8]	; (8010e14 <_isatty+0xc>)
 8010e0a:	2258      	movs	r2, #88	; 0x58
 8010e0c:	601a      	str	r2, [r3, #0]
 8010e0e:	2000      	movs	r0, #0
 8010e10:	4770      	bx	lr
 8010e12:	bf00      	nop
 8010e14:	24016708 	.word	0x24016708

08010e18 <_kill>:
 8010e18:	4b02      	ldr	r3, [pc, #8]	; (8010e24 <_kill+0xc>)
 8010e1a:	2258      	movs	r2, #88	; 0x58
 8010e1c:	601a      	str	r2, [r3, #0]
 8010e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e22:	4770      	bx	lr
 8010e24:	24016708 	.word	0x24016708

08010e28 <_lseek>:
 8010e28:	4b02      	ldr	r3, [pc, #8]	; (8010e34 <_lseek+0xc>)
 8010e2a:	2258      	movs	r2, #88	; 0x58
 8010e2c:	601a      	str	r2, [r3, #0]
 8010e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e32:	4770      	bx	lr
 8010e34:	24016708 	.word	0x24016708

08010e38 <_read>:
 8010e38:	4b02      	ldr	r3, [pc, #8]	; (8010e44 <_read+0xc>)
 8010e3a:	2258      	movs	r2, #88	; 0x58
 8010e3c:	601a      	str	r2, [r3, #0]
 8010e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e42:	4770      	bx	lr
 8010e44:	24016708 	.word	0x24016708

08010e48 <_write>:
 8010e48:	4b02      	ldr	r3, [pc, #8]	; (8010e54 <_write+0xc>)
 8010e4a:	2258      	movs	r2, #88	; 0x58
 8010e4c:	601a      	str	r2, [r3, #0]
 8010e4e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e52:	4770      	bx	lr
 8010e54:	24016708 	.word	0x24016708

08010e58 <_exit>:
 8010e58:	e7fe      	b.n	8010e58 <_exit>
	...

08010e5c <_init>:
 8010e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e5e:	bf00      	nop
 8010e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e62:	bc08      	pop	{r3}
 8010e64:	469e      	mov	lr, r3
 8010e66:	4770      	bx	lr

08010e68 <_fini>:
 8010e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e6a:	bf00      	nop
 8010e6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e6e:	bc08      	pop	{r3}
 8010e70:	469e      	mov	lr, r3
 8010e72:	4770      	bx	lr
