$date
	Mon Jul 12 21:36:38 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tbtop $end
$var wire 1 ! valid $end
$var wire 1 " reset_L $end
$var wire 1 # clk $end
$var wire 24 $ bounty [23:0] $end
$var wire 24 % H [23:0] $end
$scope module comparador $end
$var wire 1 " reset_L $end
$var wire 1 # clk $end
$var wire 24 & H [23:0] $end
$var reg 24 ' bounty [23:0] $end
$var reg 8 ( target [7:0] $end
$var reg 1 ! valid $end
$upscope $end
$scope module reloj $end
$var reg 1 # clk $end
$upscope $end
$scope module tb $end
$var wire 24 ) bounty [23:0] $end
$var wire 1 # clk $end
$var wire 1 ! valid $end
$var reg 24 * H [23:0] $end
$var reg 1 " reset_L $end
$scope task drv_init $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
bx %
bx $
0#
x"
x!
$end
#100000
0!
b11110001001010100010100 %
b11110001001010100010100 &
b11110001001010100010100 *
0"
1#
#200000
0#
#300000
b10000101010100001100 %
b10000101010100001100 &
b10000101010100001100 *
1"
b0 $
b0 '
b0 )
b1000000 (
1#
#400000
0#
#500000
b10000110001001000000001 %
b10000110001001000000001 &
b10000110001001000000001 *
1#
#600000
0#
#700000
b1110010001001000001100 %
b1110010001001000001100 &
b1110010001001000001100 *
1#
#800000
0#
#900000
b1110010001001000001100 $
b1110010001001000001100 '
b1110010001001000001100 )
1!
b10010010001001000001100 %
b10010010001001000001100 &
b10010010001001000001100 *
1#
#1000000
0#
#1100000
0!
1#
#1200000
0#
#1300000
1#
#1400000
0#
#1500000
1#
#1600000
0#
#1700000
1#
#1800000
0#
#1900000
1#
