<!-- MHonArc v2.4.3 -->
<!--X-Subject: Re: NSA Spy Machine and DES -->
<!--X-From-R13: wqqNnvxv.qrzba.pb.hx (Xvz Rvkba) -->
<!--X-Date: Fri, 19 Aug 94 05:05:23 PDT -->
<!--X-Message-Id: 6682@aiki.demon.co.uk -->
<!--X-Content-Type: text/plain -->
<!--X-Head-End-->
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML//EN">
<HTML>
<HEAD>
<TITLE>Re: NSA Spy Machine and DES</TITLE>
<LINK REV="made" HREF="mailto:jdd@aiki.demon.co.uk">
</HEAD>
<BODY>
<!--X-Body-Begin-->
<!--X-User-Header-->
<!--X-User-Header-End-->
<!--X-TopPNI-->
<HR>
[<A HREF="msg00778.html">Date Prev</A>][<A HREF="msg00785.html">Date Next</A>][<A HREF="msg00768.html">Thread Prev</A>][<A HREF="msg00785.html">Thread Next</A>][<A HREF="index.html#00783">Date Index</A>][<A HREF="threads.html#00783">Thread Index</A>]
<!--X-TopPNI-End-->
<!--X-MsgBody-->
<!--X-Subject-Header-Begin-->
<H1>Re: NSA Spy Machine and DES</H1>
<HR>
<!--X-Subject-Header-End-->
<!--X-Head-of-Message-->
<UL>
<LI><em>To</em>: <A HREF="mailto:ianf@simple.sydney.sgi.com">ianf@simple.sydney.sgi.com</A></LI>
<LI><em>Subject</em>: Re: NSA Spy Machine and DES</LI>
<LI><em>From</em>: <A HREF="mailto:jdd@aiki.demon.co.uk">jdd@aiki.demon.co.uk</A> (Jim Dixon)</LI>
<LI><em>Date</em>: Thu, 18 Aug 94 20:13:42 GMT</LI>
<LI><em>Cc</em>: <A HREF="mailto:cypherpunks@toad.com">cypherpunks@toad.com</A></LI>
<LI><em>Reply-To</em>: <A HREF="mailto:jdd@aiki.demon.co.uk">jdd@aiki.demon.co.uk</A></LI>
<LI><em>Sender</em>: <A HREF="mailto:owner%2Dcypherpunks@toad.com">owner-cypherpunks@toad.com</A></LI>
</UL>
<!--X-Head-of-Message-End-->
<!--X-Head-Body-Sep-Begin-->
<HR>
<!--X-Head-Body-Sep-End-->
<!--X-Body-of-Message-->
<PRE>
In message &lt;<A HREF="msg00802.html">9408190809.ZM4528@simple.sydney.sgi.com</A>&gt; Ian Farquhar writes:
&gt; Actually, I would be surprised if the "SIMD" processors were not a huge
&gt; array of reprogrammable FPGA's, quite possibly Xilinx's.  The possibilities
&gt; of a large array of these chips, each with local memory, is quite
&gt; interesting.  I have personally seen an array of 64 Xilinx chips in a DEC PeRL
&gt; box doing RSA, at speeds similar or better to almost all available custom
&gt; hardware implementations of the cipher.

The delays in getting data on and off the chip are too large and the amount
of space wasted in redundant functions is too great.  You might prototype
it using FPGAs, but even this is unlikely.  Why not just buy one of the
existing SIMD processors and simulate your target system?

People used to build fast processors out of separate chips (bit slices).
They don't do that any more because it's too slow and too expensive if you
are building in volume.
-- 
+-----------------------------------+--------------------------------------+
|  Jim Dixon&lt;jdd@aiki.demon.co.uk&gt;  |	    Compuserve: 100114,1027	   |
|AIKI Parallel Systems Ltd + parallel processing hardware &amp; software design|
|	     voice +44 272 291 316  | fax +44 272 272 015		   |
+-----------------------------------+--------------------------------------+

</PRE>

<!--X-Body-of-Message-End-->
<!--X-MsgBody-End-->
<!--X-Follow-Ups-->
<HR>
<!--X-Follow-Ups-End-->
<!--X-References-->
<!--X-References-End-->
<!--X-BotPNI-->
<UL>
<LI>Prev by Date:
<STRONG><A HREF="msg00778.html">Re: Are "they" really the enemy?</A></STRONG>
</LI>
<LI>Next by Date:
<STRONG><A HREF="msg00785.html">Re: NSA Spy Machine and DES</A></STRONG>
</LI>
<LI>Prev by thread:
<STRONG><A HREF="msg00768.html">NSA Spy Machine and DES</A></STRONG>
</LI>
<LI>Next by thread:
<STRONG><A HREF="msg00785.html">Re: NSA Spy Machine and DES</A></STRONG>
</LI>
<LI>Index(es):
<UL>
<LI><A HREF="index.html#00783"><STRONG>Date</STRONG></A></LI>
<LI><A HREF="threads.html#00783"><STRONG>Thread</STRONG></A></LI>
</UL>
</LI>
</UL>

<!--X-BotPNI-End-->
<!--X-User-Footer-->
<!--X-User-Footer-End-->
</BODY>
</HTML>
