HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:CarController
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||CarController.srr(35);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/35||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||CarController.srr(116);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/116||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||CarController.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/146||smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\component\work\smartfusionmss\MSS_CCC_0\smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||CarController.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/147||smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\component\work\smartfusionmss\MSS_CCC_0\smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||CarController.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/148||smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\component\work\smartfusionmss\MSS_CCC_0\smartfusionmss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 18 of M2_duty[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||CarController.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/206||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 18 of M1_duty[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||CarController.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/207||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 18 of counter[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||CarController.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/208||hbridgecontroller.v(74);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/74
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 20 of PRDATA[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||CarController.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/209||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| CL257 ||@W:Register bit 19 always 0, optimizing ...||CarController.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/210||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 19 of PRDATA[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||CarController.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/211||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||CarController.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/212||hbridgecontroller.v(36);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/36
Implementation;Synthesis|| MO160 ||@W:Register bit PRDATA_1[18] (in view view:work.hbridgecontroller_200000s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/430||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit PRDATA_1[17] (in view view:work.hbridgecontroller_200000s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/431||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[16] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/438||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[15] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/439||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[14] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/440||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[13] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/441||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[12] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/442||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[11] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/443||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[10] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/444||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[9] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/445||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[8] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/446||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[7] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/447||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[6] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/454||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[5] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/455||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[4] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/456||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[3] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/457||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[2] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/458||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MO160 ||@W:Register bit hbridgecontroller_0.PRDATA_1[1] (in view view:work.CarController(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||CarController.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/459||hbridgecontroller.v(91);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\hdl\hbridgecontroller.v'/linenumber/91
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||CarController.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/557||smartfusionmss.v(474);liberoaction://cross_probe/hdl/file/'c:\users\youngben\documents\cariomart_car\component\work\smartfusionmss\smartfusionmss.v'/linenumber/474
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||CarController.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/558||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||CarController.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/559||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||CarController.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/576||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||CarController.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/578||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||CarController.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\youngben\Documents\cariomart_car\synthesis\CarController.srr'/linenumber/595||null;null
Implementation;Compile;RootName:CarController
Implementation;Compile||(null)||Please refer to the log file for details about 276 Warning(s) , 1 Info(s)||CarController_compile_log.rpt;liberoaction://open_report/file/CarController_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:CarController
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||CarController_placeroute_log.rpt;liberoaction://open_report/file/CarController_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:CarController
