0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.srcs/sim_1/new/test.v,1554713150,verilog,,,,test,,,,,,,,
C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.srcs/sources_1/new/CPU.v,1554713409,verilog,,C:/Users/11918/OneDrive/COA/COA2_FPGA/CPU/CPU_design1/CPU_design1.srcs/sim_1/new/test.v,,A;B;C;top,,,,,,,,
