# Day_1![gtkwave](https://user-images.githubusercontent.com/123365348/214485200-31903a1e-0a5e-441b-8d56-f1d11e82164d.png)
![ls_workshop](https://user-images.githubusercontent.com/123365348/214485215-b721160a-5af1-4499-95b2-b23a7f8e5c42.png)
![Yosys](https://user-images.githubusercontent.com/123365348/214485223-bea9f1b6-89bc-4739-a183-7664879fb07f.png)
![Yosys1](https://user-images.githubusercontent.com/123365348/214485227-db55c111-51c7-4207-87dc-3d47368ff27d.png)
![vsd_vlsi](https://user-images.githubusercontent.com/123365348/214485232-66b415ee-f11b-4584-a350-5a61a53ed7cc.png)
![a created](https://user-images.githubusercontent.com/123365348/214485234-56975640-0950-4dc7-afa5-f70b5835d036.png)
![diretory workshop](https://user-images.githubusercontent.com/123365348/214485241-9a709f0c-2fea-4b18-b128-626beb53e8ca.png)
![full_library](https://user-images.githubusercontent.com/123365348/214485244-85b822b3-08f7-447f-9e9e-882b554492cd.png)
![good_mux](https://user-images.githubusercontent.com/123365348/214485251-26ebd05e-ce42-4974-903b-d2101b61d939.png)
![terminal_1](https://user-images.githubusercontent.com/123365348/214485268-9fef908a-8c67-45c2-90f2-45ef04958a52.png)
![verilog_ls](https://user-images.githubusercontent.com/123365348/214485282-30c8a814-7e1d-4e72-b286-495d90ce2009.png)


# Day_2
  # Library File
![lib](https://user-images.githubusercontent.com/123365348/214485570-1ddadf77-7e35-49c1-a872-13214625165f.png)
Power cell
![cell](https://user-images.githubusercontent.com/123365348/214485714-36269a6a-aed7-45a7-8a98-3acb9a42e5cc.png)
Compare and2.0 and and2_1
![and 2_1](https://user-images.githubusercontent.com/123365348/214486117-b7110c5c-e6c6-41cb-9ccf-63d8b97e175c.png)
![and2 0](https://user-images.githubusercontent.com/123365348/214486124-cfdf4f2f-cbb8-421b-9375-8089fd4bf3ae.png)
module_v!
[module](https://user-images.githubusercontent.com/123365348/214492324-83ac7bda-e77b-4f03-b501-0e49a6337139.png)
read_liberty
![Read Library](https://user-images.githubusercontent.com/123365348/214491928-9ff7f89b-5ebb-4e03-9a4f-478e9a781a43.png)!

![image](https://user-images.githubusercontent.com/123365348/214538039-067294a4-84a6-4278-b37f-e68583fd9aa7.png)


# Day3
    # Example1 opt_check.v
    
<img width="919" alt="Screen Shot 2023-01-26 at 9 50 24 AM" src="https://user-images.githubusercontent.com/123365348/214753988-40c49095-b31c-46be-9611-8e0ed86f2235.png">

Figure opt_check
![opt_check](https://user-images.githubusercontent.com/123365348/214755710-e29d058c-b009-47b1-a055-f0e9d0d4ee06.png)

  # Example2 opt_check2.v
  
  ![image](https://user-images.githubusercontent.com/123365348/214756187-fc568f3e-e162-49d6-a2ad-f89a02330b9b.png)
  Condition a is ture ,uing OR gate the output y = a + b
![image](https://user-images.githubusercontent.com/123365348/214757040-fba5ed0e-cb90-4930-b9f2-d7a3d32ff399.png)

    # Example3 opt_check3.v
   ![opt_check3](https://user-images.githubusercontent.com/123365348/214759536-ea624418-2590-4901-ab80-19b5af3704cf.png)

   If condition a is ture, c is process and conditon c is ture b is contiue
   ![image](https://user-images.githubusercontent.com/123365348/214757922-fdd6acb0-bf35-4125-ab39-b524a5e132a8.png)
    
    
    # Example4 opt_check4.v
    ![opt_check4](https://user-images.githubusercontent.com/123365348/214759567-1db8a785-9ce3-4611-a2b6-841b34e6a36a.png)
  
  ![image](https://user-images.githubusercontent.com/123365348/214758323-8bcc7b54-6e5f-4817-aa59-1c581fee6591.png)

  # Example5 multiple_module_opt.v
  ![Multiple_Module_opt](https://user-images.githubusercontent.com/123365348/214761132-2ad1d879-11d6-47cb-810d-1816f771e4ad.PNG)
  ![Multiple_Module_opt_fig](https://user-images.githubusercontent.com/123365348/214761135-7f1aa663-18f8-4490-b481-90085d8d15da.PNG)
  ![Multiple_Module_opt2_fig](https://user-images.githubusercontent.com/123365348/214761153-36c85744-febf-49f2-b9f9-96fb55677a98.PNG)

  
  
# Day4

  # A mux designed with ternary operator
  ![ternary_operator](https://user-images.githubusercontent.com/123365348/214810495-7eecb949-3d46-42f1-8d37-1293feb3cc9a.PNG)
  
 ![gtkwave ternary](https://user-images.githubusercontent.com/123365348/214810636-8b90b15b-11b7-4529-b63d-03ae1f6fed97.PNG)
 
 The synthesized for ternary operataor
![image](https://user-images.githubusercontent.com/123365348/214811876-0fcc9490-dcfb-4e91-a902-fd0e8ef2b0f4.png)

 waveform of RTL simulation using gtkwave
![image](https://user-images.githubusercontent.com/123365348/214814026-be503c73-3bc1-495b-ad8c-49318af7cbd0.png)
<img width="787" alt="Screen Shot 2023-01-29 at 8 45 13 PM" src="https://user-images.githubusercontent.com/123365348/215332367-c4fb7a40-d549-42da-8dc3-12693c3edb83.png">


![bad_mux fig](https://user-images.githubusercontent.com/123365348/214817244-c30044e2-c03d-427a-b5f0-04f63f523c3a.PNG)
![bad_mux module](https://user-images.githubusercontent.com/123365348/214817252-7a9f5a52-8127-4b51-9c3b-6d21ee1d9687.PNG)
![blocking fig](https://user-images.githubusercontent.com/123365348/214817273-2be6ac4c-7fb8-4045-9ed8-203b35875dcc.PNG)

<img width="788" alt="Screen Shot 2023-01-29 at 8 46 23 PM" src="https://user-images.githubusercontent.com/123365348/215332425-f8d71ea1-0f07-4816-97f8-7679844f0122.png">



![blocking_module](https://user-images.githubusercontent.com/123365348/215039479-5e5ef468-4d6a-4db3-aed4-9ef73b2db9f9.png)

# Day_5
Incomplete if condition for gtkwave


<img width="805" alt="Screen Shot 2023-01-29 at 8 27 13 PM" src="https://user-images.githubusercontent.com/123365348/215331000-10f631b3-69c2-4dea-82b1-4efcc5326309.png">

using yosys for the incomplete if condition

<img width="805" alt="Screen Shot 2023-01-29 at 8 27 13 PM" src="https://user-images.githubusercontent.com/123365348/215331069-56908f33-b1b8-48ca-ae0b-90f4ad0f63b7.png">


 gtkwave form for 4 inputs: 2 inputs and 2 conditioonal inputs of incomplete if conditon
 

<img width="805" alt="Screen Shot 2023-01-29 at 8 27 13 PM" src="https://user-images.githubusercontent.com/123365348/215331347-333e8f85-9c16-4b52-b64e-be1b47a70322.png">



The result figure is showed with yosys
<img width="825" alt="Screen Shot 2023-01-29 at 8 35 50 PM" src="https://user-images.githubusercontent.com/123365348/215331472-355a249a-7da1-4be6-a116-a2a69e7b7ec6.png">

incmplete Case with yosys
<img width="827" alt="Screen Shot 2023-01-29 at 8 36 39 PM" src="https://user-images.githubusercontent.com/123365348/215331725-c51d779a-5c21-4eb0-ae75-c7d8815c6a49.png">


The complete case showed as the following

<img width="791" alt="Screen Shot 2023-01-29 at 8 38 19 PM" src="https://user-images.githubusercontent.com/123365348/215331790-729031b2-0120-4711-abe0-79880d3de036.png">


Partial Case figure


<img width="791" alt="Screen Shot 2023-01-29 at 8 39 23 PM" src="https://user-images.githubusercontent.com/123365348/215331850-b84ed3e0-87c8-4547-8417-3203be67f11e.png">

<img width="787" alt="Screen Shot 2023-01-29 at 8 40 10 PM" src="https://user-images.githubusercontent.com/123365348/215331896-ef95b423-d75f-45ef-b6ce-31088bc1c9ff.png">


<img width="786" alt="Screen Shot 2023-01-29 at 8 40 49 PM" src="https://user-images.githubusercontent.com/123365348/215332069-50e90e46-7596-48f8-8b99-0591c527fa55.png">


# Day 6

![image](https://user-images.githubusercontent.com/123365348/215937119-904b7d8d-0ef8-4004-8636-0b3d380317c9.png)
![image](https://user-images.githubusercontent.com/123365348/215937138-c295089d-4905-4441-a152-2b4f440810a4.png)
![image](https://user-images.githubusercontent.com/123365348/215937160-06e378b4-a868-4572-a38c-22f4dbf31bf7.png)
![image](https://user-images.githubusercontent.com/123365348/215937183-e126c63c-0dcf-4854-b597-bb0fa1bae2d6.png)
![image](https://user-images.githubusercontent.com/123365348/215937217-d00ea065-b911-495a-947e-6a673ddf14e6.png)
![image](https://user-images.githubusercontent.com/123365348/215937248-f3e4f272-bae6-40e4-9461-4d23497a56d3.png)
![image](https://user-images.githubusercontent.com/123365348/215937277-fd4683fb-2128-4c2c-b24d-55810ac88d83.png)
![image](https://user-images.githubusercontent.com/123365348/215937307-db4f2b20-c36f-4500-a6c2-b1b980b2256d.png)
![image](https://user-images.githubusercontent.com/123365348/215937347-91103f45-0d27-4b52-a0d0-e5fb5141d704.png)


![image](https://user-images.githubusercontent.com/123365348/215937598-4b6443af-6d09-4d65-906f-8ec283da3b2e.png)
![image](https://user-images.githubusercontent.com/123365348/215937644-5a1fd398-b1cc-431f-ab16-f319d5b9d7a5.png)

![image](https://user-images.githubusercontent.com/123365348/215937663-64aa98be-b3bb-40a1-bfdd-218bbce2e4ff.png)
![image](https://user-images.githubusercontent.com/123365348/215937932-a9e08fca-f7a1-4e53-b799-9a506fa9e0d7.png)


![image](https://user-images.githubusercontent.com/123365348/215937966-bdf08d31-49c0-48a2-be62-27827815e6c5.png)
![image](https://user-images.githubusercontent.com/123365348/215937987-602d73a6-c5a4-4021-8b55-324d61c5167a.png)


# Advance Physical Design using OpenLANE/Sky130

 ![image](https://user-images.githubusercontent.com/123365348/216224286-7692e544-e931-47fb-9e35-94b2c5bd8641.png)

  # Prepared Design
  ![image](https://user-images.githubusercontent.com/123365348/216225497-4b7cf8d5-3618-4eba-9c00-0e3136b9b6ba.png)

![image](https://user-images.githubusercontent.com/123365348/216226243-767c9633-1481-4952-b8b9-74433ee34800.png)

![image](https://user-images.githubusercontent.com/123365348/216226801-cc1cc3c7-aa91-4df6-9b1a-2cbbbb7c3ef6.png)
![image](https://user-images.githubusercontent.com/123365348/216226996-de58ec06-9723-49dc-8c05-b9d55560f65f.png)

cd tmp
less merged.lef

![image](https://user-images.githubusercontent.com/123365348/216228904-243c286c-1524-4b52-8031-bccb4c48131b.png)

cd ../
clear
cd results
![image](https://user-images.githubusercontent.com/123365348/216229126-3e6a90c5-774f-4d99-8e74-3d5897fccb12.png)

cd ../
cd reprots
ls -ltr
![image](https://user-images.githubusercontent.com/123365348/216229418-3fa46a2b-1521-445b-8991-673cf756f102.png)

cd ../
less config.tcl
![image](https://user-images.githubusercontent.com/123365348/216229603-3c118c96-fbd4-42f2-9570-357dfde7b0f4.png)
less cmds.log
![image](https://user-images.githubusercontent.com/123365348/216229689-461d8c35-ef4c-4409-81af-0600eb69a57f.png)

%run_synthesis
![image](https://user-images.githubusercontent.com/123365348/216229981-f2762adb-9621-4e83-b9c3-6a788a6a67c0.png)

less picorv32a.synthesis.v
![image](https://user-images.githubusercontent.com/123365348/216235244-8acc6f0e-0a02-4070-b727-eb9b6cf2a160.png)


![image](https://user-images.githubusercontent.com/123365348/216235513-15765fdc-373b-4700-a488-30a704ad926f.png)


# Good floorplanning Vs Bad floorplanning and introduction to library cells

  # Labs for CMOS inverter 
    IO placer revison
    
    For that first we have to check the swithes in the configuration of floorplan.tcl
    The syntax "env(FP_IO_MODE) 1". and make it to the "env(FP_IO_MODE) 2".
    ![imagen](https://user-images.githubusercontent.com/123365348/216569844-660b228c-b2cc-4f42-bdd6-46c9e8e6d244.png)


  Configuration openlane
![image](https://user-images.githubusercontent.com/123365348/216237424-afc6d1c2-6fba-4585-96ca-de667ccbed27.png)

less README.md 
![image](https://user-images.githubusercontent.com/123365348/216238078-0cb51d63-4a71-41b2-8eb0-3e2b1fbf6695.png)

less floorplan.tcl


![image](https://user-images.githubusercontent.com/123365348/216238253-d8c74b2d-512a-4705-908a-29ada48373b5.png)


run_floorplan
![image](https://user-images.githubusercontent.com/123365348/216239163-448fad5d-173b-4c13-b9d7-f1499894ef11.png)

less config.tcl

![image](https://user-images.githubusercontent.com/123365348/216251516-4a7979d4-1a92-4ade-b417-e132c0383863.png)


less sky130A_sky130_fd_sc_hd_config.tcl
![image](https://user-images.githubusercontent.com/123365348/216253043-9900e0af-68bd-4ec9-86ef-5bb1ce278aeb.png)


less ioPlacer.log

![imagen](https://user-images.githubusercontent.com/123365348/216531336-f5678d51-216e-4eb9-94ac-7e859fe1d4ff.png)


less sky130A_sky130_fd_sc_hd_config.tcl

![image](https://user-images.githubusercontent.com/123365348/216253043-9900e0af-68bd-4ec9-86ef-5bb1ce278aeb.png)


less picorv32a.floorplan.def
magic -T//home/kaythinzarphu/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.placement.def

![image](https://user-images.githubusercontent.com/123365348/216253351-ba8597a7-4ffc-4c43-9975-b993235ef437.png)

![imagen](https://user-images.githubusercontent.com/123365348/216531405-f505ca71-9ea7-4c37-9b5e-d5699fd8afb8.png)

![imagen](https://user-images.githubusercontent.com/123365348/216531531-ee69f424-dd09-4acf-b7b7-4db5fc387f24.png)

![imagen](https://user-images.githubusercontent.com/123365348/216531575-bae47634-d3e5-4007-9368-75c59eb75e53.png)

The actual layout

![image](https://user-images.githubusercontent.com/123365348/216256295-725a5f3a-003e-44b4-a6aa-442d5e223cf2.png)



%run_placement

![image](https://user-images.githubusercontent.com/123365348/216260263-da98c0f5-d62d-4160-a982-87df62ad1977.png)

magic -T//home/kaythinzarphu/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech lef read ../../tmp/merged.lef def read picorv32a.placement.def
![imagen](https://user-images.githubusercontent.com/123365348/216531623-e633f429-ddbc-4074-958b-ea5b96095713.png)
![imagen](https://user-images.githubusercontent.com/123365348/216531640-348910e4-7165-4382-bc4b-2a3390153c01.png)



 # Day 3 -Design library cells using Magic Layout and ngspice characterization
 For checking the swithes in the configuration of floorplan.tcl
 The syntax "env(FP_IO_MODE) 1". and make it to the "env(FP_IO_MODE) 2".
 ![imagen](https://user-images.githubusercontent.com/123365348/216570075-d21c6e9c-abd3-450d-adcc-0b3a014b7dad.png)


 write set::env(FP_IO_MODE) 2 in docker and run magic -T/.../picorv32a.floorplan.def in another terminal
 ![imagen](https://user-images.githubusercontent.com/123365348/216578344-7a067679-a2f5-45ae-bdd8-87cd47f246ef.png)

 
 Copy the tech file from github and applied the magic comand under vsdstdcelldesing as,
 magic -T sky130A.tech sky130_inv.mag
 ![image](https://user-images.githubusercontent.com/123365348/216748390-58b7539b-83ac-4b03-8211-6013c9fafd2e.png)
 
 
 In tckon window, we see the selected area is NMOS and similarly we can check PMOS 
  The CMOS is working or not by using what.
 ![image](https://user-images.githubusercontent.com/123365348/216748661-b723ecd6-88d0-4110-97fd-a97b26a4b909.png)
 
 
 Check for the output terminal by double pressing "S" to select the entire thing at output Y
 
 ![image](https://user-images.githubusercontent.com/123365348/216748759-e786974c-a181-4a00-80fd-e596866b0ab9.png)
 
 To extract the file from , the comand  "extract all" is written in tckon window
 ![image](https://user-images.githubusercontent.com/123365348/216748808-cf7e0cd1-c5ed-4de5-bceb-9637bd21704c.png)
 
 In terminal,  it is also exctracted
 ![image](https://user-images.githubusercontent.com/123365348/216748841-d30b6c0e-a84d-4201-9abf-fa5ecb173911.png)

Finish 
 ![image](https://user-images.githubusercontent.com/123365348/216748631-501f474d-0a40-44fa-ac3f-0fa9c8ccaaa8.png)

 
 
# Lab steps to create final SPICE dexk using sky130 tech
  ![image](https://user-images.githubusercontent.com/123365348/216748924-db1ce27e-a83a-40ee-8339-d2b72f6da838.png)
  
  box command in tckon window
 
 ![image](https://user-images.githubusercontent.com/123365348/216749332-80352e14-6834-4b36-bee1-aebfc175ab6c.png)


Now we add pshor.lib and nshort.lib in the terminal by ".include ./libs/pshort.lib" and ".include ./libs/nshort.lib"

And then, set the supply voltage "VDD" to 3.3v by "VDD VPWR 0 3.3V" comand. and  set the value of VSS also

And alo specify Va A VGND PULSE(0V 3.3V 0 0.1ns 2ns 4ns)

Also add the command from cat sky130, ".tran 1n 20n", ".control" , "run",".endc",".end".
![image](https://user-images.githubusercontent.com/123365348/216750551-654c521b-e32a-47cd-9870-f761f1779c9d.png)


![image](https://user-images.githubusercontent.com/123365348/216750595-1fc60ba9-c980-4d64-ac3d-7f6bac733c1a.png)
After running, the ngspice is produced like as follow


![image](https://user-images.githubusercontent.com/123365348/216751407-5448f24c-5bac-4e57-90e8-43c027ebd827.png)


plot y vs time a for ngspice 1
![image](https://user-images.githubusercontent.com/123365348/216751756-a4f04889-d8bf-45db-866f-3d36d359c230.png)



It is time taken to the output waveform to 20% value to 80% value is raise time 1.4913 nsec.


It is the time take by output for transition from 80% to 20% is fall time=0.08745 nsec.
   

propogation delay is the time difference between the 50% of input and 50% of the output.
so, propogation delay = 0.60185 nsec.


cell fall delay is  falling to 50% and input is rising to 50%
so, cell fall delay= 0.0778 nsec.





 
 

