
---------- Begin Simulation Statistics ----------
final_tick                                 6359939000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75062                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724100                       # Number of bytes of host memory used
host_op_rate                                   120224                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   133.22                       # Real time elapsed on the host
host_tick_rate                               47738656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006360                       # Number of seconds simulated
sim_ticks                                  6359939000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9349926                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8632854                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.271987                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.271987                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1009838                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   533043                       # number of floating regfile writes
system.cpu.idleCycles                          134068                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                79175                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1395179                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.459160                       # Inst execution rate
system.cpu.iew.exec_refs                      4646359                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1584231                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1182505                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3354706                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                920                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1642054                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20261548                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3062128                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174113                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18560337                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10149                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2306025                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  70007                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2319584                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            335                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        43187                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          35988                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24462885                       # num instructions consuming a value
system.cpu.iew.wb_count                      18413592                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562874                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13769524                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.447623                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18480055                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30184636                       # number of integer regfile reads
system.cpu.int_regfile_writes                14851968                       # number of integer regfile writes
system.cpu.ipc                               0.786171                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.786171                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            216368      1.15%      1.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13312591     71.06%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43973      0.23%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              131347      0.70%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1399      0.01%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9032      0.05%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                40597      0.22%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19896      0.11%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256502      1.37%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4679      0.02%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8422      0.04%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           4288      0.02%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3046068     16.26%     91.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1234381      6.59%     97.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           43689      0.23%     98.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361162      1.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18734453                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  947663                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1863350                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       889423                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1076324                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      288815                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015416                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  143791     49.79%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    158      0.05%     49.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     49.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1066      0.37%     50.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29551     10.23%     60.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   74      0.03%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103648     35.89%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9078      3.14%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               637      0.22%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              809      0.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17859237                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48494813                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     17524169                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          23430351                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20260210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18734453                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1338                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4244810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14634                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            135                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7000721                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      12585811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.488538                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.116470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6976121     55.43%     55.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1209425      9.61%     65.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1091944      8.68%     73.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1047980      8.33%     82.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              675988      5.37%     87.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              598720      4.76%     92.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              586140      4.66%     96.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              213136      1.69%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              186357      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12585811                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.472848                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            256713                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            89264                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3354706                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1642054                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7653103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         12719879                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85402                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120535                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            895                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2046066                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1553176                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             69552                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1061356                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1052883                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.201682                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  190535                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22090                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11525                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10565                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1915                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4238478                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             68790                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12015965                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.332949                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.215026                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6980348     58.09%     58.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1604530     13.35%     71.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1122407      9.34%     80.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          812459      6.76%     87.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          169651      1.41%     88.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          408303      3.40%     92.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          125504      1.04%     93.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           85296      0.71%     94.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          707467      5.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12015965                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        707467                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3558308                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3558308                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3558308                       # number of overall hits
system.cpu.dcache.overall_hits::total         3558308                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       102675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         102675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       102675                       # number of overall misses
system.cpu.dcache.overall_misses::total        102675                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5659174495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5659174495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5659174495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5659174495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3660983                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3660983                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3660983                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3660983                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55117.355685                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55117.355685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55117.355685                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55117.355685                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28968                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               786                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              24                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.854962                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.583333                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41809                       # number of writebacks
system.cpu.dcache.writebacks::total             41809                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        44439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        44439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        44439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        44439                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        58236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        58236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58236                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3449844995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3449844995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3449844995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3449844995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015907                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59239.044491                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59239.044491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59239.044491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59239.044491                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57724                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2139900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2139900                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3013820500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3013820500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2205721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2205721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45788.129928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45788.129928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    842068000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    842068000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39354.488947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39354.488947                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2645353995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2645353995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025325                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71779.291122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71779.291122                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36839                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36839                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2607776995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2607776995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025314                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70788.484894                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70788.484894                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.342813                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3616544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58236                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.101518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.342813                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7380202                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7380202                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1231497                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8337533                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2159974                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                786800                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  70007                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1004532                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1658                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               21232157                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8132                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3060646                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1584244                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2976                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16714                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1388152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       13233417                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2046066                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1254943                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      11119089                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  143238                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  880                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6020                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1270445                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 18696                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           12585811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.744874                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.027337                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8981866     71.37%     71.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   157133      1.25%     72.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   318798      2.53%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   199630      1.59%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   304918      2.42%     79.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   258227      2.05%     81.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   355559      2.83%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   154560      1.23%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1855120     14.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             12585811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.160856                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.040373                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1267194                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1267194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1267194                       # number of overall hits
system.cpu.icache.overall_hits::total         1267194                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3251                       # number of overall misses
system.cpu.icache.overall_misses::total          3251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    200064000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    200064000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    200064000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    200064000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1270445                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1270445                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1270445                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1270445                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002559                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002559                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002559                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002559                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61539.218702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61539.218702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61539.218702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61539.218702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          661                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2033                       # number of writebacks
system.cpu.icache.writebacks::total              2033                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          709                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          709                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159479500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159479500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159479500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62737.804878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62737.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62737.804878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62737.804878                       # average overall mshr miss latency
system.cpu.icache.replacements                   2033                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1267194                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1267194                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    200064000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    200064000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1270445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1270445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61539.218702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61539.218702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159479500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159479500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62737.804878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62737.804878                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.039627                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1269736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            499.502754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.039627                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980546                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2543432                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2543432                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1271415                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1283                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      853278                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  659487                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1527                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 335                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 186785                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6359939000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  70007                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1548466                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3712775                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13928                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2611314                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4629321                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20885848                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10344                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 796888                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 738898                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3075221                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              20                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            27069827                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    56459414                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 34424621                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1109160                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5640949                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     742                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3860205                       # count of insts added to the skid buffer
system.cpu.rob.reads                         31551116                       # The number of ROB reads
system.cpu.rob.writes                        41081266                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13311                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13759                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 448                       # number of overall hits
system.l2.overall_hits::.cpu.data               13311                       # number of overall hits
system.l2.overall_hits::total                   13759                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44925                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47018                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2093                       # number of overall misses
system.l2.overall_misses::.cpu.data             44925                       # number of overall misses
system.l2.overall_misses::total                 47018                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150830000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3220801500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3371631500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150830000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3220801500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3371631500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58236                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60777                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58236                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60777                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.823691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.773615                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.823691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.773615                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72064.022934                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71692.854758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71709.377260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72064.022934                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71692.854758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71709.377260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28254                       # number of writebacks
system.l2.writebacks::total                     28254                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47018                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47018                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2761217500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2890666000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2761217500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2890666000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.823691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.771430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773615                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.823691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.771430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773615                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61848.303870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61462.826934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61479.986388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61848.303870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61462.826934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61479.986388                       # average overall mshr miss latency
system.l2.replacements                          39278                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41809                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41809                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41809                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2030                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2030                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2030                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2030                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35788                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2541263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2541263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.971418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.971418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71008.815804                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71008.815804                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2174889750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2174889750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.971418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.971418                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60771.480664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60771.480664                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2093                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.823691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72064.022934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72064.022934                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.823691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61848.303870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61848.303870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9137                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679538000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.427062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.427062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74372.113385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74372.113385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586327750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586327750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.427062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.427062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64170.707015                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64170.707015                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7732.651869                       # Cycle average of tags in use
system.l2.tags.total_refs                      120527                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47470                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.539014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.552802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       266.755313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7410.343754                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.032563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943927                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1011694                       # Number of tag accesses
system.l2.tags.data_accesses                  1011694                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002555317500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121836                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28254                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47018                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28254                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47018                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28254                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.817456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.182470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.564056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1745     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.40%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.102515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.474335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1661     94.75%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.34%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               73      4.16%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.74%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3009152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    473.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6347863500                       # Total gap between requests
system.mem_ctrls.avgGap                      84332.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       133952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2874752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807296                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 21061837.228313039988                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 452009366.756505012512                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 284168763.253861367702                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2093                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44925                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28254                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60377750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1278759000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 137890241500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28847.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28464.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4880379.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       133952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3009152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       133952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2093                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44925                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47018                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28254                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28254                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     21061837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    452079808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        473141645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     21061837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     21061837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    284319708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       284319708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    284319708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     21061837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    452079808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       757461353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47011                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28239                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2912                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               457680500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235055000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1339136750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9735.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28485.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40114                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25665                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9471                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   508.499630                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   295.825789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   418.120910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2678     28.28%     28.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1387     14.64%     42.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          612      6.46%     49.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          439      4.64%     54.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          417      4.40%     58.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          302      3.19%     61.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          216      2.28%     63.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          280      2.96%     66.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3140     33.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9471                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3008704                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807296                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              473.071204                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              284.168763                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.92                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35250180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18735915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173951820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75909240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 501546240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1591605300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1101917760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3498916455                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.149373                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2835807250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212160000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3311971750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32372760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17206530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161706720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71498340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 501546240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1553136000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1134312960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3471779550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   545.882523                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2921705250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212160000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3226073750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11230                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28254                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10130                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35788                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35788                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4817408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4817408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4817408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47018                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47018    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47018                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49604500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58772500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        70063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2033                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           26939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36841                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21395                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7116                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       174196                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                181312                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       292736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6402880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6695616                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39279                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           100056                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009015                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094519                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99154     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    902      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             100056                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6359939000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          104109500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3814996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          87354000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
