

================================================================
== Vitis HLS Report for 'ByteXor_1'
================================================================
* Date:           Wed Dec  7 16:29:47 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 8, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b_offset"   --->   Operation 9 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %a_offset"   --->   Operation 10 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_offset_cast = zext i8 %b_offset_read"   --->   Operation 11 'zext' 'b_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%a_offset_cast = zext i4 %a_offset_read"   --->   Operation 12 'zext' 'a_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %b_offset_cast" [clefia.c:124]   --->   Operation 13 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Clefia_enc_addr = getelementptr i8 %Clefia_enc, i64 0, i64 %a_offset_cast" [clefia.c:124]   --->   Operation 14 'getelementptr' 'Clefia_enc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%Clefia_enc_load = load i4 %Clefia_enc_addr" [clefia.c:124]   --->   Operation 15 'load' 'Clefia_enc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%b_load = load i8 %b_addr" [clefia.c:124]   --->   Operation 16 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 17 [1/1] (1.91ns)   --->   "%add_ln124_26 = add i8 %b_offset_read, i8 1" [clefia.c:124]   --->   Operation 17 'add' 'add_ln124_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %add_ln124_26" [clefia.c:124]   --->   Operation 18 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 19 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%b_load_1 = load i8 %b_addr_2" [clefia.c:124]   --->   Operation 20 'load' 'b_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%dst_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %dst_offset"   --->   Operation 21 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i4 %dst_offset_read"   --->   Operation 22 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%Clefia_enc_load = load i4 %Clefia_enc_addr" [clefia.c:124]   --->   Operation 23 'load' 'Clefia_enc_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%b_load = load i8 %b_addr" [clefia.c:124]   --->   Operation 24 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 25 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %b_load, i8 %Clefia_enc_load" [clefia.c:124]   --->   Operation 25 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_1 = getelementptr i8 %Clefia_enc, i64 0, i64 %dst_offset_cast" [clefia.c:124]   --->   Operation 26 'getelementptr' 'Clefia_enc_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124, i4 %Clefia_enc_addr_1" [clefia.c:124]   --->   Operation 27 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%b_load_1 = load i8 %b_addr_2" [clefia.c:124]   --->   Operation 28 'load' 'b_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%add_ln124_27 = add i8 %b_offset_read, i8 2" [clefia.c:124]   --->   Operation 29 'add' 'add_ln124_27' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln124_37 = zext i8 %add_ln124_27" [clefia.c:124]   --->   Operation 30 'zext' 'zext_ln124_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i8 %b, i64 0, i64 %zext_ln124_37" [clefia.c:124]   --->   Operation 31 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%b_load_2 = load i8 %b_addr_3" [clefia.c:124]   --->   Operation 32 'load' 'b_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln124_28 = add i8 %b_offset_read, i8 3" [clefia.c:124]   --->   Operation 33 'add' 'add_ln124_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln124_40 = zext i8 %add_ln124_28" [clefia.c:124]   --->   Operation 34 'zext' 'zext_ln124_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr i8 %b, i64 0, i64 %zext_ln124_40" [clefia.c:124]   --->   Operation 35 'getelementptr' 'b_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%b_load_3 = load i8 %b_addr_4" [clefia.c:124]   --->   Operation 36 'load' 'b_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln124 = add i4 %a_offset_read, i4 1" [clefia.c:124]   --->   Operation 37 'add' 'add_ln124' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln124_35 = zext i4 %add_ln124" [clefia.c:124]   --->   Operation 38 'zext' 'zext_ln124_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_2 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_35" [clefia.c:124]   --->   Operation 39 'getelementptr' 'Clefia_enc_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.32ns)   --->   "%Clefia_enc_load_1 = load i4 %Clefia_enc_addr_2" [clefia.c:124]   --->   Operation 40 'load' 'Clefia_enc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%b_load_2 = load i8 %b_addr_3" [clefia.c:124]   --->   Operation 41 'load' 'b_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%b_load_3 = load i8 %b_addr_4" [clefia.c:124]   --->   Operation 42 'load' 'b_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln124_1 = add i4 %dst_offset_read, i4 1" [clefia.c:124]   --->   Operation 43 'add' 'add_ln124_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln124_36 = zext i4 %add_ln124_1" [clefia.c:124]   --->   Operation 44 'zext' 'zext_ln124_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (2.32ns)   --->   "%Clefia_enc_load_1 = load i4 %Clefia_enc_addr_2" [clefia.c:124]   --->   Operation 45 'load' 'Clefia_enc_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 46 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %b_load_1, i8 %Clefia_enc_load_1" [clefia.c:124]   --->   Operation 46 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_3 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_36" [clefia.c:124]   --->   Operation 47 'getelementptr' 'Clefia_enc_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_1, i4 %Clefia_enc_addr_3" [clefia.c:124]   --->   Operation 48 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.05>
ST_5 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln124_2 = add i4 %a_offset_read, i4 2" [clefia.c:124]   --->   Operation 49 'add' 'add_ln124_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln124_38 = zext i4 %add_ln124_2" [clefia.c:124]   --->   Operation 50 'zext' 'zext_ln124_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_4 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_38" [clefia.c:124]   --->   Operation 51 'getelementptr' 'Clefia_enc_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (2.32ns)   --->   "%Clefia_enc_load_2 = load i4 %Clefia_enc_addr_4" [clefia.c:124]   --->   Operation 52 'load' 'Clefia_enc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 5.63>
ST_6 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln124_3 = add i4 %dst_offset_read, i4 2" [clefia.c:124]   --->   Operation 53 'add' 'add_ln124_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln124_39 = zext i4 %add_ln124_3" [clefia.c:124]   --->   Operation 54 'zext' 'zext_ln124_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (2.32ns)   --->   "%Clefia_enc_load_2 = load i4 %Clefia_enc_addr_4" [clefia.c:124]   --->   Operation 55 'load' 'Clefia_enc_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 56 [1/1] (0.99ns)   --->   "%xor_ln124_2 = xor i8 %b_load_2, i8 %Clefia_enc_load_2" [clefia.c:124]   --->   Operation 56 'xor' 'xor_ln124_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_5 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_39" [clefia.c:124]   --->   Operation 57 'getelementptr' 'Clefia_enc_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_2, i4 %Clefia_enc_addr_5" [clefia.c:124]   --->   Operation 58 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 4.05>
ST_7 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln124_4 = add i4 %a_offset_read, i4 3" [clefia.c:124]   --->   Operation 59 'add' 'add_ln124_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln124_41 = zext i4 %add_ln124_4" [clefia.c:124]   --->   Operation 60 'zext' 'zext_ln124_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_6 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_41" [clefia.c:124]   --->   Operation 61 'getelementptr' 'Clefia_enc_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (2.32ns)   --->   "%Clefia_enc_load_3 = load i4 %Clefia_enc_addr_6" [clefia.c:124]   --->   Operation 62 'load' 'Clefia_enc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %Clefia_enc, i64 666, i64 207, i64 1"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Clefia_enc, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.73ns)   --->   "%add_ln124_5 = add i4 %dst_offset_read, i4 3" [clefia.c:124]   --->   Operation 65 'add' 'add_ln124_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln124_42 = zext i4 %add_ln124_5" [clefia.c:124]   --->   Operation 66 'zext' 'zext_ln124_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (2.32ns)   --->   "%Clefia_enc_load_3 = load i4 %Clefia_enc_addr_6" [clefia.c:124]   --->   Operation 67 'load' 'Clefia_enc_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 68 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %b_load_3, i8 %Clefia_enc_load_3" [clefia.c:124]   --->   Operation 68 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%Clefia_enc_addr_7 = getelementptr i8 %Clefia_enc, i64 0, i64 %zext_ln124_42" [clefia.c:124]   --->   Operation 69 'getelementptr' 'Clefia_enc_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_3, i4 %Clefia_enc_addr_7" [clefia.c:124]   --->   Operation 70 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [clefia.c:126]   --->   Operation 71 'ret' 'ret_ln126' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Clefia_enc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_offset_read     (read         ) [ 001000000]
a_offset_read     (read         ) [ 001111110]
b_offset_cast     (zext         ) [ 000000000]
a_offset_cast     (zext         ) [ 000000000]
b_addr            (getelementptr) [ 001000000]
Clefia_enc_addr   (getelementptr) [ 001000000]
add_ln124_26      (add          ) [ 000000000]
zext_ln124        (zext         ) [ 000000000]
b_addr_2          (getelementptr) [ 001000000]
dst_offset_read   (read         ) [ 000111111]
dst_offset_cast   (zext         ) [ 000000000]
Clefia_enc_load   (load         ) [ 000000000]
b_load            (load         ) [ 000000000]
xor_ln124         (xor          ) [ 000000000]
Clefia_enc_addr_1 (getelementptr) [ 000000000]
store_ln124       (store        ) [ 000000000]
b_load_1          (load         ) [ 000110000]
add_ln124_27      (add          ) [ 000000000]
zext_ln124_37     (zext         ) [ 000000000]
b_addr_3          (getelementptr) [ 000100000]
add_ln124_28      (add          ) [ 000000000]
zext_ln124_40     (zext         ) [ 000000000]
b_addr_4          (getelementptr) [ 000100000]
add_ln124         (add          ) [ 000000000]
zext_ln124_35     (zext         ) [ 000000000]
Clefia_enc_addr_2 (getelementptr) [ 000010000]
b_load_2          (load         ) [ 000011100]
b_load_3          (load         ) [ 000011111]
add_ln124_1       (add          ) [ 000000000]
zext_ln124_36     (zext         ) [ 000000000]
Clefia_enc_load_1 (load         ) [ 000000000]
xor_ln124_1       (xor          ) [ 000000000]
Clefia_enc_addr_3 (getelementptr) [ 000000000]
store_ln124       (store        ) [ 000000000]
add_ln124_2       (add          ) [ 000000000]
zext_ln124_38     (zext         ) [ 000000000]
Clefia_enc_addr_4 (getelementptr) [ 000000100]
add_ln124_3       (add          ) [ 000000000]
zext_ln124_39     (zext         ) [ 000000000]
Clefia_enc_load_2 (load         ) [ 000000000]
xor_ln124_2       (xor          ) [ 000000000]
Clefia_enc_addr_5 (getelementptr) [ 000000000]
store_ln124       (store        ) [ 000000000]
add_ln124_4       (add          ) [ 000000000]
zext_ln124_41     (zext         ) [ 000000000]
Clefia_enc_addr_6 (getelementptr) [ 000000001]
specmemcore_ln0   (specmemcore  ) [ 000000000]
specinterface_ln0 (specinterface) [ 000000000]
add_ln124_5       (add          ) [ 000000000]
zext_ln124_42     (zext         ) [ 000000000]
Clefia_enc_load_3 (load         ) [ 000000000]
xor_ln124_3       (xor          ) [ 000000000]
Clefia_enc_addr_7 (getelementptr) [ 000000000]
store_ln124       (store        ) [ 000000000]
ret_ln126         (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Clefia_enc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Clefia_enc"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="b_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="a_offset_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="dst_offset_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="b_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="Clefia_enc_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="Clefia_enc_load/1 store_ln124/2 Clefia_enc_load_1/3 store_ln124/4 Clefia_enc_load_2/5 store_ln124/6 Clefia_enc_load_3/7 store_ln124/8 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="0"/>
<pin id="91" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="92" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="8" slack="2"/>
<pin id="94" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/1 b_load_2/2 b_load_3/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="Clefia_enc_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="b_addr_3_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_addr_4_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_4/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="Clefia_enc_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr_2/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Clefia_enc_addr_3_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr_3/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Clefia_enc_addr_4_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr_4/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Clefia_enc_addr_5_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr_5/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="Clefia_enc_addr_6_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr_6/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="Clefia_enc_addr_7_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Clefia_enc_addr_7/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="b_offset_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_offset_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="a_offset_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_offset_cast/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln124_26_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_26/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln124_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="dst_offset_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_offset_cast/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="xor_ln124_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln124_27_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_27/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln124_37_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_37/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln124_28_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="0" index="1" bw="3" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_28/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln124_40_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_40/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln124_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="2"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln124_35_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_35/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln124_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="2"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln124_36_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_36/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xor_ln124_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_1/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln124_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="4"/>
<pin id="257" dir="0" index="1" bw="3" slack="0"/>
<pin id="258" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_2/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln124_38_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_38/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln124_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="4"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_3/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln124_39_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_39/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln124_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="3"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_2/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln124_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="6"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_4/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln124_41_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_41/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln124_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="6"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_5/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln124_42_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_42/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="xor_ln124_3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="5"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_3/8 "/>
</bind>
</comp>

<comp id="307" class="1005" name="b_offset_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_offset_read "/>
</bind>
</comp>

<comp id="313" class="1005" name="a_offset_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="2"/>
<pin id="315" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="a_offset_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="b_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="1"/>
<pin id="322" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="Clefia_enc_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Clefia_enc_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="b_addr_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="dst_offset_read_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="2"/>
<pin id="337" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="b_load_1_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="2"/>
<pin id="344" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_load_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="b_addr_3_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="b_addr_4_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_4 "/>
</bind>
</comp>

<comp id="357" class="1005" name="Clefia_enc_addr_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="1"/>
<pin id="359" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Clefia_enc_addr_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="b_load_2_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="3"/>
<pin id="364" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_load_2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="b_load_3_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="5"/>
<pin id="369" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="b_load_3 "/>
</bind>
</comp>

<comp id="372" class="1005" name="Clefia_enc_addr_4_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Clefia_enc_addr_4 "/>
</bind>
</comp>

<comp id="377" class="1005" name="Clefia_enc_addr_6_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Clefia_enc_addr_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="95"><net_src comp="66" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="104" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="128" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="168" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="179"><net_src comp="48" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="184"><net_src comp="54" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="190"><net_src comp="48" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="200"><net_src comp="60" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="206"><net_src comp="86" pin="7"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="80" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="253"><net_src comp="80" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="254"><net_src comp="249" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="279"><net_src comp="80" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="280"><net_src comp="275" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="305"><net_src comp="80" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="306"><net_src comp="301" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="310"><net_src comp="48" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="316"><net_src comp="54" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="323"><net_src comp="66" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="328"><net_src comp="73" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="333"><net_src comp="96" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="338"><net_src comp="60" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="345"><net_src comp="86" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="350"><net_src comp="112" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="355"><net_src comp="120" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="360"><net_src comp="128" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="365"><net_src comp="86" pin="7"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="370"><net_src comp="86" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="375"><net_src comp="144" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="380"><net_src comp="160" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Clefia_enc | {2 4 6 8 }
 - Input state : 
	Port: ByteXor.1 : Clefia_enc | {1 2 3 4 5 6 7 8 }
	Port: ByteXor.1 : dst_offset | {2 }
	Port: ByteXor.1 : a_offset | {1 }
	Port: ByteXor.1 : b | {1 2 3 }
	Port: ByteXor.1 : b_offset | {1 }
  - Chain level:
	State 1
		b_addr : 1
		Clefia_enc_addr : 1
		Clefia_enc_load : 2
		b_load : 2
		zext_ln124 : 1
		b_addr_2 : 2
		b_load_1 : 3
	State 2
		xor_ln124 : 1
		Clefia_enc_addr_1 : 1
		store_ln124 : 2
		zext_ln124_37 : 1
		b_addr_3 : 2
		b_load_2 : 3
		zext_ln124_40 : 1
		b_addr_4 : 2
		b_load_3 : 3
	State 3
		zext_ln124_35 : 1
		Clefia_enc_addr_2 : 2
		Clefia_enc_load_1 : 3
	State 4
		zext_ln124_36 : 1
		xor_ln124_1 : 1
		Clefia_enc_addr_3 : 2
		store_ln124 : 3
	State 5
		zext_ln124_38 : 1
		Clefia_enc_addr_4 : 2
		Clefia_enc_load_2 : 3
	State 6
		zext_ln124_39 : 1
		xor_ln124_2 : 1
		Clefia_enc_addr_5 : 2
		store_ln124 : 3
	State 7
		zext_ln124_41 : 1
		Clefia_enc_addr_6 : 2
		Clefia_enc_load_3 : 3
	State 8
		zext_ln124_42 : 1
		xor_ln124_3 : 1
		Clefia_enc_addr_7 : 2
		store_ln124 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     add_ln124_26_fu_186    |    0    |    15   |
|          |     add_ln124_27_fu_209    |    0    |    15   |
|          |     add_ln124_28_fu_219    |    0    |    15   |
|          |      add_ln124_fu_229      |    0    |    13   |
|    add   |     add_ln124_1_fu_239     |    0    |    13   |
|          |     add_ln124_2_fu_255     |    0    |    13   |
|          |     add_ln124_3_fu_265     |    0    |    13   |
|          |     add_ln124_4_fu_281     |    0    |    13   |
|          |     add_ln124_5_fu_291     |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |      xor_ln124_fu_202      |    0    |    8    |
|    xor   |     xor_ln124_1_fu_249     |    0    |    8    |
|          |     xor_ln124_2_fu_275     |    0    |    8    |
|          |     xor_ln124_3_fu_301     |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  b_offset_read_read_fu_48  |    0    |    0    |
|   read   |  a_offset_read_read_fu_54  |    0    |    0    |
|          | dst_offset_read_read_fu_60 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    b_offset_cast_fu_176    |    0    |    0    |
|          |    a_offset_cast_fu_181    |    0    |    0    |
|          |      zext_ln124_fu_192     |    0    |    0    |
|          |   dst_offset_cast_fu_197   |    0    |    0    |
|          |    zext_ln124_37_fu_214    |    0    |    0    |
|   zext   |    zext_ln124_40_fu_224    |    0    |    0    |
|          |    zext_ln124_35_fu_234    |    0    |    0    |
|          |    zext_ln124_36_fu_244    |    0    |    0    |
|          |    zext_ln124_38_fu_260    |    0    |    0    |
|          |    zext_ln124_39_fu_270    |    0    |    0    |
|          |    zext_ln124_41_fu_286    |    0    |    0    |
|          |    zext_ln124_42_fu_296    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   155   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|Clefia_enc_addr_2_reg_357|    4   |
|Clefia_enc_addr_4_reg_372|    4   |
|Clefia_enc_addr_6_reg_377|    4   |
| Clefia_enc_addr_reg_325 |    4   |
|  a_offset_read_reg_313  |    4   |
|     b_addr_2_reg_330    |    8   |
|     b_addr_3_reg_347    |    8   |
|     b_addr_4_reg_352    |    8   |
|      b_addr_reg_320     |    8   |
|     b_load_1_reg_342    |    8   |
|     b_load_2_reg_362    |    8   |
|     b_load_3_reg_367    |    8   |
|  b_offset_read_reg_307  |    8   |
| dst_offset_read_reg_335 |    4   |
+-------------------------+--------+
|          Total          |   88   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |  12  |   4  |   48   ||    65   |
| grp_access_fu_80 |  p1  |   4  |   8  |   32   ||    20   |
| grp_access_fu_86 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_86 |  p2  |   4  |   0  |    0   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   112  ||  8.2608 ||   125   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   125  |
|  Register |    -   |   88   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   88   |   280  |
+-----------+--------+--------+--------+
