{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1619681252566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1619681252567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 15:27:32 2021 " "Processing started: Thu Apr 29 15:27:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1619681252567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1619681252567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off chip_HDB3_encoder -c chip_HDB3_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off chip_HDB3_encoder -c chip_HDB3_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1619681252567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1619681253836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_hdb3.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_hdb3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_HDB3 " "Found entity 1: sign_HDB3" {  } { { "sign_HDB3.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/sign_HDB3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681253911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681253911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdb3_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hdb3_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDB3_encoder " "Found entity 1: HDB3_encoder" {  } { { "HDB3_encoder.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/HDB3_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681253915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681253915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file all_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_zero " "Found entity 1: all_zero" {  } { { "all_zero.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/all_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681253919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681253919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addv.v 1 1 " "Found 1 design units, including 1 entities, in source file addv.v" { { "Info" "ISGN_ENTITY_NAME" "1 addV " "Found entity 1: addV" {  } { { "addV.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/addV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681253923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681253923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addb.v 1 1 " "Found 1 design units, including 1 entities, in source file addb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addB " "Found entity 1: addB" {  } { { "addB.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/addB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681253928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681253928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chip_hdb3_encoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chip_hdb3_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 chip_HDB3_encoder " "Found entity 1: chip_HDB3_encoder" {  } { { "chip_HDB3_encoder.bdf" "" { Schematic "D:/QuartusProject/chip_HDB3_encoder/chip_HDB3_encoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681253936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681253936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chip_HDB3_encoder " "Elaborating entity \"chip_HDB3_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1619681253977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDB3_encoder HDB3_encoder:inst " "Elaborating entity \"HDB3_encoder\" for hierarchy \"HDB3_encoder:inst\"" {  } { { "chip_HDB3_encoder.bdf" "inst" { Schematic "D:/QuartusProject/chip_HDB3_encoder/chip_HDB3_encoder.bdf" { { 192 368 560 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619681254003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_zero HDB3_encoder:inst\|all_zero:ALL_ZERO " "Elaborating entity \"all_zero\" for hierarchy \"HDB3_encoder:inst\|all_zero:ALL_ZERO\"" {  } { { "HDB3_encoder.v" "ALL_ZERO" { Text "D:/QuartusProject/chip_HDB3_encoder/HDB3_encoder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619681254017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addV HDB3_encoder:inst\|addV:ADDV " "Elaborating entity \"addV\" for hierarchy \"HDB3_encoder:inst\|addV:ADDV\"" {  } { { "HDB3_encoder.v" "ADDV" { Text "D:/QuartusProject/chip_HDB3_encoder/HDB3_encoder.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619681254026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addB HDB3_encoder:inst\|addB:ADDB " "Elaborating entity \"addB\" for hierarchy \"HDB3_encoder:inst\|addB:ADDB\"" {  } { { "HDB3_encoder.v" "ADDB" { Text "D:/QuartusProject/chip_HDB3_encoder/HDB3_encoder.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619681254036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_HDB3 HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3 " "Elaborating entity \"sign_HDB3\" for hierarchy \"HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\"" {  } { { "HDB3_encoder.v" "SIGN_HDB3" { Text "D:/QuartusProject/chip_HDB3_encoder/HDB3_encoder.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1619681254046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_hip.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hip.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_hip " "Found entity 1: sld_ela_trigger_hip" {  } { { "db/sld_ela_trigger_hip.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/sld_ela_trigger_hip.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681255101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681255101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_chip_hdb3_encoder_auto_signaltap_0_1_4af.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_chip_hdb3_encoder_auto_signaltap_0_1_4af.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_chip_HDB3_encoder_auto_signaltap_0_1_4af " "Found entity 1: sld_reserved_chip_HDB3_encoder_auto_signaltap_0_1_4af" {  } { { "db/sld_reserved_chip_hdb3_encoder_auto_signaltap_0_1_4af.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/sld_reserved_chip_hdb3_encoder_auto_signaltap_0_1_4af.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681255133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681255133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ar14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ar14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ar14 " "Found entity 1: altsyncram_ar14" {  } { { "db/altsyncram_ar14.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/altsyncram_ar14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681255599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681255599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681255822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681255822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681255946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681255946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sei.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sei " "Found entity 1: cntr_sei" {  } { { "db/cntr_sei.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/cntr_sei.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681256114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681256114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681256201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681256201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681256296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681256296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681256415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681256415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681256486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681256486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681256589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681256589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/QuartusProject/chip_HDB3_encoder/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1619681256660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1619681256660 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619681256760 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[1\] HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[1\]~_emulated HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[1\]~1 " "Register \"HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[1\]\" is converted into an equivalent circuit using register \"HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[1\]~_emulated\" and latch \"HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[1\]~1\"" {  } { { "sign_HDB3.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/sign_HDB3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1619681258389 "|chip_HDB3_encoder|HDB3_encoder:inst|sign_HDB3:SIGN_HDB3|delay_data_addB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[0\] HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[0\]~_emulated HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[0\]~5 " "Register \"HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[0\]\" is converted into an equivalent circuit using register \"HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[0\]~_emulated\" and latch \"HDB3_encoder:inst\|sign_HDB3:SIGN_HDB3\|delay_data_addB\[0\]~5\"" {  } { { "sign_HDB3.v" "" { Text "D:/QuartusProject/chip_HDB3_encoder/sign_HDB3.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1619681258389 "|chip_HDB3_encoder|HDB3_encoder:inst|sign_HDB3:SIGN_HDB3|delay_data_addB[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1619681258389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619681258510 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/program_file/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1619681258673 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1619681258674 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/program_file/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1619681258816 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619681258956 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program_file/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program_file/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1619681259239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1619681259240 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program_file/quartus13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1619681259289 "|chip_HDB3_encoder|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1619681259289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619681259394 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 9 11 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 9 of its 11 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1619681260207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1619681260218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1619681260218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "535 " "Implemented 535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1619681260373 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1619681260373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "520 " "Implemented 520 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1619681260373 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1619681260373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1619681260373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1619681260397 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 15:27:40 2021 " "Processing ended: Thu Apr 29 15:27:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1619681260397 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1619681260397 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1619681260397 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1619681260397 ""}
