{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528395483654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528395483659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  7 15:18:03 2018 " "Processing started: Thu Jun  7 15:18:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528395483659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528395483659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_TOP_MIV -c FPGA_TOP_MIV " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_TOP_MIV -c FPGA_TOP_MIV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528395483660 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528395484383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_TOP_MIV " "Found entity 1: FPGA_TOP_MIV" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528395484670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528395484670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GuTeiVi/lab3/verilog/LevelToPulse.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GuTeiVi/lab3/verilog/LevelToPulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 LevelToPulse " "Found entity 1: LevelToPulse" {  } { { "../verilog/LevelToPulse.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/LevelToPulse.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528395484674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528395484674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Open OPEN Lab2Lock.v(61) " "Verilog HDL Declaration information at Lab2Lock.v(61): object \"Open\" differs only in case from object \"OPEN\" in the same scope" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528395484677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state Lab2Lock.v(60) " "Verilog HDL Declaration information at Lab2Lock.v(60): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528395484677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2Lock " "Found entity 1: Lab2Lock" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528395484678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528395484678 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_TOP_MIV " "Elaborating entity \"FPGA_TOP_MIV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528395484869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LevelToPulse LevelToPulse:LockEnterPulse " "Elaborating entity \"LevelToPulse\" for hierarchy \"LevelToPulse:LockEnterPulse\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "LockEnterPulse" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528395484909 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state LevelToPulse.v(87) " "Verilog HDL Always Construct warning at LevelToPulse.v(87): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../verilog/LevelToPulse.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/LevelToPulse.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528395484911 "|FPGA_TOP_MIV|LevelToPulse:LockEnterPulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2Lock Lab2Lock:Lab2LockFSM " "Elaborating entity \"Lab2Lock\" for hierarchy \"Lab2Lock:Lab2LockFSM\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "Lab2LockFSM" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528395484927 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Digit Lab2Lock.v(116) " "Verilog HDL Always Construct warning at Lab2Lock.v(116): variable \"Digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528395484930 "|FPGA_TOP_MIV|Lab2Lock:Lab2LockFSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Digit Lab2Lock.v(123) " "Verilog HDL Always Construct warning at Lab2Lock.v(123): variable \"Digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528395484931 "|FPGA_TOP_MIV|Lab2Lock:Lab2LockFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Open Lab2Lock.v(107) " "Verilog HDL Always Construct warning at Lab2Lock.v(107): inferring latch(es) for variable \"Open\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528395484932 "|FPGA_TOP_MIV|Lab2Lock:Lab2LockFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Fail Lab2Lock.v(107) " "Verilog HDL Always Construct warning at Lab2Lock.v(107): inferring latch(es) for variable \"Fail\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528395484932 "|FPGA_TOP_MIV|Lab2Lock:Lab2LockFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fail Lab2Lock.v(107) " "Inferred latch for \"Fail\" at Lab2Lock.v(107)" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395484934 "|FPGA_TOP_MIV|Lab2Lock:Lab2LockFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Open Lab2Lock.v(107) " "Inferred latch for \"Open\" at Lab2Lock.v(107)" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528395484934 "|FPGA_TOP_MIV|Lab2Lock:Lab2LockFSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab2Lock:Lab2LockFSM\|Fail " "Latch Lab2Lock:Lab2LockFSM\|Fail has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab2Lock:Lab2LockFSM\|state.BAD2 " "Ports D and ENA on the latch are fed by the same signal Lab2Lock:Lab2LockFSM\|state.BAD2" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395486834 ""}  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395486834 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab2Lock:Lab2LockFSM\|Open " "Latch Lab2Lock:Lab2LockFSM\|Open has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab2Lock:Lab2LockFSM\|state.OPEN " "Ports D and ENA on the latch are fed by the same signal Lab2Lock:Lab2LockFSM\|state.OPEN" {  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528395486835 ""}  } { { "../verilog/Lab2Lock.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/Lab2Lock.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528395486835 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_G GND " "Pin \"LED_G\" is stuck at GND" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LED_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] VCC " "Pin \"LEDM_C\[1\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] VCC " "Pin \"LEDM_C\[2\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] VCC " "Pin \"LEDM_C\[3\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[4\] VCC " "Pin \"LEDM_C\[4\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_C[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[3\] VCC " "Pin \"LEDM_R\[3\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[4\] VCC " "Pin \"LEDM_R\[4\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[5\] VCC " "Pin \"LEDM_R\[5\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[6\] VCC " "Pin \"LEDM_R\[6\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[7\] VCC " "Pin \"LEDM_R\[7\]\" is stuck at VCC" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528395486880 "|FPGA_TOP_MIV|LEDM_R[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528395486880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528395487434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1528395487947 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/GuTeiVi/lab3/fpga/FPGA_TOP_MIV.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/GuTeiVi/lab3/fpga/FPGA_TOP_MIV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528395488042 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528395488435 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488435 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "../verilog/FPGA_TOP_MIV.v" "" { Text "/home/aluno/Documentos/GuTeiVi/lab3/verilog/FPGA_TOP_MIV.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528395488618 "|FPGA_TOP_MIV|KEY[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1528395488618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528395488620 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528395488620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528395488620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528395488620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528395488649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  7 15:18:08 2018 " "Processing ended: Thu Jun  7 15:18:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528395488649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528395488649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528395488649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528395488649 ""}
