

================================================================
== Vivado HLS Report for 'pgconv64_32u_s'
================================================================
* Date:           Sun Sep  6 13:26:32 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.454 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      325|      325| 3.250 us | 3.250 us |  325|  325|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                              |                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |           Instance           |       Module      |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_compute_engine_64_fu_426  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_compute_engine_64_fu_436  |compute_engine_64  |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
        |op_V_assign_relu_fu_446       |relu               |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |sum_V_ret_sum_engine_fu_467   |sum_engine         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |norm_V_batch_norm_fu_481      |batch_norm         |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +------------------------------+-------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- biconv_row_biconv_col  |      323|      323|         9|          5|          5|    64|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    312|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     100|   1279|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    164|    -|
|Register         |        -|      -|     190|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     290|   1755|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |           Instance           |       Module      | BRAM_18K| DSP48E| FF | LUT | URAM|
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |norm_V_batch_norm_fu_481      |batch_norm         |        0|      0|   0|   94|    0|
    |grp_compute_engine_64_fu_426  |compute_engine_64  |        0|      0|  50|  344|    0|
    |grp_compute_engine_64_fu_436  |compute_engine_64  |        0|      0|  50|  344|    0|
    |op_V_assign_relu_fu_446       |relu               |        0|      0|   0|  369|    0|
    |sum_V_ret_sum_engine_fu_467   |sum_engine         |        0|      0|   0|  128|    0|
    +------------------------------+-------------------+---------+-------+----+-----+-----+
    |Total                         |                   |        0|      0| 100| 1279|    0|
    +------------------------------+-------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_504_p2             |     +    |      0|  0|  15|           7|           1|
    |add_ln109_2_fu_584_p2           |     +    |      0|  0|  12|           2|           4|
    |add_ln109_4_fu_556_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln109_5_fu_594_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln109_fu_486_p2             |     +    |      0|  0|  12|           4|           2|
    |add_ln110_fu_609_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln111_2_fu_667_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln112_2_fu_648_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln112_fu_642_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln113_fu_710_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln114_fu_724_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln115_3_fu_699_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln115_4_fu_705_p2           |     +    |      0|  0|  15|           8|           8|
    |add_ln115_fu_570_p2             |     +    |      0|  0|  12|           2|           4|
    |add_ln116_fu_719_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln117_fu_733_p2             |     +    |      0|  0|  15|           8|           8|
    |col_fu_658_p2                   |     +    |      0|  0|  12|           1|           4|
    |row_fu_492_p2                   |     +    |      0|  0|  12|           4|           1|
    |icmp_ln103_fu_498_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln104_fu_510_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln1494_fu_760_p2           |   icmp   |      0|  0|  11|           5|           1|
    |norm_V_batch_norm_fu_481_sum_V  |  select  |      0|  0|   8|           1|           8|
    |select_ln109_4_fu_524_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln109_5_fu_562_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln109_6_fu_576_p3        |  select  |      0|  0|   4|           1|           4|
    |select_ln109_fu_516_p3          |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 312|         138|         148|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_419_p4           |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_397_p4  |   9|          2|    7|         14|
    |ap_phi_mux_row_0_phi_fu_408_p4           |   9|          2|    4|          8|
    |bottom1_V_address0                       |  33|          6|    7|         42|
    |bottom1_V_address1                       |  27|          5|    7|         35|
    |col_0_reg_415                            |   9|          2|    4|          8|
    |indvar_flatten_reg_393                   |   9|          2|    7|         14|
    |row_0_reg_404                            |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 164|         33|   46|        147|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln103_reg_782                          |   7|   0|    7|          0|
    |add_ln109_4_reg_792                        |   7|   0|    8|          1|
    |add_ln112_reg_832                          |   7|   0|    8|          1|
    |add_ln115_4_reg_859                        |   8|   0|    8|          0|
    |add_ln116_reg_889                          |   8|   0|    8|          0|
    |add_ln117_reg_899                          |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |col_0_reg_415                              |   4|   0|    4|          0|
    |col_reg_843                                |   4|   0|    4|          0|
    |grp_compute_engine_64_fu_426_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_64_fu_436_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln103_reg_778                         |   1|   0|    1|          0|
    |icmp_ln103_reg_778_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten_reg_393                     |   7|   0|    7|          0|
    |norm_V_reg_970                             |  12|   0|   12|          0|
    |p_s_reg_904                                |   6|   0|    6|          0|
    |row_0_reg_404                              |   4|   0|    4|          0|
    |select_ln109_5_reg_797                     |   4|   0|    4|          0|
    |select_ln109_6_reg_804                     |   4|   0|    4|          0|
    |select_ln109_reg_787                       |   4|   0|    4|          0|
    |sum_V_ret_reg_959                          |   8|   0|    8|          0|
    |tmp1_V_reg_909                             |   6|   0|    6|          0|
    |tmp2_V_reg_924                             |   6|   0|    6|          0|
    |tmp3_V_reg_929                             |   6|   0|    6|          0|
    |tmp4_V_reg_939                             |   6|   0|    6|          0|
    |tmp5_V_reg_944                             |   6|   0|    6|          0|
    |tmp6_V_reg_949                             |   6|   0|    6|          0|
    |tmp7_V_reg_954                             |   6|   0|    6|          0|
    |tmp_114_reg_965                            |   5|   0|    5|          0|
    |zext_ln109_5_reg_810                       |   4|   0|    8|          4|
    |zext_ln110_reg_821                         |   4|   0|    8|          4|
    |zext_ln111_reg_848                         |   4|   0|    8|          4|
    |zext_ln113_reg_864                         |   8|   0|   64|         56|
    |zext_ln113_reg_864_pp0_iter1_reg           |   8|   0|   64|         56|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 190|   0|  316|        126|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_done             | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pgconv64<32u> | return value |
|bottom1_V_address0  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce0       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q0        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_address1  | out |    7|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_ce1       | out |    1|  ap_memory |   bottom1_V   |     array    |
|bottom1_V_q1        |  in |   64|  ap_memory |   bottom1_V   |     array    |
|top_0_V_address0    | out |    7|  ap_memory |    top_0_V    |     array    |
|top_0_V_ce0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_we0         | out |    1|  ap_memory |    top_0_V    |     array    |
|top_0_V_d0          | out |   12|  ap_memory |    top_0_V    |     array    |
|top_1_V_address0    | out |    7|  ap_memory |    top_1_V    |     array    |
|top_1_V_ce0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_we0         | out |    1|  ap_memory |    top_1_V    |     array    |
|top_1_V_d0          | out |   12|  ap_memory |    top_1_V    |     array    |
|top_2_V_address0    | out |    7|  ap_memory |    top_2_V    |     array    |
|top_2_V_ce0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_we0         | out |    1|  ap_memory |    top_2_V    |     array    |
|top_2_V_d0          | out |   12|  ap_memory |    top_2_V    |     array    |
|top_3_V_address0    | out |    7|  ap_memory |    top_3_V    |     array    |
|top_3_V_ce0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_we0         | out |    1|  ap_memory |    top_3_V    |     array    |
|top_3_V_d0          | out |   12|  ap_memory |    top_3_V    |     array    |
|top_4_V_address0    | out |    7|  ap_memory |    top_4_V    |     array    |
|top_4_V_ce0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_we0         | out |    1|  ap_memory |    top_4_V    |     array    |
|top_4_V_d0          | out |   12|  ap_memory |    top_4_V    |     array    |
|top_5_V_address0    | out |    7|  ap_memory |    top_5_V    |     array    |
|top_5_V_ce0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_we0         | out |    1|  ap_memory |    top_5_V    |     array    |
|top_5_V_d0          | out |   12|  ap_memory |    top_5_V    |     array    |
|top_6_V_address0    | out |    7|  ap_memory |    top_6_V    |     array    |
|top_6_V_ce0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_we0         | out |    1|  ap_memory |    top_6_V    |     array    |
|top_6_V_d0          | out |   12|  ap_memory |    top_6_V    |     array    |
|top_7_V_address0    | out |    7|  ap_memory |    top_7_V    |     array    |
|top_7_V_ce0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_we0         | out |    1|  ap_memory |    top_7_V    |     array    |
|top_7_V_d0          | out |   12|  ap_memory |    top_7_V    |     array    |
|top_8_V_address0    | out |    7|  ap_memory |    top_8_V    |     array    |
|top_8_V_ce0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_we0         | out |    1|  ap_memory |    top_8_V    |     array    |
|top_8_V_d0          | out |   12|  ap_memory |    top_8_V    |     array    |
|top_9_V_address0    | out |    7|  ap_memory |    top_9_V    |     array    |
|top_9_V_ce0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_we0         | out |    1|  ap_memory |    top_9_V    |     array    |
|top_9_V_d0          | out |   12|  ap_memory |    top_9_V    |     array    |
|top_10_V_address0   | out |    7|  ap_memory |    top_10_V   |     array    |
|top_10_V_ce0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_we0        | out |    1|  ap_memory |    top_10_V   |     array    |
|top_10_V_d0         | out |   12|  ap_memory |    top_10_V   |     array    |
|top_11_V_address0   | out |    7|  ap_memory |    top_11_V   |     array    |
|top_11_V_ce0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_we0        | out |    1|  ap_memory |    top_11_V   |     array    |
|top_11_V_d0         | out |   12|  ap_memory |    top_11_V   |     array    |
|top_12_V_address0   | out |    7|  ap_memory |    top_12_V   |     array    |
|top_12_V_ce0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_we0        | out |    1|  ap_memory |    top_12_V   |     array    |
|top_12_V_d0         | out |   12|  ap_memory |    top_12_V   |     array    |
|top_13_V_address0   | out |    7|  ap_memory |    top_13_V   |     array    |
|top_13_V_ce0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_we0        | out |    1|  ap_memory |    top_13_V   |     array    |
|top_13_V_d0         | out |   12|  ap_memory |    top_13_V   |     array    |
|top_14_V_address0   | out |    7|  ap_memory |    top_14_V   |     array    |
|top_14_V_ce0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_we0        | out |    1|  ap_memory |    top_14_V   |     array    |
|top_14_V_d0         | out |   12|  ap_memory |    top_14_V   |     array    |
|top_15_V_address0   | out |    7|  ap_memory |    top_15_V   |     array    |
|top_15_V_ce0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_we0        | out |    1|  ap_memory |    top_15_V   |     array    |
|top_15_V_d0         | out |   12|  ap_memory |    top_15_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

