{
	"author": ["Vijay S. Pai", "Parthasarathy Ranganathan", "Sarita V. Adve"],
	"booktitle": "Proceedings of the Third International Symposium on High-Performance Computer Architecture",
	"booktitleshort": "HPCA",
	"crossref": "conf/hpca/1997",
	"dblpkey": "conf/hpca/PaiRA97",
	"doi": "10.1109/HPCA.1997.569611",
	"isbn": "0-8186-7764-3",
	"pages": "72-83",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": ["the", "impact", "of", "instruct", "level", "parallel", "on", "multiprocessor", "perform", "and", "simul", "methodolog"],
	"tag": ["parallel", "performance", "simulation"],
	"title": "The Impact of Instruction-Level Parallelism on Multiprocessor Performance and Simulation Methodology",
	"type": "inproceedings",
	"venue": "HPCA",
	"year": 1997
}