<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.11.19.10:02:38"
 outputDirectory="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL025YU256I7G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_0_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_0_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_BRIDGE_0_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ENET_CLK_125M_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ENET_CLK_125M_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ENET_CLK_125M_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HBUS_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HBUS_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HBUS_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clock_bridge_0_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="clock_bridge_0_in_clk_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="enet_clk_125m_in" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="enet_clk_125m_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="enet_pll_areset_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="enet_pll_areset_conduit_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="enet_pll_c0_125m" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="125000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="enet_pll_c0_125m_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="enet_pll_c1_25m" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="25000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="enet_pll_c1_25m_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="enet_pll_c2_2m5" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="2500000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="enet_pll_c2_2m5_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="enet_pll_c3_125m_shift" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="125000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="enet_pll_c3_125m_shift_clk"
       direction="output"
       role="clk"
       width="1" />
  </interface>
  <interface name="enet_pll_c4_25m_shift" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="25000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="enet_pll_c4_25m_shift_clk"
       direction="output"
       role="clk"
       width="1" />
  </interface>
  <interface name="enet_pll_locked_conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="enet_pll_locked_conduit_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="eth_tse_mac_mdio_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="eth_tse_mac_mdio_connection_mdc"
       direction="output"
       role="mdc"
       width="1" />
   <port
       name="eth_tse_mac_mdio_connection_mdio_in"
       direction="input"
       role="mdio_in"
       width="1" />
   <port
       name="eth_tse_mac_mdio_connection_mdio_out"
       direction="output"
       role="mdio_out"
       width="1" />
   <port
       name="eth_tse_mac_mdio_connection_mdio_oen"
       direction="output"
       role="mdio_oen"
       width="1" />
  </interface>
  <interface name="eth_tse_mac_rgmii_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="eth_tse_mac_rgmii_connection_rgmii_in"
       direction="input"
       role="rgmii_in"
       width="4" />
   <port
       name="eth_tse_mac_rgmii_connection_rgmii_out"
       direction="output"
       role="rgmii_out"
       width="4" />
   <port
       name="eth_tse_mac_rgmii_connection_rx_control"
       direction="input"
       role="rx_control"
       width="1" />
   <port
       name="eth_tse_mac_rgmii_connection_tx_control"
       direction="output"
       role="tx_control"
       width="1" />
  </interface>
  <interface name="eth_tse_mac_status_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="eth_tse_mac_status_connection_set_10"
       direction="input"
       role="set_10"
       width="1" />
   <port
       name="eth_tse_mac_status_connection_set_1000"
       direction="input"
       role="set_1000"
       width="1" />
   <port
       name="eth_tse_mac_status_connection_eth_mode"
       direction="output"
       role="eth_mode"
       width="1" />
   <port
       name="eth_tse_mac_status_connection_ena_10"
       direction="output"
       role="ena_10"
       width="1" />
  </interface>
  <interface name="eth_tse_pcs_mac_rx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="eth_tse_pcs_mac_rx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="eth_tse_pcs_mac_tx_clock_connection" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port
       name="eth_tse_pcs_mac_tx_clock_connection_clk"
       direction="input"
       role="clk"
       width="1" />
  </interface>
  <interface name="hbus_clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="hbus_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="hbus_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="hbus_reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="hyperbus_controller_top" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hyperbus_controller_top_HB_RSTn"
       direction="output"
       role="HB_RSTn"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_CLK0"
       direction="output"
       role="HB_CLK0"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_CLK0n"
       direction="output"
       role="HB_CLK0n"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_CLK1"
       direction="output"
       role="HB_CLK1"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_CLK1n"
       direction="output"
       role="HB_CLK1n"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_CS0n"
       direction="output"
       role="HB_CS0n"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_CS1n"
       direction="output"
       role="HB_CS1n"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_WPn"
       direction="output"
       role="HB_WPn"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_RWDS"
       direction="bidir"
       role="HB_RWDS"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_dq"
       direction="bidir"
       role="HB_dq"
       width="8" />
   <port
       name="hyperbus_controller_top_HB_RSTOn"
       direction="input"
       role="HB_RSTOn"
       width="1" />
   <port
       name="hyperbus_controller_top_HB_INTn"
       direction="input"
       role="HB_INTn"
       width="1" />
  </interface>
  <interface name="led_pio_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="led_pio_external_connection_export"
       direction="output"
       role="export"
       width="4" />
  </interface>
  <interface name="opencores_i2c" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="hbus_reset" />
   <port
       name="opencores_i2c_scl_pad_io"
       direction="bidir"
       role="scl_pad_io"
       width="1" />
   <port
       name="opencores_i2c_sda_pad_io"
       direction="bidir"
       role="sda_pad_io"
       width="1" />
  </interface>
  <interface name="reset_enet" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_enet_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="user_dipsw_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="user_dipsw_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
  <interface name="user_pb_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="user_pb_external_connection_export"
       direction="input"
       role="export"
       width="4" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="q_sys:1.0:AUTO_CLOCK_BRIDGE_0_IN_CLK_CLOCK_DOMAIN=-1,AUTO_CLOCK_BRIDGE_0_IN_CLK_CLOCK_RATE=-1,AUTO_CLOCK_BRIDGE_0_IN_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_ENET_CLK_125M_IN_CLOCK_DOMAIN=-1,AUTO_ENET_CLK_125M_IN_CLOCK_RATE=-1,AUTO_ENET_CLK_125M_IN_RESET_DOMAIN=-1,AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN=-1,AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE=-1,AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN=-1,AUTO_GENERATION_ID=1763553718,AUTO_HBUS_CLK_CLOCK_DOMAIN=-1,AUTO_HBUS_CLK_CLOCK_RATE=-1,AUTO_HBUS_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=14,AUTO_CLK_RESET_DOMAIN=14,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=117444640,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;ext_epcq_flash.avl_csr&apos; start=&apos;0x800000&apos; end=&apos;0x800040&apos; type=&apos;altera_epcq_controller2.avl_csr&apos; /&gt;&lt;slave name=&apos;remote_update.avl_csr&apos; start=&apos;0x800080&apos; end=&apos;0x800100&apos; type=&apos;altera_remote_update.avl_csr&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=4096,dcache_size_derived=4096,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=83886368,exceptionOffset=288,exceptionSlave=sll_hyperbus_controller_top_0.iavs0,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=23,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=3,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=3145728,resetOffset=3145728,resetSlave=ext_epcq_flash.avl_mem,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=0,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=117444640,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;ext_epcq_flash.avl_csr&apos; start=&apos;0x800000&apos; end=&apos;0x800040&apos; type=&apos;altera_epcq_controller2.avl_csr&apos; /&gt;&lt;slave name=&apos;remote_update.avl_csr&apos; start=&apos;0x800080&apos; end=&apos;0x800100&apos; type=&apos;altera_remote_update.avl_csr&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=4096,dcache_size_derived=4096,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=83886368,exceptionOffset=288,exceptionSlave=sll_hyperbus_controller_top_0.iavs0,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=23,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=3145728,resetOffset=3145728,resetSlave=ext_epcq_flash.avl_mem,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=q_sys_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=q_sys_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=descriptor_memory,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(clock_source:18.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altpll:18.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_INCLK_INTERFACE_CLOCK_RATE=125000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=5,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=50,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=1,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=2000,CLK4_DIVIDE_BY=5,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=1,CLK4_PHASE_SHIFT=10000,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 50 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_USED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 1 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 2000 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 5 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 10000 CT#INCLK0_INPUT_FREQUENCY 8000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 125.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 25.00000000 PT#OUTPUT_FREQ3 125.00000000 PT#OUTPUT_FREQ2 2.50000000 PT#OUTPUT_FREQ1 25.00000000 PT#OUTPUT_FREQ0 125.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 90.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 90.00000000 PT#DIV_FACTOR4 2 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 2 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 25.000000 PT#EFF_OUTPUT_FREQ_VALUE3 125.000000 PT#EFF_OUTPUT_FREQ_VALUE2 2.500000 PT#EFF_OUTPUT_FREQ_VALUE1 25.000000 PT#EFF_OUTPUT_FREQ_VALUE0 125.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 1 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 5 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1418882816093282.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=8000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_USED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(altera_eth_tse:18.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4609,dev_version=4609,deviceFamily=CYCLONE10LP,deviceFamilyName=Cyclone 10 LP,eg_addr=9,eg_fifo=512,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=false,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=true,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=10,ing_fifo=1024,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=true,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONE10LP,EG_ADDR=9,EG_FIFO=512,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=10,ING_FIFO=1024,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true))(altera_epcq_controller2:18.1:ADDR_WIDTH=21,ASI_WIDTH=1,ASMI_ADDR_WIDTH=24,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,CHIP_SELS=1,CS_WIDTH=1,DDASI=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,FLASH_TYPE=EPCQ64,IO_MODE=STANDARD,clkFreq=0,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_asmi_parallel2:18.1:ASMI_ADDR_WIDTH=24,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,CHIP_SELS=1,COM_ADDR_BYTES=0,0,0,0,3,3,COM_DATA_IN_BYTES=0,0,1,0,0,0,COM_DATA_OUT_BYTES=0,0,0,1,0,0,COM_DUMMY_BYTES=0,0,0,0,0,0,COM_ID=0,1,2,3,4,5,COM_OPCODE=06,04,01,05,D8,20,COM_OPERATION=wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase,DATA_WIDTH=STANDARD,DEBUG_OPTION=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,ENABLE_SIM_MODEL=false,EXTRA_EN=0,EXTRA_ID=23,24,25,26,27,EXTRA_OPERATION=NA,NA,NA,NA,NA,FLASH_TYPE=EPCQ64,FLASH_VENDOR=ALTERA,INTENDED_DEVICE_FAMILY=Cyclone 10 LP,MISC_ADDR_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_DATA_IN_BYTES=2,0,0,0,0,0,0,0,1,0,MISC_DATA_OUT_BYTES=0,2,1,0,0,0,0,0,0,3,MISC_DUMMY_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_EN=0,MISC_ID=13,14,15,16,17,18,19,20,21,22,MISC_OPCODE=B1,B5,70,50,C7,00,00,00,01,9F,MISC_OPERATION=wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id,NCS_NUM=1,PIPE_CMD_GEN_CMD=0,PIPE_CSR=0,PIPE_MUX_CMD=0,PIPE_XIP=0,POLL_OPCODE=70,RD_DUMMY_BYTES=0,8,8,A,RD_EXTEND=0,1,1,1,RD_ID=0,1,2,3,RD_ID_LIST=0 1 2 3,RD_OPCODE=03,0B,BB,EB,RD_OPCODE_LIST=D8 C4 B7 E9 ,RD_OPERATION=Read,Fast_Read,Extended_Dual_Fast_Read,Extended_Quad_Fast_Read,RD_OPERATION_LIST=Read Fast_Read Extended_Dual_Fast_Read Extended_Quad_Fast_Read,RW_ADDR_BYTES=3,USE_CHIP_SEL_FROM_CSR=0,WR_EXTEND=0,1,1,WR_ID=0,1,2,WR_ID_LIST=0 1 2,WR_OPCODE=02,D2,12,WR_OPCODE_LIST=9F 05 70,WR_OPERATION=Write,Extended_Dual_Write,Extended_Quad_Write,WR_OPERATION_LIST=Write Extended_Dual_Write Extended_Quad_Write,gui_use_asmiblock=false,gui_use_gpio=false(altera_asmi2_csr_controller:18.1:CHIP_SELECT_EN=false,COM_ADDR_BYTES=0,0,0,0,3,3,COM_DATA_IN_BYTES=0,0,1,0,0,0,COM_DATA_OUT_BYTES=0,0,0,1,0,0,COM_DUMMY_BYTES=0,0,0,0,0,0,COM_ID=0,1,2,3,4,5,COM_OPCODE=06,04,01,05,D8,20,COM_OPERATION=wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase,EXTRA_EN=0,EXTRA_ID=23,24,25,26,27,EXTRA_OPERATION=NA,NA,NA,NA,NA,MISC_ADDR_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_DATA_IN_BYTES=2,0,0,0,0,0,0,0,1,0,MISC_DATA_OUT_BYTES=0,2,1,0,0,0,0,0,0,3,MISC_DUMMY_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_ID=13,14,15,16,17,18,19,20,21,22,MISC_OPCODE=B1,B5,70,50,C7,00,00,00,01,9F,MISC_OPERATION=wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id,OP_INFO=wr_enable:32&apos;b00000000000000000000000000000110,wr_disable:32&apos;b00000000000000000000000000000100,wr_status:32&apos;b00000000000001000000010000000001,rd_status:32&apos;b00000000000001000000100000000101,sector_erase:32&apos;b00000000000000000000000111011000,subsector_erase:32&apos;b00000000000000000000000100100000,isr:32&apos;b00000000000000000000000000000000,ier:32&apos;b00000000000000000000000000000000,chip_select:32&apos;b00000000000000000000000000000000,status:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,wr_NVCR:32&apos;b00000000000010000000010010110001,rd_NVCR:32&apos;b00000000000010000000100010110101,rd_flag_status:32&apos;b00000000000001000000100001110000,clr_flag_status:32&apos;b00000000000000000000000001010000,bulk_erase/chip_erase:32&apos;b00000000000000000000000011000111,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,sector_protect:32&apos;b00000000000001000000010000000001,rd_memory_capacity_id:32&apos;b00000000000011000000100010011111,RD_ADDR_BYTES=0,RD_DUMMY_BYTES=0,RD_ENABLE=0,RD_ID=1,RD_OPCODE=0,RD_OPERATION=01,WR_ADDR_BYTES=0,WR_DUMMY_BYTES=0,WR_ENABLE=0,WR_ID=1,WR_OPCODE=0,WR_OPERATION=01)(altera_asmi2_xip_controller:18.1:ADDR_WIDTH=32,BYTE_ADDRESSING=1&apos;b0,CHIP_SELECT_EN=true,DATA_WIDTH=STANDARD,FLASH_VENDOR=ALTERA,POLL_OP=8&apos;h70,POLL_OPCODE=70,RD_DUMMY_BYTES=0,8,8,A,RD_EXTEND=0,1,1,1,RD_HAS_DUMMY=1&apos;b1,RD_ID=1,RD_OPCODE=03,0B,BB,EB,RD_OPERATION=01,READ_DUMMY_NUM=5&apos;h8,READ_OP=8&apos;h0B,RW_ADDR_BYTES=3,WRITE_OP=8&apos;h02,WR_EXTEND=0,1,1,WR_HAS_DUMMY=1&apos;b0,WR_ID=1,WR_OPCODE=02,D2,12,WR_OPERATION=01(altera_asmi2_xip_controller:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)))(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_asmi2_cmd_generator:18.1:)(altera_asmi2_qspi_interface:18.1:DATA_LENGTH=2,DATA_WIDTH=STANDARD,DEV_FAMILY=Cyclone 10 LP,DISABLE_ASMIBLOCK=false,ENABLE_SIM=false,ENABLE_SIM_MODEL=false,MODE_LENGTH=1,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_qspi_address_adaption:18.1:ADDR_WIDTH=21,ASI_WIDTH=1,ASMI_ADDR_WIDTH=24,CHIP_SELS=1,CS_WIDTH=1,DDASI=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,FLASH_TYPE=EPCQ64,IO_MODE=STANDARD,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=75000000,enableInteractiveInput=false,enableInteractiveOutput=true,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=15,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=15,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=15,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=15,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0)(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=1,ERROR_ENABLE_DERIVED=1,ERROR_WIDTH=6,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=8,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=1,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=1,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=8,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=1,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=1,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(altera_msgdma_prefetcher:18.1:ADDRESS_WIDTH=15,AUTO_ADDRESS_WIDTH=15,DATA_BYTEENABLE_WIDTH=4,DATA_WIDTH=32,DESCRIPTOR_WIDTH=128,ENABLE_READ_BURST=0,ENHANCED_FEATURES=0,FIX_ADDRESS_WIDTH=32,GUI_DESCRIPTOR_FIFO_DEPTH=128,GUI_MAX_READ_BURST_COUNT=2,MAX_READ_BURST_COUNT=1,MAX_READ_BURST_COUNT_WIDTH=1,RESPONSE_FIFO_DEPTH=256,RESPONSE_FIFO_DEPTH_LOG2=8,USE_FIX_ADDRESS_WIDTH=0)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=21,ADDRESS_WIDTH=27,AUTO_ADDRESS_WIDTH=27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=1,ERROR_WIDTH=6,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=8,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=20,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 27,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=128,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=1,ERROR_ENABLE_DERIVED=1,ERROR_WIDTH=1,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=8,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=1,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=128,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=1,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=8,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=1,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=1,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(altera_msgdma_prefetcher:18.1:ADDRESS_WIDTH=15,AUTO_ADDRESS_WIDTH=15,DATA_BYTEENABLE_WIDTH=4,DATA_WIDTH=32,DESCRIPTOR_WIDTH=128,ENABLE_READ_BURST=0,ENHANCED_FEATURES=0,FIX_ADDRESS_WIDTH=32,GUI_DESCRIPTOR_FIFO_DEPTH=128,GUI_MAX_READ_BURST_COUNT=2,MAX_READ_BURST_COUNT=1,MAX_READ_BURST_COUNT_WIDTH=1,RESPONSE_FIFO_DEPTH=256,RESPONSE_FIFO_DEPTH_LOG2=8,USE_FIX_ADDRESS_WIDTH=0)(dma_read_master:18.1:ADDRESS_WIDTH=27,AUTO_ADDRESS_WIDTH=27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=1,ERROR_WIDTH=1,FIFO_DEPTH=128,FIFO_DEPTH_LOG2=7,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=8,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=q_sys_onchip_ram,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=q_sys_onchip_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=9,derived_set_addr_width2=9,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=2048,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(opencores_i2c:9.1:CLOCK_RATE=75000000,FIXED_PRESCALE=5)(altera_remote_update:18.1:AUTO_DEVICE_SPEEDGRADE=7,CBX_AUTO_BLACKBOX=ALL,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,check_app_pof=false,check_avalon_interface=true,config_device_addr_width=24,in_data_width=24,is_epcq=true,m_support_write_config_check=true,operation_mode=REMOTE,out_data_width=24(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_remote_update_core:18.1:CBX_AUTO_BLACKBOX=ALL,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,check_app_pof=false,config_device_addr_width=24,in_data_width=24,is_epcq=true,m_support_write_config_check=true,operation_mode=REMOTE,out_data_width=29)(altera_avalon_remote_update_controller:18.1:CSR_ADDR_WIDTH=5,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,IN_DATA_WIDTH=24,OUT_DATA_WIDTH=29,check_app_pof=false,config_device_addr_width=24,is_epcq=true,m_support_write_config_check=true)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(sll_hyperbus_controller_top:3.1.0:DEVICE_FAMILY=Cyclone 10 LP,GUI_AV_OUT_FREQ_IN_MHZ_SC=75,GUI_DEV0_BURST_LENGTH=3,GUI_DEV0_BURST_LENGTH_MAN=3,GUI_DEV0_DRIVE_STRENGTH=0,GUI_DEV0_DRIVE_STRENGTH_MAN=0,GUI_DEV0_FIXED_LATENCY=1,GUI_DEV0_FIXED_LATENCY_MAN=1,GUI_DEV0_INIT_LATENCY=16,GUI_DEV0_INIT_LATENCY_MAN=6,GUI_DEV0_MIN_TACC=16,GUI_DEV0_NAME=No device connected and/or configured for use,GUI_DEV0_SIZE=0,GUI_DEV0_TYPE=none,GUI_DEV0_TYPE_MAN=none,GUI_DEV0_T_ACC=0,GUI_DEV0_T_CSH=0,GUI_DEV0_T_CSHI=0,GUI_DEV0_T_CSS=0,GUI_DEV0_T_RWR=0,GUI_DEV0_USE_DEFAULT=true,GUI_DEV1_BURST_LENGTH=3,GUI_DEV1_BURST_LENGTH_MAN=3,GUI_DEV1_DRIVE_STRENGTH=0,GUI_DEV1_DRIVE_STRENGTH_MAN=0,GUI_DEV1_FIXED_LATENCY=1,GUI_DEV1_FIXED_LATENCY_MAN=1,GUI_DEV1_INIT_LATENCY=6,GUI_DEV1_INIT_LATENCY_MAN=6,GUI_DEV1_MIN_TACC=6,GUI_DEV1_NAME=S70KS1281 (Cypress) / IS66WVH16M8 (ISSI) HyperRAM 166 MHz,GUI_DEV1_SIZE=16,GUI_DEV1_TYPE=is66wvh16m8,GUI_DEV1_TYPE_MAN=none,GUI_DEV1_T_ACC=6,GUI_DEV1_T_CSH=1,GUI_DEV1_T_CSHI=1,GUI_DEV1_T_CSS=2,GUI_DEV1_T_RWR=7,GUI_DEV1_USE_DEFAULT=true,GUI_DQIN_MODE=8,GUI_DUAL_RWDS_PIN=false,GUI_FPGA_DEV_BOARD=alt_c10_dev2,GUI_HBUS0_AUTO_CLOCK_RATE=0,GUI_HYPERBUS_FREQ_IN_MHZ_SC=150,GUI_IAVS0_ADDR_UNITS=Words,GUI_IAVS0_ADDR_WIDTH=22,GUI_IAVS0_AUTO_CLOCK_RATE=75000000,GUI_IAVS0_BURST_ON_BURST_BOUNDARIES_AUTO=false,GUI_IAVS0_BURST_ON_BURST_BOUNDARIES_ONLY=false,GUI_IAVS0_BYTEENABLE=true,GUI_IAVS0_DATA_WIDTH=32,GUI_IAVS0_LINEWRAP_BURST=true,GUI_IAVS0_MAX_BURST_IN_WORDS=8,GUI_IAVS0_PORT_MODE=Read/Write,GUI_IAVS0_REG_RDATA=false,GUI_IAVS0_REG_WDATA=false,GUI_IAVS0_USE_RESPONSE=false,GUI_IAVS0_WRITE_MODE=true,GUI_INCLUDE_REG_AVALON=0,GUI_INPUT_FREQ_IN_MHZ_SC=50,GUI_INTEGRATED_PLL_ENABLED=1,GUI_NUM_CHIPSELECTS=2,GUI_SINGLE_CLK_OP=false,HYPERBUS_FREQ_IN_MHZ=150,IAVS_FREQ_OUT_IN_MHZ=75,NUM_CHIPSELECTS=2,g_config_rd_buffer_as_sram=1,g_config_wr_buffer_as_sram=1,g_dev0_config=0,g_dev0_timing=0,g_dev1_config=2401173569,g_dev1_timing=422177,g_device_family=Cyclone 10 LP,g_dqin_rdata_width=8,g_hyperbus_freq_in_mhz=150,g_iavs0_addr_width=22,g_iavs0_av_numsymbols=4,g_iavs0_burstcount_width=4,g_iavs0_data_width=32,g_iavs0_linewrap_burst=1,g_iavs0_register_rdata=0,g_iavs0_register_wdata=0,g_iavs_freq_in_mhz=75,g_include_dual_rwds_pin=0,g_include_internal_pll=1,g_include_reg_avalon=0,g_input_clk_freq_in_mhz=50,g_num_chipselect=2,g_same_iavs_hyperbus_clk=0)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=749999,mult=0.001,period=10,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=75000000,ticksPerSec=100.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_sysid_qsys:18.1:id=-87110914,timestamp=1763553718)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(userhw:1.0:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00800000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00800080,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x07001000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x05000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x01000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x07000800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x07001000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x05000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x01000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x07000800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x24b0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0020,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x24b8,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2460,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2440,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2420,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2400,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2480,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x24a0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x4000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x2500,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x24e0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x05000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x05000000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=4)(interrupt:18.1:irqNumber=2)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=0)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="q_sys"
   kind="q_sys"
   version="1.0"
   name="q_sys">
  <parameter name="AUTO_CLOCK_BRIDGE_0_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_HBUS_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1763553718" />
  <parameter name="AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_RESET_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     value="-1" />
  <parameter
     name="AUTO_ETH_TSE_PCS_MAC_RX_CLOCK_CONNECTION_CLOCK_DOMAIN"
     value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLOCK_BRIDGE_0_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_ENET_CLK_125M_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="AUTO_CLOCK_BRIDGE_0_IN_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="AUTO_ENET_CLK_125M_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_ENET_CLK_125M_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_HBUS_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_HBUS_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_ETH_TSE_PCS_MAC_TX_CLOCK_CONNECTION_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/q_sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_led_pio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/opencores_i2c.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_defines.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/timescale.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_gpio_lite.sv"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_hyperbus_controller_top.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sysid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_user_dipsw.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/vhdl/projetofinal/FPGAEncrypt/q_sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_epcq_controller2/altera_epcq_controller2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/asmi_top/altera_asmi_parallel2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/csr_controller/altera_asmi2_csr_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/xip_controller/altera_asmi2_xip_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_cmd_generator/altera_asmi2_cmd_generator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_interface/altera_asmi2_qspi_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_epcq_controller2/altera_qspi_address_adaption_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/prefetcher/altera_msgdma_prefetcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/prefetcher/altera_msgdma_prefetcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/opencores_i2c_hw.tcl" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/opencores_i2c.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_bit_ctrl.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_byte_ctrl.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_defines.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_top.v" />
   <file path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/timescale.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_remote_update_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_remote_update_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_avalon_remote_update_controller_hw.tcl" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/20180701_SLL_HBMC_v3_1_0_Intel/sll_hbmc_v3_1_0_full_edition_trial_enc/sll_ca_hbc_t001_top_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file path="C:/vhdl/projetofinal/FPGAEncrypt/userhw_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 0 starting:q_sys "q_sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>88</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>10</b> modules, <b>32</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>21</b> modules, <b>69</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx.mm_read and msgdma_tx_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx.mm_write and msgdma_rx_mm_write_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ext_epcq_flash_avl_csr_translator.avalon_anti_slave_0 and ext_epcq_flash.avl_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces remote_update_avl_csr_translator.avalon_anti_slave_0 and remote_update.avl_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ext_epcq_flash_avl_mem_translator.avalon_anti_slave_0 and ext_epcq_flash.avl_mem</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sll_hyperbus_controller_top_0_iavs0_translator.avalon_anti_slave_0 and sll_hyperbus_controller_top_0.iavs0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0_s0_translator.avalon_anti_slave_0 and mm_bridge_0.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_ram_s1_translator.avalon_anti_slave_0 and onchip_ram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>43</b> modules, <b>186</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>54</b> modules, <b>223</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>56</b> modules, <b>233</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>62</b> modules, <b>253</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>83</b> modules, <b>307</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_002.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>91</b> modules, <b>355</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Warning">Pipeline stage not inserted between cmd_mux_004.src and sll_hyperbus_controller_top_0_iavs0_burst_adapter.sink0 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements.</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>91</b> modules, <b>357</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>96</b> modules, <b>459</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>23</b> modules, <b>91</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>15</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>34</b> modules, <b>113</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx.descriptor_read_master and msgdma_rx_descriptor_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx.descriptor_read_master and msgdma_tx_descriptor_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx.descriptor_write_master and msgdma_rx_descriptor_write_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx.descriptor_write_master and msgdma_tx_descriptor_write_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_bridge_0.m0 and mm_bridge_0_m0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces descriptor_memory_s1_translator.avalon_anti_slave_0 and descriptor_memory.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces opencores_i2c_0_avalon_slave_0_translator.avalon_anti_slave_0 and opencores_i2c_0.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces userhw_0_avalon_slave_0_translator.avalon_anti_slave_0 and userhw_0.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces eth_tse_control_port_translator.avalon_anti_slave_0 and eth_tse.control_port</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx_csr_translator.avalon_anti_slave_0 and msgdma_rx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx_csr_translator.avalon_anti_slave_0 and msgdma_tx.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_tx_prefetcher_csr_translator.avalon_anti_slave_0 and msgdma_tx.prefetcher_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces msgdma_rx_prefetcher_csr_translator.avalon_anti_slave_0 and msgdma_rx.prefetcher_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sys_clk_timer_s1_translator.avalon_anti_slave_0 and sys_clk_timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces led_pio_s1_translator.avalon_anti_slave_0 and led_pio.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces user_dipsw_s1_translator.avalon_anti_slave_0 and user_dipsw.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces user_pb_s1_translator.avalon_anti_slave_0 and user_pb.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>68</b> modules, <b>316</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>87</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>88</b> modules, <b>383</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>125</b> modules, <b>463</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>125</b> modules, <b>464</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>128</b> modules, <b>590</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>24</b> modules, <b>96</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>24</b> modules, <b>96</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>25</b> modules, <b>100</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.038s/0.055s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>104</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>31</b> modules, <b>111</b> connections]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/q_sys_cpu</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/q_sys_descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altpll</b> "<b>submodules/q_sys_enet_pll</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_eth_tse</b> "<b>submodules/q_sys_eth_tse</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_epcq_controller2</b> "<b>submodules/q_sys_ext_epcq_flash</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/q_sys_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/q_sys_led_pio</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_msgdma</b> "<b>submodules/q_sys_msgdma_rx</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_msgdma</b> "<b>submodules/q_sys_msgdma_tx</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/q_sys_onchip_ram</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>opencores_i2c</b> "<b>submodules/opencores_i2c</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_remote_update</b> "<b>submodules/q_sys_remote_update</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>sll_hyperbus_controller_top</b> "<b>submodules/sll_hyperbus_controller_top</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/q_sys_sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/q_sys_sysid</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/q_sys_user_dipsw</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/q_sys_user_dipsw</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>userhw</b> "<b>submodules/userhw</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/q_sys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/q_sys_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/q_sys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys"><![CDATA["<b>q_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 26 starting:altera_nios2_gen2 "submodules/q_sys_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/q_sys_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>q_sys</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 224 starting:altera_nios2_gen2_unit "submodules/q_sys_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'q_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:36 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:36 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'q_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 26 starting:altera_avalon_onchip_memory2 "submodules/q_sys_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'q_sys_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'q_sys_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:altpll "submodules/q_sys_enet_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0004_sopcgen/q_sys_enet_pll.v --source=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0004_sopcgen/q_sys_enet_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.615s</message>
   <message level="Info" culprit="enet_pll"><![CDATA["<b>q_sys</b>" instantiated <b>altpll</b> "<b>enet_pll</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_eth_tse "submodules/q_sys_eth_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="eth_tse"><![CDATA["<b>eth_tse</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="eth_tse"><![CDATA["<b>q_sys</b>" instantiated <b>altera_eth_tse</b> "<b>eth_tse</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 223 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_epcq_controller2 "submodules/q_sys_ext_epcq_flash"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ext_epcq_flash"><![CDATA["<b>ext_epcq_flash</b>" reuses <b>altera_asmi_parallel2</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl</b>"]]></message>
   <message level="Debug" culprit="ext_epcq_flash"><![CDATA["<b>ext_epcq_flash</b>" reuses <b>altera_qspi_address_adaption</b> "<b>submodules/altera_qspi_address_adaption</b>"]]></message>
   <message level="Info" culprit="ext_epcq_flash"><![CDATA["<b>q_sys</b>" instantiated <b>altera_epcq_controller2</b> "<b>ext_epcq_flash</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 222 starting:altera_asmi_parallel2 "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>28</b> connections]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_csr_controller</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_xip_controller</b> "<b>submodules/altera_asmi2_xip_controller</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_cmd_generator</b> "<b>submodules/altera_asmi2_cmd_generator</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_qspi_interface</b> "<b>submodules/altera_asmi2_qspi_interface</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>ext_epcq_flash</b>" instantiated <b>altera_asmi_parallel2</b> "<b>asmi2_inst_epcq_ctrl</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 7 starting:altera_asmi2_csr_controller "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_csr_controller</b> "<b>csr_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_asmi2_xip_controller "submodules/altera_asmi2_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>altera_asmi2_xip_controller</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 0 starting:altera_asmi2_xip_controller "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_merlin_demultiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 5 starting:altera_merlin_multiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 4 starting:altera_asmi2_cmd_generator "submodules/altera_asmi2_cmd_generator"</message>
   <message level="Info" culprit="asmi2_cmd_generator_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_cmd_generator</b> "<b>asmi2_cmd_generator_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 3 starting:altera_asmi2_qspi_interface "submodules/altera_asmi2_qspi_interface"</message>
   <message level="Info" culprit="asmi2_qspi_interface_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_qspi_interface</b> "<b>asmi2_qspi_interface_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>q_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_qspi_address_adaption "submodules/altera_qspi_address_adaption"</message>
   <message level="Info" culprit="addr_adaption_0"><![CDATA["<b>ext_epcq_flash</b>" instantiated <b>altera_qspi_address_adaption</b> "<b>addr_adaption_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:altera_avalon_jtag_uart "submodules/q_sys_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'q_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'q_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_avalon_pio "submodules/q_sys_led_pio"</message>
   <message level="Info" culprit="led_pio">Starting RTL generation for module 'q_sys_led_pio'</message>
   <message level="Info" culprit="led_pio">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_pio">Done RTL generation for module 'q_sys_led_pio'</message>
   <message level="Info" culprit="led_pio"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_pio</b> "<b>led_pio</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 23 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 22 starting:altera_msgdma "submodules/q_sys_msgdma_rx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>altera_msgdma_prefetcher</b> "<b>submodules/altera_msgdma_prefetcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_rx"><![CDATA["<b>q_sys</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_rx</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 227 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 226 starting:altera_msgdma_prefetcher "submodules/altera_msgdma_prefetcher"</message>
   <message level="Info" culprit="prefetcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>altera_msgdma_prefetcher</b> "<b>prefetcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 225 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_msgdma "submodules/q_sys_msgdma_tx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>altera_msgdma_prefetcher</b> "<b>submodules/altera_msgdma_prefetcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="msgdma_tx"><![CDATA["<b>q_sys</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_tx</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 227 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 226 starting:altera_msgdma_prefetcher "submodules/altera_msgdma_prefetcher"</message>
   <message level="Info" culprit="prefetcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>altera_msgdma_prefetcher</b> "<b>prefetcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 222 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_tx</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 26 starting:altera_avalon_onchip_memory2 "submodules/q_sys_onchip_ram"</message>
   <message level="Info" culprit="onchip_ram">Starting RTL generation for module 'q_sys_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_ram">Done RTL generation for module 'q_sys_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_ram</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:opencores_i2c "submodules/opencores_i2c"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_sh.exe -t C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0002_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/opencores_i2c.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.457s</message>
   <message level="Debug">Command took 0.586s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_sh.exe -t C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0010_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\vhdl\projetofinal\FPGAEncrypt\ip\opencores_i2c\opencores_i2c.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0010_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=opencores_i2c "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=FIXED_PRESCALE=D\"5\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.423s</message>
   <message level="Debug">Command took 0.591s</message>
   <message level="Info" culprit="opencores_i2c_0"><![CDATA["<b>q_sys</b>" instantiated <b>opencores_i2c</b> "<b>opencores_i2c_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_remote_update "submodules/q_sys_remote_update"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="remote_update"><![CDATA["<b>remote_update</b>" reuses <b>altera_remote_update_core</b> "<b>submodules/altera_remote_update_core</b>"]]></message>
   <message level="Debug" culprit="remote_update"><![CDATA["<b>remote_update</b>" reuses <b>altera_avalon_remote_update_controller</b> "<b>submodules/q_sys_remote_update_remote_update_controller</b>"]]></message>
   <message level="Info" culprit="remote_update"><![CDATA["<b>q_sys</b>" instantiated <b>altera_remote_update</b> "<b>remote_update</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 221 starting:altera_remote_update_core "submodules/altera_remote_update_core"</message>
   <message level="Info" culprit="remote_update_core">Generating top-level entity altera_remote_update_core.</message>
   <message level="Info" culprit="remote_update_core"><![CDATA["<b>remote_update</b>" instantiated <b>altera_remote_update_core</b> "<b>remote_update_core</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 220 starting:altera_avalon_remote_update_controller "submodules/q_sys_remote_update_remote_update_controller"</message>
   <message level="Info" culprit="remote_update_controller"><![CDATA["<b>remote_update</b>" instantiated <b>altera_avalon_remote_update_controller</b> "<b>remote_update_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:sll_hyperbus_controller_top "submodules/sll_hyperbus_controller_top"</message>
   <message level="Info" culprit="sll_hyperbus_controller_top_0">create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt</message>
   <message level="Info" culprit="sll_hyperbus_controller_top_0"><![CDATA["<b>q_sys</b>" instantiated <b>sll_hyperbus_controller_top</b> "<b>sll_hyperbus_controller_top_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_avalon_timer "submodules/q_sys_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'q_sys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'q_sys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 23 starting:altera_avalon_sysid_qsys "submodules/q_sys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 22 starting:altera_avalon_pio "submodules/q_sys_user_dipsw"</message>
   <message level="Info" culprit="user_dipsw">Starting RTL generation for module 'q_sys_user_dipsw'</message>
   <message level="Info" culprit="user_dipsw">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="user_dipsw">Done RTL generation for module 'q_sys_user_dipsw'</message>
   <message level="Info" culprit="user_dipsw"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_pio</b> "<b>user_dipsw</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 20 starting:userhw "submodules/userhw"</message>
   <message level="Info" culprit="userhw_0"><![CDATA["<b>q_sys</b>" instantiated <b>userhw</b> "<b>userhw_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 19 starting:altera_mm_interconnect "submodules/q_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.006s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.006s/0.006s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>93</b> modules, <b>318</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>q_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 219 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 215 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ext_epcq_flash_avl_csr_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 208 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 204 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ext_epcq_flash_avl_csr_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 187 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 186 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 185 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 183 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 181 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 179 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 176 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 174 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ext_epcq_flash_avl_csr_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 168 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 167 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 166 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 164 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 162 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 160 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 157 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 155 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 154 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 153 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 150 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 149 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 148 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 146 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 138 starting:altera_avalon_st_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 1 starting:error_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 106 starting:altera_mm_interconnect "submodules/q_sys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.009s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.006s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.006s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.008s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.006s/0.007s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>127</b> modules, <b>421</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>q_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 219 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 215 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ext_epcq_flash_avl_csr_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 208 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 204 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ext_epcq_flash_avl_csr_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 80 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 76 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 75 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 74 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 176 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 60 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 56 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 55 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 54 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 41 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 27 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 23 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 138 starting:altera_avalon_st_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 1 starting:error_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 229 starting:altera_irq_mapper "submodules/q_sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>q_sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_avalon_st_adapter "submodules/q_sys_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/q_sys_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 8 starting:timing_adapter "submodules/q_sys_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>q_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=14,AUTO_CLK_RESET_DOMAIN=14,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,bht_ramBlockType=Automatic,breakAbsoluteAddr=117444640,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;ext_epcq_flash.avl_csr&apos; start=&apos;0x800000&apos; end=&apos;0x800040&apos; type=&apos;altera_epcq_controller2.avl_csr&apos; /&gt;&lt;slave name=&apos;remote_update.avl_csr&apos; start=&apos;0x800080&apos; end=&apos;0x800100&apos; type=&apos;altera_remote_update.avl_csr&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=4096,dcache_size_derived=4096,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=83886368,exceptionOffset=288,exceptionSlave=sll_hyperbus_controller_top_0.iavs0,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=23,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=3,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=3145728,resetOffset=3145728,resetSlave=ext_epcq_flash.avl_mem,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=0,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=75000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=117444640,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;ext_epcq_flash.avl_csr&apos; start=&apos;0x800000&apos; end=&apos;0x800040&apos; type=&apos;altera_epcq_controller2.avl_csr&apos; /&gt;&lt;slave name=&apos;remote_update.avl_csr&apos; start=&apos;0x800080&apos; end=&apos;0x800100&apos; type=&apos;altera_remote_update.avl_csr&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=4096,dcache_size_derived=4096,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=83886368,exceptionOffset=288,exceptionSlave=sll_hyperbus_controller_top_0.iavs0,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=23,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=3145728,resetOffset=3145728,resetSlave=ext_epcq_flash.avl_mem,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="q_sys:.:cpu"
   kind="altera_nios2_gen2"
   version="18.1"
   name="q_sys_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="4096" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="23" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="83886368" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;ext_epcq_flash.avl_csr&apos; start=&apos;0x800000&apos; end=&apos;0x800040&apos; type=&apos;altera_epcq_controller2.avl_csr&apos; /&gt;&lt;slave name=&apos;remote_update.avl_csr&apos; start=&apos;0x800080&apos; end=&apos;0x800100&apos; type=&apos;altera_remote_update.avl_csr&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sll_hyperbus_controller_top_0.iavs0" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="3" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="75000000" />
  <parameter name="resetOffset" value="3145728" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="ext_epcq_flash.avl_mem" />
  <parameter name="dcache_bursts_derived" value="true" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="4096" />
  <parameter name="breakSlave" value="cpu.jtag_debug_module" />
  <parameter name="exceptionOffset" value="288" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="117444640" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="3145728" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="14" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="14" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="true" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="cpu" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 26 starting:altera_nios2_gen2 "submodules/q_sys_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/q_sys_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>q_sys</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 224 starting:altera_nios2_gen2_unit "submodules/q_sys_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'q_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:36 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:36 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'q_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=q_sys_descriptor_memory,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=q_sys_descriptor_memory.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_addr_width2=11,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=descriptor_memory,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="q_sys:.:descriptor_memory"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="q_sys_descriptor_memory">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="q_sys_descriptor_memory" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="11" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="derived_init_file_name" value="q_sys_descriptor_memory.hex" />
  <parameter name="initializationFileName" value="descriptor_memory" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_descriptor_memory.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="descriptor_memory" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 26 starting:altera_avalon_onchip_memory2 "submodules/q_sys_descriptor_memory"</message>
   <message level="Info" culprit="descriptor_memory">Starting RTL generation for module 'q_sys_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_descriptor_memory --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0003_descriptor_memory_gen//q_sys_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="descriptor_memory">Done RTL generation for module 'q_sys_descriptor_memory'</message>
   <message level="Info" culprit="descriptor_memory"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>descriptor_memory</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:18.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_INCLK_INTERFACE_CLOCK_RATE=125000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=1,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=5,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=1,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=50,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=1,CLK2_PHASE_SHIFT=0,CLK3_DIVIDE_BY=1,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=2000,CLK4_DIVIDE_BY=5,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=1,CLK4_PHASE_SHIFT=10000,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 50 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_USED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 1 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 2000 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 5 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 10000 CT#INCLK0_INPUT_FREQUENCY 8000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 125.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 25.00000000 PT#OUTPUT_FREQ3 125.00000000 PT#OUTPUT_FREQ2 2.50000000 PT#OUTPUT_FREQ1 25.00000000 PT#OUTPUT_FREQ0 125.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 90.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 90.00000000 PT#DIV_FACTOR4 2 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 2 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 25.000000 PT#EFF_OUTPUT_FREQ_VALUE3 125.000000 PT#EFF_OUTPUT_FREQ_VALUE2 2.500000 PT#EFF_OUTPUT_FREQ_VALUE1 25.000000 PT#EFF_OUTPUT_FREQ_VALUE0 125.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 1 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 5 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1418882816093282.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=8000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone IV E,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_USED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="q_sys:.:enet_pll"
   kind="altpll"
   version="18.1"
   name="q_sys_enet_pll">
  <parameter name="CLK3_PHASE_SHIFT" value="2000" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="0" />
  <parameter name="CLK4_PHASE_SHIFT" value="10000" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="1" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_USED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_USED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="8000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="125000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="5" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#address {input 2} IF#c2 {output 0} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="1" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="5" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 125.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 25.00000000 PT#OUTPUT_FREQ3 125.00000000 PT#OUTPUT_FREQ2 2.50000000 PT#OUTPUT_FREQ1 25.00000000 PT#OUTPUT_FREQ0 125.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 90.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 90.00000000 PT#DIV_FACTOR4 2 PT#PHASE_SHIFT2 0.00000000 PT#DIV_FACTOR3 2 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 25.000000 PT#EFF_OUTPUT_FREQ_VALUE3 125.000000 PT#EFF_OUTPUT_FREQ_VALUE2 2.500000 PT#EFF_OUTPUT_FREQ_VALUE1 25.000000 PT#EFF_OUTPUT_FREQ_VALUE0 125.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK4 1 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 5 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone IV E} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1418882816093282.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="50" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="1" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="1" />
  <parameter name="CLK4_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="50" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 50 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_USED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 1 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 2000 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 5 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 1 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 10000 CT#INCLK0_INPUT_FREQUENCY 8000 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 1 CT#INTENDED_DEVICE_FAMILY {Cyclone IV E} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT 0 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 1 CT#CLK1_DIVIDE_BY 5 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="50" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_enet_pll.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="enet_pll" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:altpll "submodules/q_sys_enet_pll"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0004_sopcgen/q_sys_enet_pll.v --source=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0004_sopcgen/q_sys_enet_pll.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0005_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.615s</message>
   <message level="Info" culprit="enet_pll"><![CDATA["<b>q_sys</b>" instantiated <b>altpll</b> "<b>enet_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse:18.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,XCVR_RCFG_JTAG_ENABLE=0,XCVR_SET_CAPABILITY_REG_ENABLE=0,XCVR_SET_CSR_SOFT_LOGIC_ENABLE=0,XCVR_SET_PRBS_SOFT_LOGIC_ENABLE=0,XCVR_SET_USER_IDENTIFIER=0,core_variation=MAC_ONLY,core_version=4609,dev_version=4609,deviceFamily=CYCLONE10LP,deviceFamilyName=Cyclone 10 LP,eg_addr=9,eg_fifo=512,ena_hash=false,enable_alt_reconfig=false,enable_clk_sharing=false,enable_ecc=false,enable_ena=32,enable_gmii_loopback=false,enable_hd_logic=false,enable_lgth_check=true,enable_mac_flow_ctrl=false,enable_mac_vlan=false,enable_magic_detect=true,enable_padding=true,enable_ptp_1step=false,enable_sgmii=true,enable_shift16=true,enable_sup_addr=false,enable_timestamping=false,enable_use_internal_fifo=true,export_pwrdn=false,ext_stat_cnt_ena=false,gbit_only=true,ifGMII=RGMII,ing_addr=10,ing_fifo=1024,isUseMAC=true,isUsePCS=false,max_channels=1,mbit_only=true,mdio_clk_div=40,nf_lvds_iopll_num_channels=4,nf_phyip_rcfg_enable=true,phy_identifier=0,phyip_en_synce_support=false,phyip_pll_base_data_rate=1250 Mbps,phyip_pll_type=CMU,phyip_pma_bonding_mode=x1,reduced_control=false,reduced_interface_ena=true,starting_channel_number=0,stat_cnt_ena=true,synchronizer_depth=3,transceiver_type=NONE,tstamp_fp_width=4,useMDIO=true,use_mac_clken=false,use_misc_ports=true(altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONE10LP,EG_ADDR=9,EG_FIFO=512,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=10,ING_FIFO=1024,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true)"
   instancePathKey="q_sys:.:eth_tse"
   kind="altera_eth_tse"
   version="18.1"
   name="q_sys_eth_tse">
  <parameter name="enable_clk_sharing" value="false" />
  <parameter name="enable_ptp_1step" value="false" />
  <parameter name="phy_identifier" value="0" />
  <parameter name="mdio_clk_div" value="40" />
  <parameter name="gbit_only" value="true" />
  <parameter name="starting_channel_number" value="0" />
  <parameter name="enable_mac_flow_ctrl" value="false" />
  <parameter name="enable_ecc" value="false" />
  <parameter name="enable_magic_detect" value="true" />
  <parameter name="synchronizer_depth" value="3" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="XCVR_SET_CSR_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_hd_logic" value="false" />
  <parameter name="phyip_en_synce_support" value="false" />
  <parameter name="ena_hash" value="false" />
  <parameter name="phyip_pll_base_data_rate" value="1250 Mbps" />
  <parameter name="nf_phyip_rcfg_enable" value="true" />
  <parameter name="reduced_interface_ena" value="true" />
  <parameter name="deviceFamily" value="CYCLONE10LP" />
  <parameter name="core_version" value="4609" />
  <parameter name="useMDIO" value="true" />
  <parameter name="mbit_only" value="true" />
  <parameter name="XCVR_SET_PRBS_SOFT_LOGIC_ENABLE" value="0" />
  <parameter name="enable_use_internal_fifo" value="true" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="stat_cnt_ena" value="true" />
  <parameter name="nf_lvds_iopll_num_channels" value="4" />
  <parameter name="core_variation" value="MAC_ONLY" />
  <parameter name="enable_sup_addr" value="false" />
  <parameter name="enable_ena" value="32" />
  <parameter name="phyip_pma_bonding_mode" value="x1" />
  <parameter name="isUseMAC" value="true" />
  <parameter name="XCVR_SET_CAPABILITY_REG_ENABLE" value="0" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="eg_fifo" value="512" />
  <parameter name="max_channels" value="1" />
  <parameter name="phyip_pll_type" value="CMU" />
  <parameter name="ext_stat_cnt_ena" value="false" />
  <parameter name="enable_mac_vlan" value="false" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="enable_alt_reconfig" value="false" />
  <parameter name="ing_addr" value="10" />
  <parameter name="enable_timestamping" value="false" />
  <parameter name="reduced_control" value="false" />
  <parameter name="XCVR_RCFG_JTAG_ENABLE" value="0" />
  <parameter name="export_pwrdn" value="false" />
  <parameter name="enable_sgmii" value="true" />
  <parameter name="eg_addr" value="9" />
  <parameter name="tstamp_fp_width" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="enable_gmii_loopback" value="false" />
  <parameter name="enable_padding" value="true" />
  <parameter name="dev_version" value="4609" />
  <parameter name="transceiver_type" value="NONE" />
  <parameter name="isUsePCS" value="false" />
  <parameter name="enable_lgth_check" value="true" />
  <parameter name="enable_shift16" value="true" />
  <parameter name="ing_fifo" value="1024" />
  <parameter name="XCVR_SET_USER_IDENTIFIER" value="0" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_eth_tse.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/altera_eth_tse/altera_eth_tse_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="eth_tse" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_eth_tse "submodules/q_sys_eth_tse"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="eth_tse"><![CDATA["<b>eth_tse</b>" reuses <b>altera_eth_tse_mac</b> "<b>submodules/altera_eth_tse_mac</b>"]]></message>
   <message level="Info" culprit="eth_tse"><![CDATA["<b>q_sys</b>" instantiated <b>altera_eth_tse</b> "<b>eth_tse</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 223 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_epcq_controller2:18.1:ADDR_WIDTH=21,ASI_WIDTH=1,ASMI_ADDR_WIDTH=24,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,CHIP_SELS=1,CS_WIDTH=1,DDASI=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,FLASH_TYPE=EPCQ64,IO_MODE=STANDARD,clkFreq=0,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_asmi_parallel2:18.1:ASMI_ADDR_WIDTH=24,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,CHIP_SELS=1,COM_ADDR_BYTES=0,0,0,0,3,3,COM_DATA_IN_BYTES=0,0,1,0,0,0,COM_DATA_OUT_BYTES=0,0,0,1,0,0,COM_DUMMY_BYTES=0,0,0,0,0,0,COM_ID=0,1,2,3,4,5,COM_OPCODE=06,04,01,05,D8,20,COM_OPERATION=wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase,DATA_WIDTH=STANDARD,DEBUG_OPTION=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,ENABLE_SIM_MODEL=false,EXTRA_EN=0,EXTRA_ID=23,24,25,26,27,EXTRA_OPERATION=NA,NA,NA,NA,NA,FLASH_TYPE=EPCQ64,FLASH_VENDOR=ALTERA,INTENDED_DEVICE_FAMILY=Cyclone 10 LP,MISC_ADDR_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_DATA_IN_BYTES=2,0,0,0,0,0,0,0,1,0,MISC_DATA_OUT_BYTES=0,2,1,0,0,0,0,0,0,3,MISC_DUMMY_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_EN=0,MISC_ID=13,14,15,16,17,18,19,20,21,22,MISC_OPCODE=B1,B5,70,50,C7,00,00,00,01,9F,MISC_OPERATION=wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id,NCS_NUM=1,PIPE_CMD_GEN_CMD=0,PIPE_CSR=0,PIPE_MUX_CMD=0,PIPE_XIP=0,POLL_OPCODE=70,RD_DUMMY_BYTES=0,8,8,A,RD_EXTEND=0,1,1,1,RD_ID=0,1,2,3,RD_ID_LIST=0 1 2 3,RD_OPCODE=03,0B,BB,EB,RD_OPCODE_LIST=D8 C4 B7 E9 ,RD_OPERATION=Read,Fast_Read,Extended_Dual_Fast_Read,Extended_Quad_Fast_Read,RD_OPERATION_LIST=Read Fast_Read Extended_Dual_Fast_Read Extended_Quad_Fast_Read,RW_ADDR_BYTES=3,USE_CHIP_SEL_FROM_CSR=0,WR_EXTEND=0,1,1,WR_ID=0,1,2,WR_ID_LIST=0 1 2,WR_OPCODE=02,D2,12,WR_OPCODE_LIST=9F 05 70,WR_OPERATION=Write,Extended_Dual_Write,Extended_Quad_Write,WR_OPERATION_LIST=Write Extended_Dual_Write Extended_Quad_Write,gui_use_asmiblock=false,gui_use_gpio=false(altera_asmi2_csr_controller:18.1:CHIP_SELECT_EN=false,COM_ADDR_BYTES=0,0,0,0,3,3,COM_DATA_IN_BYTES=0,0,1,0,0,0,COM_DATA_OUT_BYTES=0,0,0,1,0,0,COM_DUMMY_BYTES=0,0,0,0,0,0,COM_ID=0,1,2,3,4,5,COM_OPCODE=06,04,01,05,D8,20,COM_OPERATION=wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase,EXTRA_EN=0,EXTRA_ID=23,24,25,26,27,EXTRA_OPERATION=NA,NA,NA,NA,NA,MISC_ADDR_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_DATA_IN_BYTES=2,0,0,0,0,0,0,0,1,0,MISC_DATA_OUT_BYTES=0,2,1,0,0,0,0,0,0,3,MISC_DUMMY_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_ID=13,14,15,16,17,18,19,20,21,22,MISC_OPCODE=B1,B5,70,50,C7,00,00,00,01,9F,MISC_OPERATION=wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id,OP_INFO=wr_enable:32&apos;b00000000000000000000000000000110,wr_disable:32&apos;b00000000000000000000000000000100,wr_status:32&apos;b00000000000001000000010000000001,rd_status:32&apos;b00000000000001000000100000000101,sector_erase:32&apos;b00000000000000000000000111011000,subsector_erase:32&apos;b00000000000000000000000100100000,isr:32&apos;b00000000000000000000000000000000,ier:32&apos;b00000000000000000000000000000000,chip_select:32&apos;b00000000000000000000000000000000,status:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,wr_NVCR:32&apos;b00000000000010000000010010110001,rd_NVCR:32&apos;b00000000000010000000100010110101,rd_flag_status:32&apos;b00000000000001000000100001110000,clr_flag_status:32&apos;b00000000000000000000000001010000,bulk_erase/chip_erase:32&apos;b00000000000000000000000011000111,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,sector_protect:32&apos;b00000000000001000000010000000001,rd_memory_capacity_id:32&apos;b00000000000011000000100010011111,RD_ADDR_BYTES=0,RD_DUMMY_BYTES=0,RD_ENABLE=0,RD_ID=1,RD_OPCODE=0,RD_OPERATION=01,WR_ADDR_BYTES=0,WR_DUMMY_BYTES=0,WR_ENABLE=0,WR_ID=1,WR_OPCODE=0,WR_OPERATION=01)(altera_asmi2_xip_controller:18.1:ADDR_WIDTH=32,BYTE_ADDRESSING=1&apos;b0,CHIP_SELECT_EN=true,DATA_WIDTH=STANDARD,FLASH_VENDOR=ALTERA,POLL_OP=8&apos;h70,POLL_OPCODE=70,RD_DUMMY_BYTES=0,8,8,A,RD_EXTEND=0,1,1,1,RD_HAS_DUMMY=1&apos;b1,RD_ID=1,RD_OPCODE=03,0B,BB,EB,RD_OPERATION=01,READ_DUMMY_NUM=5&apos;h8,READ_OP=8&apos;h0B,RW_ADDR_BYTES=3,WRITE_OP=8&apos;h02,WR_EXTEND=0,1,1,WR_HAS_DUMMY=1&apos;b0,WR_ID=1,WR_OPCODE=02,D2,12,WR_OPERATION=01(altera_asmi2_xip_controller:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)))(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_asmi2_cmd_generator:18.1:)(altera_asmi2_qspi_interface:18.1:DATA_LENGTH=2,DATA_WIDTH=STANDARD,DEV_FAMILY=Cyclone 10 LP,DISABLE_ASMIBLOCK=false,ENABLE_SIM=false,ENABLE_SIM_MODEL=false,MODE_LENGTH=1,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_qspi_address_adaption:18.1:ADDR_WIDTH=21,ASI_WIDTH=1,ASMI_ADDR_WIDTH=24,CHIP_SELS=1,CS_WIDTH=1,DDASI=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,FLASH_TYPE=EPCQ64,IO_MODE=STANDARD,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="q_sys:.:ext_epcq_flash"
   kind="altera_epcq_controller2"
   version="18.1"
   name="q_sys_ext_epcq_flash">
  <parameter name="clkFreq" value="0" />
  <parameter name="CHIP_SELS" value="1" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="IO_MODE" value="STANDARD" />
  <parameter name="DDASI" value="0" />
  <parameter name="CS_WIDTH" value="1" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ASI_WIDTH" value="1" />
  <parameter name="ENABLE_4BYTE_ADDR" value="0" />
  <parameter name="ASMI_ADDR_WIDTH" value="24" />
  <parameter name="ADDR_WIDTH" value="21" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="FLASH_TYPE" value="EPCQ64" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_epcq_controller2/altera_epcq_controller2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/asmi_top/altera_asmi_parallel2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/csr_controller/altera_asmi2_csr_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/xip_controller/altera_asmi2_xip_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_cmd_generator/altera_asmi2_cmd_generator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_interface/altera_asmi2_qspi_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_epcq_controller2/altera_qspi_address_adaption_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="ext_epcq_flash" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_epcq_controller2 "submodules/q_sys_ext_epcq_flash"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ext_epcq_flash"><![CDATA["<b>ext_epcq_flash</b>" reuses <b>altera_asmi_parallel2</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl</b>"]]></message>
   <message level="Debug" culprit="ext_epcq_flash"><![CDATA["<b>ext_epcq_flash</b>" reuses <b>altera_qspi_address_adaption</b> "<b>submodules/altera_qspi_address_adaption</b>"]]></message>
   <message level="Info" culprit="ext_epcq_flash"><![CDATA["<b>q_sys</b>" instantiated <b>altera_epcq_controller2</b> "<b>ext_epcq_flash</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 222 starting:altera_asmi_parallel2 "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>28</b> connections]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_csr_controller</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_xip_controller</b> "<b>submodules/altera_asmi2_xip_controller</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_cmd_generator</b> "<b>submodules/altera_asmi2_cmd_generator</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_qspi_interface</b> "<b>submodules/altera_asmi2_qspi_interface</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>ext_epcq_flash</b>" instantiated <b>altera_asmi_parallel2</b> "<b>asmi2_inst_epcq_ctrl</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 7 starting:altera_asmi2_csr_controller "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_csr_controller</b> "<b>csr_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_asmi2_xip_controller "submodules/altera_asmi2_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>altera_asmi2_xip_controller</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 0 starting:altera_asmi2_xip_controller "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_merlin_demultiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 5 starting:altera_merlin_multiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 4 starting:altera_asmi2_cmd_generator "submodules/altera_asmi2_cmd_generator"</message>
   <message level="Info" culprit="asmi2_cmd_generator_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_cmd_generator</b> "<b>asmi2_cmd_generator_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 3 starting:altera_asmi2_qspi_interface "submodules/altera_asmi2_qspi_interface"</message>
   <message level="Info" culprit="asmi2_qspi_interface_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_qspi_interface</b> "<b>asmi2_qspi_interface_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>q_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_qspi_address_adaption "submodules/altera_qspi_address_adaption"</message>
   <message level="Info" culprit="addr_adaption_0"><![CDATA["<b>ext_epcq_flash</b>" instantiated <b>altera_qspi_address_adaption</b> "<b>addr_adaption_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=75000000,enableInteractiveInput=false,enableInteractiveOutput=true,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="q_sys:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="q_sys_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="75000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_ASCII_OUTPUT" />
  <parameter name="enableInteractiveOutput" value="true" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:altera_avalon_jtag_uart "submodules/q_sys_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'q_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0006_jtag_uart_gen//q_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'q_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=15,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="q_sys:.:led_pio"
   kind="altera_avalon_pio"
   version="18.1"
   name="q_sys_led_pio">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="75000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="15" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_led_pio.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="led_pio" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_avalon_pio "submodules/q_sys_led_pio"</message>
   <message level="Info" culprit="led_pio">Starting RTL generation for module 'q_sys_led_pio'</message>
   <message level="Info" culprit="led_pio">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_led_pio --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0007_led_pio_gen//q_sys_led_pio_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="led_pio">Done RTL generation for module 'q_sys_led_pio'</message>
   <message level="Info" culprit="led_pio"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_pio</b> "<b>led_pio</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_bridge:18.1:ADDRESS_UNITS=SYMBOLS,ADDRESS_WIDTH=10,AUTO_ADDRESS_WIDTH=15,BURSTCOUNT_WIDTH=1,DATA_WIDTH=32,HDL_ADDR_WIDTH=15,LINEWRAPBURSTS=0,MAX_BURST_SIZE=1,MAX_PENDING_RESPONSES=4,PIPELINE_COMMAND=1,PIPELINE_RESPONSE=1,SYMBOL_WIDTH=8,SYSINFO_ADDR_WIDTH=15,USE_AUTO_ADDRESS_WIDTH=1,USE_RESPONSE=0"
   instancePathKey="q_sys:.:mm_bridge_0"
   kind="altera_avalon_mm_bridge"
   version="18.1"
   name="altera_avalon_mm_bridge">
  <parameter name="MAX_BURST_SIZE" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_avalon_mm_bridge/altera_avalon_mm_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="mm_bridge_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 23 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"</message>
   <message level="Info" culprit="mm_bridge_0"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>mm_bridge_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=1,ERROR_ENABLE_DERIVED=1,ERROR_WIDTH=6,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=8,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=1,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=1,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=8,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=1,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=1,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(altera_msgdma_prefetcher:18.1:ADDRESS_WIDTH=15,AUTO_ADDRESS_WIDTH=15,DATA_BYTEENABLE_WIDTH=4,DATA_WIDTH=32,DESCRIPTOR_WIDTH=128,ENABLE_READ_BURST=0,ENHANCED_FEATURES=0,FIX_ADDRESS_WIDTH=32,GUI_DESCRIPTOR_FIFO_DEPTH=128,GUI_MAX_READ_BURST_COUNT=2,MAX_READ_BURST_COUNT=1,MAX_READ_BURST_COUNT_WIDTH=1,RESPONSE_FIFO_DEPTH=256,RESPONSE_FIFO_DEPTH_LOG2=8,USE_FIX_ADDRESS_WIDTH=0)(dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=21,ADDRESS_WIDTH=27,AUTO_ADDRESS_WIDTH=27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=1,ERROR_WIDTH=6,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=8,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=20,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="q_sys:.:msgdma_rx"
   kind="altera_msgdma"
   version="18.1"
   name="q_sys_msgdma_rx">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 27" />
  <parameter name="ERROR_WIDTH" value="6" />
  <parameter name="MAX_BYTE" value="524288" />
  <parameter name="PREFETCHER_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = 15" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = 15" />
  <parameter name="MAX_BURST_COUNT" value="8" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_rx.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/prefetcher/altera_msgdma_prefetcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="msgdma_rx" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 22 starting:altera_msgdma "submodules/q_sys_msgdma_rx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>altera_msgdma_prefetcher</b> "<b>submodules/altera_msgdma_prefetcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_rx"><![CDATA["<b>msgdma_rx</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="msgdma_rx"><![CDATA["<b>q_sys</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_rx</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 227 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 226 starting:altera_msgdma_prefetcher "submodules/altera_msgdma_prefetcher"</message>
   <message level="Info" culprit="prefetcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>altera_msgdma_prefetcher</b> "<b>prefetcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 225 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:18.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = 15,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 27,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=128,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=128,ENHANCED_FEATURES=0,ERROR_ENABLE=1,ERROR_ENABLE_DERIVED=1,ERROR_WIDTH=1,EXPOSE_ST_PORT=0,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=8,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=1,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Aligned Accesses,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=128,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=1,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=8,MAX_BYTE=262144,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=1,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=1,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses)(altera_msgdma_prefetcher:18.1:ADDRESS_WIDTH=15,AUTO_ADDRESS_WIDTH=15,DATA_BYTEENABLE_WIDTH=4,DATA_WIDTH=32,DESCRIPTOR_WIDTH=128,ENABLE_READ_BURST=0,ENHANCED_FEATURES=0,FIX_ADDRESS_WIDTH=32,GUI_DESCRIPTOR_FIFO_DEPTH=128,GUI_MAX_READ_BURST_COUNT=2,MAX_READ_BURST_COUNT=1,MAX_READ_BURST_COUNT_WIDTH=1,RESPONSE_FIFO_DEPTH=256,RESPONSE_FIFO_DEPTH_LOG2=8,USE_FIX_ADDRESS_WIDTH=0)(dma_read_master:18.1:ADDRESS_WIDTH=27,AUTO_ADDRESS_WIDTH=27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=1,ERROR_WIDTH=1,FIFO_DEPTH=128,FIFO_DEPTH_LOG2=7,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=8,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="q_sys:.:msgdma_tx"
   kind="altera_msgdma"
   version="18.1"
   name="q_sys_msgdma_tx">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="1" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 27" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="MAX_BYTE" value="262144" />
  <parameter name="PREFETCHER_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="DATA_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = 15" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="EXPOSE_ST_PORT" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x4000&apos; end=&apos;0x6000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = 15" />
  <parameter name="MAX_BURST_COUNT" value="8" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_msgdma_tx.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/prefetcher/altera_msgdma_prefetcher_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="msgdma_tx" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_msgdma "submodules/q_sys_msgdma_tx"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>altera_msgdma_prefetcher</b> "<b>submodules/altera_msgdma_prefetcher</b>"]]></message>
   <message level="Debug" culprit="msgdma_tx"><![CDATA["<b>msgdma_tx</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="msgdma_tx"><![CDATA["<b>q_sys</b>" instantiated <b>altera_msgdma</b> "<b>msgdma_tx</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 227 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 226 starting:altera_msgdma_prefetcher "submodules/altera_msgdma_prefetcher"</message>
   <message level="Info" culprit="prefetcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>altera_msgdma_prefetcher</b> "<b>prefetcher_internal</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 222 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_tx</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:18.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=q_sys_onchip_ram,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=q_sys_onchip_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=9,derived_set_addr_width2=9,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=2048,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="q_sys:.:onchip_ram"
   kind="altera_avalon_onchip_memory2"
   version="18.1"
   name="q_sys_onchip_ram">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="q_sys_onchip_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="9" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="9" />
  <parameter name="derived_init_file_name" value="q_sys_onchip_ram.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="2048" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_onchip_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="onchip_ram" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 26 starting:altera_avalon_onchip_memory2 "submodules/q_sys_onchip_ram"</message>
   <message level="Info" culprit="onchip_ram">Starting RTL generation for module 'q_sys_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_ram --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0009_onchip_ram_gen//q_sys_onchip_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_ram">Done RTL generation for module 'q_sys_onchip_ram'</message>
   <message level="Info" culprit="onchip_ram"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="opencores_i2c:9.1:CLOCK_RATE=75000000,FIXED_PRESCALE=5"
   instancePathKey="q_sys:.:opencores_i2c_0"
   kind="opencores_i2c"
   version="9.1"
   name="opencores_i2c">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/opencores_i2c.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_bit_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_byte_ctrl.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_defines.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/i2c_master_top.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/timescale.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/opencores_i2c_hw.tcl" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/opencores_i2c.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_bit_ctrl.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_byte_ctrl.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_defines.v" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/i2c_master_top.v" />
   <file path="C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/timescale.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="opencores_i2c_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:opencores_i2c "submodules/opencores_i2c"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_sh.exe -t C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0002_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/vhdl/projetofinal/FPGAEncrypt/ip/opencores_i2c/opencores_i2c.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0002_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.457s</message>
   <message level="Debug">Command took 0.586s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_sh.exe -t C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0010_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\vhdl\projetofinal\FPGAEncrypt\ip\opencores_i2c\opencores_i2c.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0010_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=opencores_i2c "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=FIXED_PRESCALE=D\"5\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.423s</message>
   <message level="Debug">Command took 0.591s</message>
   <message level="Info" culprit="opencores_i2c_0"><![CDATA["<b>q_sys</b>" instantiated <b>opencores_i2c</b> "<b>opencores_i2c_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_remote_update:18.1:AUTO_DEVICE_SPEEDGRADE=7,CBX_AUTO_BLACKBOX=ALL,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,check_app_pof=false,check_avalon_interface=true,config_device_addr_width=24,in_data_width=24,is_epcq=true,m_support_write_config_check=true,operation_mode=REMOTE,out_data_width=24(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_remote_update_core:18.1:CBX_AUTO_BLACKBOX=ALL,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,check_app_pof=false,config_device_addr_width=24,in_data_width=24,is_epcq=true,m_support_write_config_check=true,operation_mode=REMOTE,out_data_width=29)(altera_avalon_remote_update_controller:18.1:CSR_ADDR_WIDTH=5,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,IN_DATA_WIDTH=24,OUT_DATA_WIDTH=29,check_app_pof=false,config_device_addr_width=24,is_epcq=true,m_support_write_config_check=true)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="q_sys:.:remote_update"
   kind="altera_remote_update"
   version="18.1"
   name="q_sys_remote_update">
  <parameter name="GUI_config_device" value="EPCQ64" />
  <parameter name="check_avalon_interface" value="true" />
  <parameter name="in_data_width" value="24" />
  <parameter name="out_data_width" value="24" />
  <parameter name="check_app_pof" value="false" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="DEVICE" value="10CL025YU256I7G" />
  <parameter name="operation_mode" value="REMOTE" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="config_device_addr_width" value="24" />
  <parameter name="m_support_write_config_check" value="true" />
  <parameter name="is_epcq" value="true" />
  <parameter name="CBX_AUTO_BLACKBOX" value="ALL" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_remote_update_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_remote_update_core_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_avalon_remote_update_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="remote_update" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_remote_update "submodules/q_sys_remote_update"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="remote_update"><![CDATA["<b>remote_update</b>" reuses <b>altera_remote_update_core</b> "<b>submodules/altera_remote_update_core</b>"]]></message>
   <message level="Debug" culprit="remote_update"><![CDATA["<b>remote_update</b>" reuses <b>altera_avalon_remote_update_controller</b> "<b>submodules/q_sys_remote_update_remote_update_controller</b>"]]></message>
   <message level="Info" culprit="remote_update"><![CDATA["<b>q_sys</b>" instantiated <b>altera_remote_update</b> "<b>remote_update</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 221 starting:altera_remote_update_core "submodules/altera_remote_update_core"</message>
   <message level="Info" culprit="remote_update_core">Generating top-level entity altera_remote_update_core.</message>
   <message level="Info" culprit="remote_update_core"><![CDATA["<b>remote_update</b>" instantiated <b>altera_remote_update_core</b> "<b>remote_update_core</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 220 starting:altera_avalon_remote_update_controller "submodules/q_sys_remote_update_remote_update_controller"</message>
   <message level="Info" culprit="remote_update_controller"><![CDATA["<b>remote_update</b>" instantiated <b>altera_avalon_remote_update_controller</b> "<b>remote_update_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="sll_hyperbus_controller_top:3.1.0:DEVICE_FAMILY=Cyclone 10 LP,GUI_AV_OUT_FREQ_IN_MHZ_SC=75,GUI_DEV0_BURST_LENGTH=3,GUI_DEV0_BURST_LENGTH_MAN=3,GUI_DEV0_DRIVE_STRENGTH=0,GUI_DEV0_DRIVE_STRENGTH_MAN=0,GUI_DEV0_FIXED_LATENCY=1,GUI_DEV0_FIXED_LATENCY_MAN=1,GUI_DEV0_INIT_LATENCY=16,GUI_DEV0_INIT_LATENCY_MAN=6,GUI_DEV0_MIN_TACC=16,GUI_DEV0_NAME=No device connected and/or configured for use,GUI_DEV0_SIZE=0,GUI_DEV0_TYPE=none,GUI_DEV0_TYPE_MAN=none,GUI_DEV0_T_ACC=0,GUI_DEV0_T_CSH=0,GUI_DEV0_T_CSHI=0,GUI_DEV0_T_CSS=0,GUI_DEV0_T_RWR=0,GUI_DEV0_USE_DEFAULT=true,GUI_DEV1_BURST_LENGTH=3,GUI_DEV1_BURST_LENGTH_MAN=3,GUI_DEV1_DRIVE_STRENGTH=0,GUI_DEV1_DRIVE_STRENGTH_MAN=0,GUI_DEV1_FIXED_LATENCY=1,GUI_DEV1_FIXED_LATENCY_MAN=1,GUI_DEV1_INIT_LATENCY=6,GUI_DEV1_INIT_LATENCY_MAN=6,GUI_DEV1_MIN_TACC=6,GUI_DEV1_NAME=S70KS1281 (Cypress) / IS66WVH16M8 (ISSI) HyperRAM 166 MHz,GUI_DEV1_SIZE=16,GUI_DEV1_TYPE=is66wvh16m8,GUI_DEV1_TYPE_MAN=none,GUI_DEV1_T_ACC=6,GUI_DEV1_T_CSH=1,GUI_DEV1_T_CSHI=1,GUI_DEV1_T_CSS=2,GUI_DEV1_T_RWR=7,GUI_DEV1_USE_DEFAULT=true,GUI_DQIN_MODE=8,GUI_DUAL_RWDS_PIN=false,GUI_FPGA_DEV_BOARD=alt_c10_dev2,GUI_HBUS0_AUTO_CLOCK_RATE=0,GUI_HYPERBUS_FREQ_IN_MHZ_SC=150,GUI_IAVS0_ADDR_UNITS=Words,GUI_IAVS0_ADDR_WIDTH=22,GUI_IAVS0_AUTO_CLOCK_RATE=75000000,GUI_IAVS0_BURST_ON_BURST_BOUNDARIES_AUTO=false,GUI_IAVS0_BURST_ON_BURST_BOUNDARIES_ONLY=false,GUI_IAVS0_BYTEENABLE=true,GUI_IAVS0_DATA_WIDTH=32,GUI_IAVS0_LINEWRAP_BURST=true,GUI_IAVS0_MAX_BURST_IN_WORDS=8,GUI_IAVS0_PORT_MODE=Read/Write,GUI_IAVS0_REG_RDATA=false,GUI_IAVS0_REG_WDATA=false,GUI_IAVS0_USE_RESPONSE=false,GUI_IAVS0_WRITE_MODE=true,GUI_INCLUDE_REG_AVALON=0,GUI_INPUT_FREQ_IN_MHZ_SC=50,GUI_INTEGRATED_PLL_ENABLED=1,GUI_NUM_CHIPSELECTS=2,GUI_SINGLE_CLK_OP=false,HYPERBUS_FREQ_IN_MHZ=150,IAVS_FREQ_OUT_IN_MHZ=75,NUM_CHIPSELECTS=2,g_config_rd_buffer_as_sram=1,g_config_wr_buffer_as_sram=1,g_dev0_config=0,g_dev0_timing=0,g_dev1_config=2401173569,g_dev1_timing=422177,g_device_family=Cyclone 10 LP,g_dqin_rdata_width=8,g_hyperbus_freq_in_mhz=150,g_iavs0_addr_width=22,g_iavs0_av_numsymbols=4,g_iavs0_burstcount_width=4,g_iavs0_data_width=32,g_iavs0_linewrap_burst=1,g_iavs0_register_rdata=0,g_iavs0_register_wdata=0,g_iavs_freq_in_mhz=75,g_include_dual_rwds_pin=0,g_include_internal_pll=1,g_include_reg_avalon=0,g_input_clk_freq_in_mhz=50,g_num_chipselect=2,g_same_iavs_hyperbus_clk=0"
   instancePathKey="q_sys:.:sll_hyperbus_controller_top_0"
   kind="sll_hyperbus_controller_top"
   version="3.1.0"
   name="sll_hyperbus_controller_top">
  <parameter name="GUI_DEV0_T_ACC" value="0" />
  <parameter name="GUI_IAVS0_PORT_MODE" value="Read/Write" />
  <parameter name="GUI_DEV0_INIT_LATENCY_MAN" value="6" />
  <parameter
     name="GUI_DEV0_NAME"
     value="No device connected and/or configured for use" />
  <parameter name="GUI_IAVS0_USE_RESPONSE" value="false" />
  <parameter name="GUI_IAVS0_BURST_ON_BURST_BOUNDARIES_AUTO" value="false" />
  <parameter name="GUI_IAVS0_ADDR_UNITS" value="Words" />
  <parameter name="GUI_DEV0_SIZE" value="0" />
  <parameter name="GUI_IAVS0_MAX_BURST_IN_WORDS" value="8" />
  <parameter name="GUI_DEV0_DRIVE_STRENGTH" value="0" />
  <parameter name="GUI_DEV0_T_CSS" value="0" />
  <parameter name="GUI_DEV0_USE_DEFAULT" value="true" />
  <parameter name="GUI_IAVS0_BYTEENABLE" value="true" />
  <parameter name="GUI_DEV1_T_CSHI" value="1" />
  <parameter name="GUI_IAVS0_REG_RDATA" value="false" />
  <parameter name="GUI_DEV0_T_CSHI" value="0" />
  <parameter name="GUI_DEV1_USE_DEFAULT" value="true" />
  <parameter name="GUI_DUAL_RWDS_PIN" value="false" />
  <parameter
     name="GUI_DEV1_NAME"
     value="S70KS1281 (Cypress) / IS66WVH16M8 (ISSI) HyperRAM 166 MHz" />
  <parameter name="GUI_AV_OUT_FREQ_IN_MHZ_SC" value="75" />
  <parameter name="GUI_DEV1_TYPE" value="is66wvh16m8" />
  <parameter name="GUI_IAVS0_BURST_ON_BURST_BOUNDARIES_ONLY" value="false" />
  <parameter name="GUI_DEV0_T_CSH" value="0" />
  <parameter name="GUI_DEV1_BURST_LENGTH" value="3" />
  <parameter name="GUI_DEV0_BURST_LENGTH_MAN" value="3" />
  <parameter name="GUI_NUM_CHIPSELECTS" value="2" />
  <parameter name="GUI_HBUS0_AUTO_CLOCK_RATE" value="0" />
  <parameter name="GUI_DEV0_DRIVE_STRENGTH_MAN" value="0" />
  <parameter name="GUI_DEV1_DRIVE_STRENGTH_MAN" value="0" />
  <parameter name="GUI_DEV1_BURST_LENGTH_MAN" value="3" />
  <parameter name="GUI_IAVS0_AUTO_CLOCK_RATE" value="75000000" />
  <parameter name="HYPERBUS_FREQ_IN_MHZ" value="150" />
  <parameter name="GUI_DEV0_T_RWR" value="0" />
  <parameter name="GUI_DEV0_TYPE" value="none" />
  <parameter name="GUI_IAVS0_ADDR_WIDTH" value="22" />
  <parameter name="GUI_INTEGRATED_PLL_ENABLED" value="1" />
  <parameter name="GUI_DEV0_FIXED_LATENCY_MAN" value="1" />
  <parameter name="IAVS_FREQ_OUT_IN_MHZ" value="75" />
  <parameter name="GUI_SINGLE_CLK_OP" value="false" />
  <parameter name="GUI_IAVS0_WRITE_MODE" value="true" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="GUI_INPUT_FREQ_IN_MHZ_SC" value="50" />
  <parameter name="GUI_IAVS0_LINEWRAP_BURST" value="true" />
  <parameter name="GUI_DEV1_FIXED_LATENCY" value="1" />
  <parameter name="GUI_DEV0_MIN_TACC" value="16" />
  <parameter name="GUI_DEV0_FIXED_LATENCY" value="1" />
  <parameter name="GUI_DEV1_FIXED_LATENCY_MAN" value="1" />
  <parameter name="NUM_CHIPSELECTS" value="2" />
  <parameter name="GUI_INCLUDE_REG_AVALON" value="0" />
  <parameter name="GUI_DEV1_DRIVE_STRENGTH" value="0" />
  <parameter name="GUI_DEV1_T_RWR" value="7" />
  <parameter name="GUI_DEV1_TYPE_MAN" value="none" />
  <parameter name="GUI_DEV1_SIZE" value="16" />
  <parameter name="GUI_DEV0_INIT_LATENCY" value="16" />
  <parameter name="GUI_DEV0_BURST_LENGTH" value="3" />
  <parameter name="GUI_DEV1_INIT_LATENCY" value="6" />
  <parameter name="GUI_DEV1_T_CSS" value="2" />
  <parameter name="GUI_DEV1_MIN_TACC" value="6" />
  <parameter name="GUI_DEV1_T_ACC" value="6" />
  <parameter name="GUI_IAVS0_DATA_WIDTH" value="32" />
  <parameter name="GUI_FPGA_DEV_BOARD" value="alt_c10_dev2" />
  <parameter name="GUI_IAVS0_REG_WDATA" value="false" />
  <parameter name="GUI_HYPERBUS_FREQ_IN_MHZ_SC" value="150" />
  <parameter name="GUI_DEV1_INIT_LATENCY_MAN" value="6" />
  <parameter name="GUI_DEV1_T_CSH" value="1" />
  <parameter name="GUI_DEV0_TYPE_MAN" value="none" />
  <parameter name="GUI_DQIN_MODE" value="8" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_gpio_lite.sv"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_ca_hbc_t001_top_enc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/sll_hyperbus_controller_top.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/ip/20180701_SLL_HBMC_v3_1_0_Intel/sll_hbmc_v3_1_0_full_edition_trial_enc/sll_ca_hbc_t001_top_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="sll_hyperbus_controller_top_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 25 starting:sll_hyperbus_controller_top "submodules/sll_hyperbus_controller_top"</message>
   <message level="Info" culprit="sll_hyperbus_controller_top_0">create_temp_file C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0011_sll_hyperbus_controller_top_0_gen/temp.txt</message>
   <message level="Info" culprit="sll_hyperbus_controller_top_0"><![CDATA["<b>q_sys</b>" instantiated <b>sll_hyperbus_controller_top</b> "<b>sll_hyperbus_controller_top_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=749999,mult=0.001,period=10,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=75000000,ticksPerSec=100.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="q_sys:.:sys_clk_timer"
   kind="altera_avalon_timer"
   version="18.1"
   name="q_sys_sys_clk_timer">
  <parameter name="loadValue" value="749999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="10" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="100.0" />
  <parameter name="systemFrequency" value="75000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="sys_clk_timer" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 24 starting:altera_avalon_timer "submodules/q_sys_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'q_sys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_sys_clk_timer --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0012_sys_clk_timer_gen//q_sys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'q_sys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:18.1:id=-87110914,timestamp=1763553718"
   instancePathKey="q_sys:.:sysid"
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   name="q_sys_sysid">
  <parameter name="id" value="-87110914" />
  <parameter name="timestamp" value="1763553718" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_sysid.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="sysid" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 23 starting:altera_avalon_sysid_qsys "submodules/q_sys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=75000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="q_sys:.:user_dipsw"
   kind="altera_avalon_pio"
   version="18.1"
   name="q_sys_user_dipsw">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="75000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_user_dipsw.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="user_dipsw,user_pb" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 22 starting:altera_avalon_pio "submodules/q_sys_user_dipsw"</message>
   <message level="Info" culprit="user_dipsw">Starting RTL generation for module 'q_sys_user_dipsw'</message>
   <message level="Info" culprit="user_dipsw">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_user_dipsw --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0014_user_dipsw_gen//q_sys_user_dipsw_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="user_dipsw">Done RTL generation for module 'q_sys_user_dipsw'</message>
   <message level="Info" culprit="user_dipsw"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_pio</b> "<b>user_dipsw</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="userhw:1.0:"
   instancePathKey="q_sys:.:userhw_0"
   kind="userhw"
   version="1.0"
   name="userhw">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/userhw.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="C:/vhdl/projetofinal/FPGAEncrypt/userhw_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="userhw_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 20 starting:userhw "submodules/userhw"</message>
   <message level="Info" culprit="userhw_0"><![CDATA["<b>q_sys</b>" instantiated <b>userhw</b> "<b>userhw_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {SYNC_RESET} {0};add_instance {msgdma_rx_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {SYNC_RESET} {0};add_instance {ext_epcq_flash_avl_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READ} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {remote_update_avl_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READ} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ext_epcq_flash_avl_mem_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READ} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sll_hyperbus_controller_top_0_iavs0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READDATA} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READ} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITE} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_LOCK} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {115};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000800040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;remote_update_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800080&quot;
   end=&quot;0x00000000000800100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007001000&quot;
   end=&quot;0x00000000007001800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007000800&quot;
   end=&quot;0x00000000007001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {115};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007000800&quot;
   end=&quot;0x00000000007001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007001000&quot;
   end=&quot;0x00000000007001800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_tx_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_H} {95};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_L} {95};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_DATA_W} {115};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ID} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {msgdma_tx_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_rx_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_H} {95};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_L} {95};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_DATA_W} {115};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ID} {2};set_instance_parameter_value {msgdma_rx_mm_write_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {msgdma_rx_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {ext_epcq_flash_avl_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ID} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ECC_ENABLE} {0};add_instance {ext_epcq_flash_avl_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ext_epcq_flash_avl_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {remote_update_avl_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {remote_update_avl_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {remote_update_avl_csr_agent} {ST_DATA_W} {115};set_instance_parameter_value {remote_update_avl_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {remote_update_avl_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {remote_update_avl_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {remote_update_avl_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {remote_update_avl_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {remote_update_avl_csr_agent} {ID} {5};set_instance_parameter_value {remote_update_avl_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {ECC_ENABLE} {0};add_instance {remote_update_avl_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {remote_update_avl_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ext_epcq_flash_avl_mem_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ID} {2};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ECC_ENABLE} {0};add_instance {ext_epcq_flash_avl_mem_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ext_epcq_flash_avl_mem_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {115};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sll_hyperbus_controller_top_0_iavs0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ST_DATA_W} {115};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ID} {6};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ECC_ENABLE} {0};add_instance {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_DATA_W} {115};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {mm_bridge_0_s0_agent} {ID} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {mm_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_ram_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {onchip_ram_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {onchip_ram_s1_agent} {ID} {4};set_instance_parameter_value {onchip_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 5 3 6 4 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0000100 0000001 0000010 0100000 0010000 1000000 0001000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x800000 0x800080 0x1000000 0x5000000 0x7000800 0x7001000 };set_instance_parameter_value {router} {END_ADDRESS} {0x800000 0x800040 0x800100 0x1008000 0x6000000 0x7001000 0x7001800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {115};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 3 6 4 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00001 01000 00100 10000 00010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x1000000 0x5000000 0x7000800 0x7001000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x800000 0x1008000 0x6000000 0x7001000 0x7001800 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {115};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {6 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x5000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x6000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {115};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {6 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x5000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x6000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {62};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_003} {ST_DATA_W} {115};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {62};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_004} {ST_DATA_W} {115};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {62};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_005} {ST_DATA_W} {115};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {62};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_006} {ST_DATA_W} {115};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {62};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_007} {ST_DATA_W} {115};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 3 2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {62};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_008} {ST_DATA_W} {115};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {62};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_009} {ST_DATA_W} {115};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {62};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_010} {ST_DATA_W} {115};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {115};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {115};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {ext_epcq_flash_avl_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {511};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {511};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {remote_update_avl_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {511};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {511};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ext_epcq_flash_avl_mem_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_BURSTWRAP_H} {85};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cpu_debug_mem_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {mm_bridge_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {115};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ext_epcq_flash_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {msgdma_tx_mm_read_translator.avalon_universal_master_0} {msgdma_tx_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_tx_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_tx_mm_read_agent.rp} {qsys_mm.response};add_connection {msgdma_rx_mm_write_translator.avalon_universal_master_0} {msgdma_rx_mm_write_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {msgdma_rx_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/msgdma_rx_mm_write_agent.rp} {qsys_mm.response};add_connection {ext_epcq_flash_avl_csr_agent.m0} {ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ext_epcq_flash_avl_csr_agent.m0/ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ext_epcq_flash_avl_csr_agent.m0/ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ext_epcq_flash_avl_csr_agent.m0/ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ext_epcq_flash_avl_csr_agent.rf_source} {ext_epcq_flash_avl_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_csr_agent_rsp_fifo.out} {ext_epcq_flash_avl_csr_agent.rf_sink} {avalon_streaming};add_connection {ext_epcq_flash_avl_csr_agent.rdata_fifo_src} {ext_epcq_flash_avl_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_csr_agent_rdata_fifo.out} {ext_epcq_flash_avl_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {remote_update_avl_csr_agent.m0} {remote_update_avl_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {remote_update_avl_csr_agent.m0/remote_update_avl_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {remote_update_avl_csr_agent.m0/remote_update_avl_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {remote_update_avl_csr_agent.m0/remote_update_avl_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {remote_update_avl_csr_agent.rf_source} {remote_update_avl_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {remote_update_avl_csr_agent_rsp_fifo.out} {remote_update_avl_csr_agent.rf_sink} {avalon_streaming};add_connection {remote_update_avl_csr_agent.rdata_fifo_src} {remote_update_avl_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {remote_update_avl_csr_agent_rdata_fifo.out} {remote_update_avl_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent.m0} {ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ext_epcq_flash_avl_mem_agent.m0/ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ext_epcq_flash_avl_mem_agent.m0/ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ext_epcq_flash_avl_mem_agent.m0/ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ext_epcq_flash_avl_mem_agent.rf_source} {ext_epcq_flash_avl_mem_agent_rsp_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent_rsp_fifo.out} {ext_epcq_flash_avl_mem_agent.rf_sink} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent.rdata_fifo_src} {ext_epcq_flash_avl_mem_agent_rdata_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent_rdata_fifo.out} {ext_epcq_flash_avl_mem_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.m0} {sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent.m0/sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent.m0/sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent.m0/sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.rf_source} {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.in} {avalon_streaming};add_connection {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.out} {sll_hyperbus_controller_top_0_iavs0_agent.rf_sink} {avalon_streaming};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.rdata_fifo_src} {sll_hyperbus_controller_top_0_iavs0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {sll_hyperbus_controller_top_0_iavs0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/sll_hyperbus_controller_top_0_iavs0_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_s0_agent.m0} {mm_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_0_s0_agent.rf_source} {mm_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_bridge_0_s0_agent_rsp_fifo.out} {mm_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_bridge_0_s0_agent.rdata_fifo_src} {mm_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_ram_s1_agent.m0} {onchip_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_ram_s1_agent.rf_source} {onchip_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_ram_s1_agent_rsp_fifo.out} {onchip_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_ram_s1_agent.rdata_fifo_src} {onchip_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {msgdma_tx_mm_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_mm_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {msgdma_rx_mm_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_mm_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {ext_epcq_flash_avl_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {remote_update_avl_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {remote_update_avl_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ext_epcq_flash_avl_mem_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_mem_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {sll_hyperbus_controller_top_0_iavs0_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {mm_bridge_0_s0_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_s0_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {onchip_ram_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {ext_epcq_flash_avl_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ext_epcq_flash_avl_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {ext_epcq_flash_avl_csr_burst_adapter.source0} {ext_epcq_flash_avl_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_csr_burst_adapter.source0/ext_epcq_flash_avl_csr_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {remote_update_avl_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/remote_update_avl_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {remote_update_avl_csr_burst_adapter.source0} {remote_update_avl_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {remote_update_avl_csr_burst_adapter.source0/remote_update_avl_csr_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {ext_epcq_flash_avl_mem_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ext_epcq_flash_avl_mem_burst_adapter.sink0} {qsys_mm.command};add_connection {ext_epcq_flash_avl_mem_burst_adapter.source0} {ext_epcq_flash_avl_mem_agent.cp} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_mem_burst_adapter.source0/ext_epcq_flash_avl_mem_agent.cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {cpu_debug_mem_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/cpu_debug_mem_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cpu_debug_mem_slave_burst_adapter.source0} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_burst_adapter.source0/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {mm_bridge_0_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/mm_bridge_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_0_s0_burst_adapter.source0} {mm_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_s0_burst_adapter.source0/mm_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {cmd_mux_006.src} {onchip_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/onchip_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_ram_s1_burst_adapter.source0} {onchip_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_burst_adapter.source0/onchip_ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_004.sink3} {qsys_mm.command};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_006.in} {qsys_mm.response};add_connection {crosser_006.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_006.out/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_tx_mm_read_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_rx_mm_write_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {sll_hyperbus_controller_top_0_iavs0_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_tx_mm_read_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_rx_mm_write_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {sll_hyperbus_controller_top_0_iavs0_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_burst_adapter.cr0_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_translator.reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_translator.reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_translator.reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_agent.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_agent.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_agent.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_agent_rsp_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_agent_rdata_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_burst_adapter.cr0_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_burst_adapter.cr0_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_burst_adapter.cr0_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_iavs0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_iavs0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_burst_adapter.cr0} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_burst_adapter.cr0} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_burst_adapter.cr0} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_reset_reset_bridge.clk} {clock};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {sll_hyperbus_controller_top_0_o_av_out_clk} {clock} {slave};set_interface_property {sll_hyperbus_controller_top_0_o_av_out_clk} {EXPORT_OF} {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {ext_epcq_flash_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ext_epcq_flash_reset_reset_bridge_in_reset} {EXPORT_OF} {ext_epcq_flash_reset_reset_bridge.in_reset};add_interface {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge_in_reset} {reset} {slave};set_interface_property {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge_in_reset} {EXPORT_OF} {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {msgdma_rx_mm_write} {avalon} {slave};set_interface_property {msgdma_rx_mm_write} {EXPORT_OF} {msgdma_rx_mm_write_translator.avalon_anti_master_0};add_interface {msgdma_tx_mm_read} {avalon} {slave};set_interface_property {msgdma_tx_mm_read} {EXPORT_OF} {msgdma_tx_mm_read_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {ext_epcq_flash_avl_csr} {avalon} {master};set_interface_property {ext_epcq_flash_avl_csr} {EXPORT_OF} {ext_epcq_flash_avl_csr_translator.avalon_anti_slave_0};add_interface {ext_epcq_flash_avl_mem} {avalon} {master};set_interface_property {ext_epcq_flash_avl_mem} {EXPORT_OF} {ext_epcq_flash_avl_mem_translator.avalon_anti_slave_0};add_interface {mm_bridge_0_s0} {avalon} {master};set_interface_property {mm_bridge_0_s0} {EXPORT_OF} {mm_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {onchip_ram_s1} {avalon} {master};set_interface_property {onchip_ram_s1} {EXPORT_OF} {onchip_ram_s1_translator.avalon_anti_slave_0};add_interface {remote_update_avl_csr} {avalon} {master};set_interface_property {remote_update_avl_csr} {EXPORT_OF} {remote_update_avl_csr_translator.avalon_anti_slave_0};add_interface {sll_hyperbus_controller_top_0_iavs0} {avalon} {master};set_interface_property {sll_hyperbus_controller_top_0_iavs0} {EXPORT_OF} {sll_hyperbus_controller_top_0_iavs0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.ext_epcq_flash.avl_csr} {1};set_module_assignment {interconnect_id.ext_epcq_flash.avl_mem} {2};set_module_assignment {interconnect_id.mm_bridge_0.s0} {3};set_module_assignment {interconnect_id.msgdma_rx.mm_write} {2};set_module_assignment {interconnect_id.msgdma_tx.mm_read} {3};set_module_assignment {interconnect_id.onchip_ram.s1} {4};set_module_assignment {interconnect_id.remote_update.avl_csr} {5};set_module_assignment {interconnect_id.sll_hyperbus_controller_top_0.iavs0} {6};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=21,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=9,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000800040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;remote_update_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800080&quot;
   end=&quot;0x00000000000800100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007001000&quot;
   end=&quot;0x00000000007001800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007000800&quot;
   end=&quot;0x00000000007001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=511,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007000800&quot;
   end=&quot;0x00000000007001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007001000&quot;
   end=&quot;0x00000000007001800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=31,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=511,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=511,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=1,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=255,MAX_BYTE_CNT=256,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=16,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=1,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=31,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=0000100,0000001,0000010,0100000,0010000,1000000,0001000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,5,3,6,4,0,END_ADDRESS=0x800000,0x800040,0x800100,0x1008000,0x6000000,0x7001000,0x7001800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=2:0000100:0x0:0x800000:both:1:0:0:1,1:0000001:0x800000:0x800040:both:1:0:0:1,5:0000010:0x800080:0x800100:both:1:0:0:1,3:0100000:0x1000000:0x1008000:both:1:0:0:1,6:0010000:0x5000000:0x6000000:both:1:0:0:1,4:1000000:0x7000800:0x7001000:both:1:0:0:1,0:0001000:0x7001000:0x7001800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x800000,0x800080,0x1000000,0x5000000,0x7000800,0x7001000,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=00001,01000,00100,10000,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,6,4,0,END_ADDRESS=0x800000,0x1008000,0x6000000,0x7001000,0x7001800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=2:00001:0x0:0x800000:both:1:0:0:1,3:01000:0x1000000:0x1008000:both:1:0:0:1,6:00100:0x5000000:0x6000000:both:1:0:0:1,4:10000:0x7000800:0x7001000:both:1:0:0:1,0:00010:0x7001000:0x7001800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x1000000,0x5000000,0x7000800,0x7001000,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x6000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x5000000:0x6000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x5000000,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x6000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x5000000:0x6000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x5000000,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,3,2,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:both:1:0:0:1,1:0010:0x0:0x0:read:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,2:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read,read,write)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=511,BURSTWRAP_CONST_VALUE=511,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=71,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=7,ST_DATA_W=115)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=511,BURSTWRAP_CONST_VALUE=511,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=71,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=7,ST_DATA_W=115)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=85,OUT_BYTE_CNT_H=77,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=7,ST_DATA_W=115)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=71,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=7,ST_DATA_W=115)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=71,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=7,ST_DATA_W=115)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=31,BURSTWRAP_CONST_VALUE=31,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=71,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=7,ST_DATA_W=115)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=7)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=7)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=75000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=75000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=75000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=75000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=75000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=75000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=75000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=75000000,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=75000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="q_sys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="q_sys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_mm_read_translator} {SYNC_RESET} {0};add_instance {msgdma_rx_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_mm_write_translator} {SYNC_RESET} {0};add_instance {ext_epcq_flash_avl_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READ} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {remote_update_avl_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READ} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {remote_update_avl_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ext_epcq_flash_avl_mem_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ADDRESS_W} {21};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READ} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITE} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_LOCK} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sll_hyperbus_controller_top_0_iavs0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_DATA_W} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READDATA} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READ} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITE} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_LOCK} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_bridge_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {115};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000800040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;remote_update_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800080&quot;
   end=&quot;0x00000000000800100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007001000&quot;
   end=&quot;0x00000000007001800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007000800&quot;
   end=&quot;0x00000000007001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {115};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007000800&quot;
   end=&quot;0x00000000007001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007001000&quot;
   end=&quot;0x00000000007001800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {31};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_tx_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_H} {95};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_QOS_L} {95};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {msgdma_tx_mm_read_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_DATA_W} {115};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {ID} {3};set_instance_parameter_value {msgdma_tx_mm_read_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {msgdma_tx_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_rx_mm_write_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_H} {95};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_QOS_L} {95};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_H} {109};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_CACHE_L} {106};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {msgdma_rx_mm_write_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_DATA_W} {115};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {ID} {2};set_instance_parameter_value {msgdma_rx_mm_write_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {msgdma_rx_mm_write_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_mm_write_agent} {USE_WRITERESPONSE} {0};add_instance {ext_epcq_flash_avl_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ID} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent} {ECC_ENABLE} {0};add_instance {ext_epcq_flash_avl_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ext_epcq_flash_avl_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {remote_update_avl_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {remote_update_avl_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {remote_update_avl_csr_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {remote_update_avl_csr_agent} {ST_DATA_W} {115};set_instance_parameter_value {remote_update_avl_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {remote_update_avl_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {remote_update_avl_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {remote_update_avl_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {remote_update_avl_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {remote_update_avl_csr_agent} {ID} {5};set_instance_parameter_value {remote_update_avl_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {remote_update_avl_csr_agent} {ECC_ENABLE} {0};add_instance {remote_update_avl_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {remote_update_avl_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {remote_update_avl_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {remote_update_avl_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ext_epcq_flash_avl_mem_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ID} {2};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent} {ECC_ENABLE} {0};add_instance {ext_epcq_flash_avl_mem_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ext_epcq_flash_avl_mem_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {FIFO_DEPTH} {16};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ext_epcq_flash_avl_mem_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {115};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sll_hyperbus_controller_top_0_iavs0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ST_DATA_W} {115};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {MAX_BURSTWRAP} {31};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ID} {6};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent} {ECC_ENABLE} {0};add_instance {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {mm_bridge_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {mm_bridge_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_s0_agent} {ST_DATA_W} {115};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {mm_bridge_0_s0_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {mm_bridge_0_s0_agent} {ID} {3};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_s0_agent} {ECC_ENABLE} {0};add_instance {mm_bridge_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {mm_bridge_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {114};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {112};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {111};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {110};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_H} {105};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_PROTECTION_L} {103};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_H} {98};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_H} {101};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_DEST_ID_L} {99};set_instance_parameter_value {onchip_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_ram_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {onchip_ram_s1_agent} {ST_DATA_W} {115};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_ram_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {onchip_ram_s1_agent} {ID} {4};set_instance_parameter_value {onchip_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_ram_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {116};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {2 1 5 3 6 4 0 };set_instance_parameter_value {router} {CHANNEL_ID} {0000100 0000001 0000010 0100000 0010000 1000000 0001000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x800000 0x800080 0x1000000 0x5000000 0x7000800 0x7001000 };set_instance_parameter_value {router} {END_ADDRESS} {0x800000 0x800040 0x800100 0x1008000 0x6000000 0x7001000 0x7001800 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {115};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {6};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {2 3 6 4 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {00001 01000 00100 10000 00010 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x1000000 0x5000000 0x7000800 0x7001000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x800000 0x1008000 0x6000000 0x7001000 0x7001800 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {115};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {6 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x5000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x6000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {115};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {6 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x5000000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x6000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {62};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_003} {ST_DATA_W} {115};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {6};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {62};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_004} {ST_DATA_W} {115};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {62};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_005} {ST_DATA_W} {115};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {62};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_006} {ST_DATA_W} {115};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_007} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {62};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_007} {ST_DATA_W} {115};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 3 2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {62};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_008} {ST_DATA_W} {115};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {62};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_009} {ST_DATA_W} {115};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_010} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {62};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {105};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {103};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {101};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {99};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_010} {ST_DATA_W} {115};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {115};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {101};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {99};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {98};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {102};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {102};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {115};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {ext_epcq_flash_avl_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {511};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {511};set_instance_parameter_value {ext_epcq_flash_avl_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {remote_update_avl_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {511};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {511};set_instance_parameter_value {remote_update_avl_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ext_epcq_flash_avl_mem_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_BYTE_CNT_H} {77};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {OUT_BURSTWRAP_H} {85};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {ext_epcq_flash_avl_mem_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cpu_debug_mem_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {mm_bridge_0_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {mm_bridge_0_s0_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_DATA_W} {115};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {71};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {31};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {31};set_instance_parameter_value {onchip_ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {115};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {115};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {115};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {115};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {115};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_004} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_005} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_006} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_007} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {115};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {115};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {7};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ext_epcq_flash_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ext_epcq_flash_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {msgdma_tx_mm_read_translator.avalon_universal_master_0} {msgdma_tx_mm_read_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_mm_read_translator.avalon_universal_master_0/msgdma_tx_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_tx_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_tx_mm_read_agent.rp} {qsys_mm.response};add_connection {msgdma_rx_mm_write_translator.avalon_universal_master_0} {msgdma_rx_mm_write_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_mm_write_translator.avalon_universal_master_0/msgdma_rx_mm_write_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {msgdma_rx_mm_write_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/msgdma_rx_mm_write_agent.rp} {qsys_mm.response};add_connection {ext_epcq_flash_avl_csr_agent.m0} {ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ext_epcq_flash_avl_csr_agent.m0/ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ext_epcq_flash_avl_csr_agent.m0/ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ext_epcq_flash_avl_csr_agent.m0/ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ext_epcq_flash_avl_csr_agent.rf_source} {ext_epcq_flash_avl_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_csr_agent_rsp_fifo.out} {ext_epcq_flash_avl_csr_agent.rf_sink} {avalon_streaming};add_connection {ext_epcq_flash_avl_csr_agent.rdata_fifo_src} {ext_epcq_flash_avl_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_csr_agent_rdata_fifo.out} {ext_epcq_flash_avl_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {remote_update_avl_csr_agent.m0} {remote_update_avl_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {remote_update_avl_csr_agent.m0/remote_update_avl_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {remote_update_avl_csr_agent.m0/remote_update_avl_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {remote_update_avl_csr_agent.m0/remote_update_avl_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {remote_update_avl_csr_agent.rf_source} {remote_update_avl_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {remote_update_avl_csr_agent_rsp_fifo.out} {remote_update_avl_csr_agent.rf_sink} {avalon_streaming};add_connection {remote_update_avl_csr_agent.rdata_fifo_src} {remote_update_avl_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {remote_update_avl_csr_agent_rdata_fifo.out} {remote_update_avl_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent.m0} {ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ext_epcq_flash_avl_mem_agent.m0/ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ext_epcq_flash_avl_mem_agent.m0/ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ext_epcq_flash_avl_mem_agent.m0/ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ext_epcq_flash_avl_mem_agent.rf_source} {ext_epcq_flash_avl_mem_agent_rsp_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent_rsp_fifo.out} {ext_epcq_flash_avl_mem_agent.rf_sink} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent.rdata_fifo_src} {ext_epcq_flash_avl_mem_agent_rdata_fifo.in} {avalon_streaming};add_connection {ext_epcq_flash_avl_mem_agent_rdata_fifo.out} {ext_epcq_flash_avl_mem_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.m0} {sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent.m0/sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent.m0/sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sll_hyperbus_controller_top_0_iavs0_agent.m0/sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.rf_source} {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.in} {avalon_streaming};add_connection {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.out} {sll_hyperbus_controller_top_0_iavs0_agent.rf_sink} {avalon_streaming};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.rdata_fifo_src} {sll_hyperbus_controller_top_0_iavs0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {sll_hyperbus_controller_top_0_iavs0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/sll_hyperbus_controller_top_0_iavs0_agent.cp} {qsys_mm.command};add_connection {mm_bridge_0_s0_agent.m0} {mm_bridge_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_s0_agent.m0/mm_bridge_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_bridge_0_s0_agent.rf_source} {mm_bridge_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {mm_bridge_0_s0_agent_rsp_fifo.out} {mm_bridge_0_s0_agent.rf_sink} {avalon_streaming};add_connection {mm_bridge_0_s0_agent.rdata_fifo_src} {mm_bridge_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_ram_s1_agent.m0} {onchip_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_ram_s1_agent.m0/onchip_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_ram_s1_agent.rf_source} {onchip_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_ram_s1_agent_rsp_fifo.out} {onchip_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_ram_s1_agent.rdata_fifo_src} {onchip_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {msgdma_tx_mm_read_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_mm_read_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {msgdma_rx_mm_write_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_mm_write_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {ext_epcq_flash_avl_csr_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_csr_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {remote_update_avl_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {remote_update_avl_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {ext_epcq_flash_avl_mem_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_mem_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {sll_hyperbus_controller_top_0_iavs0_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {sll_hyperbus_controller_top_0_iavs0_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {mm_bridge_0_s0_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_s0_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {onchip_ram_s1_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {ext_epcq_flash_avl_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ext_epcq_flash_avl_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {ext_epcq_flash_avl_csr_burst_adapter.source0} {ext_epcq_flash_avl_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_csr_burst_adapter.source0/ext_epcq_flash_avl_csr_agent.cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {remote_update_avl_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/remote_update_avl_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {remote_update_avl_csr_burst_adapter.source0} {remote_update_avl_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {remote_update_avl_csr_burst_adapter.source0/remote_update_avl_csr_agent.cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {ext_epcq_flash_avl_mem_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/ext_epcq_flash_avl_mem_burst_adapter.sink0} {qsys_mm.command};add_connection {ext_epcq_flash_avl_mem_burst_adapter.source0} {ext_epcq_flash_avl_mem_agent.cp} {avalon_streaming};preview_set_connection_tag {ext_epcq_flash_avl_mem_burst_adapter.source0/ext_epcq_flash_avl_mem_agent.cp} {qsys_mm.command};add_connection {cmd_mux_003.src} {cpu_debug_mem_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/cpu_debug_mem_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cpu_debug_mem_slave_burst_adapter.source0} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_burst_adapter.source0/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cmd_mux_005.src} {mm_bridge_0_s0_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/mm_bridge_0_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {mm_bridge_0_s0_burst_adapter.source0} {mm_bridge_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_s0_burst_adapter.source0/mm_bridge_0_s0_agent.cp} {qsys_mm.command};add_connection {cmd_mux_006.src} {onchip_ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/onchip_ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {onchip_ram_s1_burst_adapter.source0} {onchip_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_ram_s1_burst_adapter.source0/onchip_ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_005.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_005.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_004.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_004.sink3} {qsys_mm.command};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_004.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_005.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {crosser_003.out/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_004.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_004.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_005.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_005.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {crosser_006.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/crosser_006.in} {qsys_mm.response};add_connection {crosser_006.out} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {crosser_006.out/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {crosser_007.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_007.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {onchip_ram_s1_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_tx_mm_read_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_rx_mm_write_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {sll_hyperbus_controller_top_0_iavs0_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_translator.reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_tx_mm_read_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {msgdma_rx_mm_write_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {sll_hyperbus_controller_top_0_iavs0_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_agent.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {mm_bridge_0_s0_burst_adapter.cr0_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_translator.reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_translator.reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_translator.reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_agent.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_agent.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_agent.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_agent_rsp_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_agent_rdata_fifo.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_csr_burst_adapter.cr0_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {remote_update_avl_csr_burst_adapter.cr0_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {ext_epcq_flash_avl_mem_burst_adapter.cr0_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {ext_epcq_flash_reset_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_iavs0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_mm_read_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_mm_write_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_iavs0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_burst_adapter.cr0} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_s0_burst_adapter.cr0} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {onchip_ram_s1_burst_adapter.cr0} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_csr_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {remote_update_avl_csr_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_avl_mem_burst_adapter.cr0} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {ext_epcq_flash_reset_reset_bridge.clk} {clock};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {sll_hyperbus_controller_top_0_o_av_out_clk} {clock} {slave};set_interface_property {sll_hyperbus_controller_top_0_o_av_out_clk} {EXPORT_OF} {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {ext_epcq_flash_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ext_epcq_flash_reset_reset_bridge_in_reset} {EXPORT_OF} {ext_epcq_flash_reset_reset_bridge.in_reset};add_interface {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge_in_reset} {reset} {slave};set_interface_property {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge_in_reset} {EXPORT_OF} {sll_hyperbus_controller_top_0_i_iavs0_rstn_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {msgdma_rx_mm_write} {avalon} {slave};set_interface_property {msgdma_rx_mm_write} {EXPORT_OF} {msgdma_rx_mm_write_translator.avalon_anti_master_0};add_interface {msgdma_tx_mm_read} {avalon} {slave};set_interface_property {msgdma_tx_mm_read} {EXPORT_OF} {msgdma_tx_mm_read_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {ext_epcq_flash_avl_csr} {avalon} {master};set_interface_property {ext_epcq_flash_avl_csr} {EXPORT_OF} {ext_epcq_flash_avl_csr_translator.avalon_anti_slave_0};add_interface {ext_epcq_flash_avl_mem} {avalon} {master};set_interface_property {ext_epcq_flash_avl_mem} {EXPORT_OF} {ext_epcq_flash_avl_mem_translator.avalon_anti_slave_0};add_interface {mm_bridge_0_s0} {avalon} {master};set_interface_property {mm_bridge_0_s0} {EXPORT_OF} {mm_bridge_0_s0_translator.avalon_anti_slave_0};add_interface {onchip_ram_s1} {avalon} {master};set_interface_property {onchip_ram_s1} {EXPORT_OF} {onchip_ram_s1_translator.avalon_anti_slave_0};add_interface {remote_update_avl_csr} {avalon} {master};set_interface_property {remote_update_avl_csr} {EXPORT_OF} {remote_update_avl_csr_translator.avalon_anti_slave_0};add_interface {sll_hyperbus_controller_top_0_iavs0} {avalon} {master};set_interface_property {sll_hyperbus_controller_top_0_iavs0} {EXPORT_OF} {sll_hyperbus_controller_top_0_iavs0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.ext_epcq_flash.avl_csr} {1};set_module_assignment {interconnect_id.ext_epcq_flash.avl_mem} {2};set_module_assignment {interconnect_id.mm_bridge_0.s0} {3};set_module_assignment {interconnect_id.msgdma_rx.mm_write} {2};set_module_assignment {interconnect_id.msgdma_tx.mm_read} {3};set_module_assignment {interconnect_id.onchip_ram.s1} {4};set_module_assignment {interconnect_id.remote_update.avl_csr} {5};set_module_assignment {interconnect_id.sll_hyperbus_controller_top_0.iavs0} {6};" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 19 starting:altera_mm_interconnect "submodules/q_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>86</b> modules, <b>297</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.013s/0.024s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.007s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.006s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.006s/0.006s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>93</b> modules, <b>318</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>q_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 219 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 215 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ext_epcq_flash_avl_csr_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 208 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 204 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ext_epcq_flash_avl_csr_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 187 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 186 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 185 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 183 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 181 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 179 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 176 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 174 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ext_epcq_flash_avl_csr_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 168 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 167 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 166 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 164 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 162 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 160 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 157 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 155 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 154 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 153 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 150 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 149 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 148 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 146 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 138 starting:altera_avalon_st_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 1 starting:error_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {msgdma_rx_descriptor_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_descriptor_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {SYNC_RESET} {0};add_instance {msgdma_rx_descriptor_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_descriptor_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {SYNC_RESET} {0};add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {opencores_i2c_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {userhw_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_tse_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {eth_tse_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_tse_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READ} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_tse_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_prefetcher_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_prefetcher_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {led_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {user_dipsw_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {user_dipsw_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {user_dipsw_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {user_dipsw_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READ} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {user_dipsw_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {user_dipsw_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {user_pb_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {user_pb_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {user_pb_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {user_pb_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {user_pb_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {user_pb_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {user_pb_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {user_pb_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {user_pb_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {user_pb_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {user_pb_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {user_pb_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_READ} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {user_pb_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {user_pb_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_pb_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {user_pb_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {user_pb_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {user_pb_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {user_pb_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_descriptor_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ID} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_tx_descriptor_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ID} {3};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_rx_descriptor_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ID} {2};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {USE_WRITERESPONSE} {1};add_instance {msgdma_tx_descriptor_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ID} {4};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {USE_WRITERESPONSE} {1};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024b0&quot;
   end=&quot;0x000000000000024b8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;userhw_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;eth_tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024b8&quot;
   end=&quot;0x000000000000024c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;msgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002460&quot;
   end=&quot;0x00000000000002480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;msgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002440&quot;
   end=&quot;0x00000000000002460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002420&quot;
   end=&quot;0x00000000000002440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002400&quot;
   end=&quot;0x00000000000002420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002480&quot;
   end=&quot;0x000000000000024a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024a0&quot;
   end=&quot;0x000000000000024b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;user_dipsw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002500&quot;
   end=&quot;0x00000000000002510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;user_pb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024e0&quot;
   end=&quot;0x000000000000024f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {opencores_i2c_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ST_DATA_W} {91};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ID} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {userhw_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ST_DATA_W} {91};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ID} {13};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {userhw_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_tse_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_tse_control_port_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {eth_tse_control_port_agent} {ST_DATA_W} {91};set_instance_parameter_value {eth_tse_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_tse_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_tse_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_tse_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_tse_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_tse_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_tse_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_tse_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_tse_control_port_agent} {ID} {1};set_instance_parameter_value {eth_tse_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_agent} {ECC_ENABLE} {0};add_instance {eth_tse_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_control_slave_agent} {ID} {10};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_rx_csr_agent} {ID} {4};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_tx_csr_agent} {ID} {6};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_prefetcher_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ID} {7};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_prefetcher_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ID} {5};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {9};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {led_pio_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {led_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_pio_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {led_pio_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_pio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_pio_s1_agent} {ID} {3};set_instance_parameter_value {led_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {ECC_ENABLE} {0};add_instance {led_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {user_dipsw_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {user_dipsw_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {user_dipsw_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {user_dipsw_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_dipsw_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {user_dipsw_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_dipsw_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {user_dipsw_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {user_dipsw_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {user_dipsw_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {user_dipsw_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {user_dipsw_s1_agent} {ID} {11};set_instance_parameter_value {user_dipsw_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_agent} {ECC_ENABLE} {0};add_instance {user_dipsw_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {user_pb_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {user_pb_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {user_pb_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {user_pb_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {user_pb_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {user_pb_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {user_pb_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {user_pb_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {user_pb_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {user_pb_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {user_pb_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {user_pb_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {user_pb_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {user_pb_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {user_pb_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {user_pb_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {user_pb_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {user_pb_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {user_pb_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {user_pb_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_pb_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {user_pb_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_pb_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {user_pb_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {user_pb_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {user_pb_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {user_pb_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {user_pb_s1_agent} {ID} {12};set_instance_parameter_value {user_pb_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {user_pb_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_pb_s1_agent} {ECC_ENABLE} {0};add_instance {user_pb_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {91};set_instance_parameter_value {router} {ST_CHANNEL_W} {14};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {91};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {91};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {50};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_003} {ST_DATA_W} {91};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {13 8 1 5 7 6 4 9 3 2 10 12 11 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {00000000001000 00000000000100 00000000010000 00001000000000 00000100000000 00000010000000 00000001000000 00010000000000 00100000000000 00000000000010 00000000100000 10000000000000 01000000000000 00000000000001 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both both both both both both both both both read read read both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x20 0x2000 0x2400 0x2420 0x2440 0x2460 0x2480 0x24a0 0x24b0 0x24b8 0x24e0 0x2500 0x4000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x20 0x40 0x2400 0x2420 0x2440 0x2460 0x2480 0x24a0 0x24b0 0x24b8 0x24c0 0x24f0 0x2510 0x6000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {50};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_004} {ST_DATA_W} {91};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 3 2 4 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {read read write write both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {50};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_005} {ST_DATA_W} {91};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {50};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_006} {ST_DATA_W} {91};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {50};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_007} {ST_DATA_W} {91};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {50};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_008} {ST_DATA_W} {91};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {50};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_009} {ST_DATA_W} {91};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {50};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_010} {ST_DATA_W} {91};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {50};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_011} {ST_DATA_W} {91};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {50};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_012} {ST_DATA_W} {91};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {50};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_013} {ST_DATA_W} {91};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {50};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_014} {ST_DATA_W} {91};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {50};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_015} {ST_DATA_W} {91};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {50};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_016} {ST_DATA_W} {91};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {50};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_017} {ST_DATA_W} {91};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {50};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_018} {ST_DATA_W} {91};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {74};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {73};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {14};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {14};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {msgdma_rx_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {descriptor_memory_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0} {msgdma_rx_descriptor_read_master_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {msgdma_rx_descriptor_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/msgdma_rx_descriptor_read_master_agent.rp} {qsys_mm.response};add_connection {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0} {msgdma_tx_descriptor_read_master_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {msgdma_tx_descriptor_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/msgdma_tx_descriptor_read_master_agent.rp} {qsys_mm.response};add_connection {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0} {msgdma_rx_descriptor_write_master_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_rx_descriptor_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_rx_descriptor_write_master_agent.rp} {qsys_mm.response};add_connection {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0} {msgdma_tx_descriptor_write_master_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {msgdma_tx_descriptor_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/msgdma_tx_descriptor_write_master_agent.rp} {qsys_mm.response};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {opencores_i2c_0_avalon_slave_0_agent.m0} {opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {opencores_i2c_0_avalon_slave_0_agent.m0/opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {opencores_i2c_0_avalon_slave_0_agent.m0/opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {opencores_i2c_0_avalon_slave_0_agent.m0/opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {opencores_i2c_0_avalon_slave_0_agent.rf_source} {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.out} {opencores_i2c_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {opencores_i2c_0_avalon_slave_0_agent.rdata_fifo_src} {opencores_i2c_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {opencores_i2c_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/opencores_i2c_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {userhw_0_avalon_slave_0_agent.m0} {userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {userhw_0_avalon_slave_0_agent.m0/userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {userhw_0_avalon_slave_0_agent.m0/userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {userhw_0_avalon_slave_0_agent.m0/userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {userhw_0_avalon_slave_0_agent.rf_source} {userhw_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {userhw_0_avalon_slave_0_agent_rsp_fifo.out} {userhw_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {userhw_0_avalon_slave_0_agent.rdata_fifo_src} {userhw_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {userhw_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/userhw_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {eth_tse_control_port_agent.m0} {eth_tse_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_tse_control_port_agent.m0/eth_tse_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_tse_control_port_agent.m0/eth_tse_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_tse_control_port_agent.m0/eth_tse_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_tse_control_port_agent.rf_source} {eth_tse_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_tse_control_port_agent_rsp_fifo.out} {eth_tse_control_port_agent.rf_sink} {avalon_streaming};add_connection {eth_tse_control_port_agent.rdata_fifo_src} {eth_tse_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {eth_tse_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/eth_tse_control_port_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_csr_agent.m0} {msgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_csr_agent.rf_source} {msgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_csr_agent_rsp_fifo.out} {msgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_csr_agent.rdata_fifo_src} {msgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {msgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/msgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_tx_csr_agent.m0} {msgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_csr_agent.rf_source} {msgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_csr_agent_rsp_fifo.out} {msgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_csr_agent.rdata_fifo_src} {msgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {msgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/msgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_tx_prefetcher_csr_agent.m0} {msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_prefetcher_csr_agent.m0/msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_prefetcher_csr_agent.m0/msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_prefetcher_csr_agent.m0/msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_prefetcher_csr_agent.rf_source} {msgdma_tx_prefetcher_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_prefetcher_csr_agent_rsp_fifo.out} {msgdma_tx_prefetcher_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_prefetcher_csr_agent.rdata_fifo_src} {msgdma_tx_prefetcher_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {msgdma_tx_prefetcher_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/msgdma_tx_prefetcher_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_prefetcher_csr_agent.m0} {msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_prefetcher_csr_agent.m0/msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_prefetcher_csr_agent.m0/msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_prefetcher_csr_agent.m0/msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_prefetcher_csr_agent.rf_source} {msgdma_rx_prefetcher_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_prefetcher_csr_agent_rsp_fifo.out} {msgdma_rx_prefetcher_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_prefetcher_csr_agent.rdata_fifo_src} {msgdma_rx_prefetcher_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {msgdma_rx_prefetcher_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/msgdma_rx_prefetcher_csr_agent.cp} {qsys_mm.command};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {led_pio_s1_agent.m0} {led_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_pio_s1_agent.rf_source} {led_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_pio_s1_agent_rsp_fifo.out} {led_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {led_pio_s1_agent.rdata_fifo_src} {led_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {led_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/led_pio_s1_agent.cp} {qsys_mm.command};add_connection {user_dipsw_s1_agent.m0} {user_dipsw_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {user_dipsw_s1_agent.m0/user_dipsw_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {user_dipsw_s1_agent.m0/user_dipsw_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {user_dipsw_s1_agent.m0/user_dipsw_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {user_dipsw_s1_agent.rf_source} {user_dipsw_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {user_dipsw_s1_agent_rsp_fifo.out} {user_dipsw_s1_agent.rf_sink} {avalon_streaming};add_connection {user_dipsw_s1_agent.rdata_fifo_src} {user_dipsw_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {user_dipsw_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/user_dipsw_s1_agent.cp} {qsys_mm.command};add_connection {user_pb_s1_agent.m0} {user_pb_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {user_pb_s1_agent.m0/user_pb_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {user_pb_s1_agent.m0/user_pb_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {user_pb_s1_agent.m0/user_pb_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {user_pb_s1_agent.rf_source} {user_pb_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {user_pb_s1_agent_rsp_fifo.out} {user_pb_s1_agent.rf_sink} {avalon_streaming};add_connection {user_pb_s1_agent.rdata_fifo_src} {user_pb_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {user_pb_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/user_pb_s1_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_descriptor_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {msgdma_tx_descriptor_read_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_read_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {msgdma_rx_descriptor_write_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_write_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {msgdma_tx_descriptor_write_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_write_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router_004.sink} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux.sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {opencores_i2c_0_avalon_slave_0_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {opencores_i2c_0_avalon_slave_0_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {userhw_0_avalon_slave_0_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {userhw_0_avalon_slave_0_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {eth_tse_control_port_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {eth_tse_control_port_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {msgdma_rx_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {msgdma_tx_csr_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_csr_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {msgdma_tx_prefetcher_csr_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_prefetcher_csr_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {msgdma_rx_prefetcher_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_prefetcher_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {led_pio_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {led_pio_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {user_dipsw_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {user_dipsw_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {user_pb_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {user_pb_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router_004.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_004.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_004.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux_004.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_004.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_004.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_004.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_004.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_004.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_004.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_004.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_004.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_004.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_004.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_004.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_004.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_004.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_004.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux_004.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux_004.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_004.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_004.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_004.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_004.sink13} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux_004.sink_valid} {avalon_streaming};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_read_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_read_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_write_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_write_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {opencores_i2c_0_avalon_slave_0_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {userhw_0_avalon_slave_0_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_prefetcher_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_prefetcher_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_dipsw_s1_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_pb_s1_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_read_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_read_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_write_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_write_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {opencores_i2c_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {userhw_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {userhw_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_prefetcher_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_prefetcher_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_prefetcher_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_prefetcher_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_dipsw_s1_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_dipsw_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_pb_s1_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_pb_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {eth_tse_control_port_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {led_pio_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {eth_tse_control_port_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {eth_tse_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {led_pio_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {led_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_read_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_read_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_write_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_write_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {opencores_i2c_0_avalon_slave_0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {userhw_0_avalon_slave_0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {eth_tse_control_port_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_prefetcher_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_prefetcher_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {led_pio_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_dipsw_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_pb_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_read_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_read_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_write_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_write_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {opencores_i2c_0_avalon_slave_0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {userhw_0_avalon_slave_0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {userhw_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {eth_tse_control_port_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {eth_tse_control_port_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_prefetcher_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_prefetcher_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_prefetcher_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_prefetcher_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {led_pio_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {led_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_dipsw_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_dipsw_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_pb_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_pb_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_reset_n_reset_bridge.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_reset1_reset_bridge.clk} {clock};add_interface {sll_hyperbus_controller_top_0_o_av_out_clk} {clock} {slave};set_interface_property {sll_hyperbus_controller_top_0_o_av_out_clk} {EXPORT_OF} {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.in_clk};add_interface {descriptor_memory_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {descriptor_memory_reset1_reset_bridge_in_reset} {EXPORT_OF} {descriptor_memory_reset1_reset_bridge.in_reset};add_interface {msgdma_rx_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_rx_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_rx_reset_n_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {msgdma_rx_descriptor_read_master} {avalon} {slave};set_interface_property {msgdma_rx_descriptor_read_master} {EXPORT_OF} {msgdma_rx_descriptor_read_master_translator.avalon_anti_master_0};add_interface {msgdma_rx_descriptor_write_master} {avalon} {slave};set_interface_property {msgdma_rx_descriptor_write_master} {EXPORT_OF} {msgdma_rx_descriptor_write_master_translator.avalon_anti_master_0};add_interface {msgdma_tx_descriptor_read_master} {avalon} {slave};set_interface_property {msgdma_tx_descriptor_read_master} {EXPORT_OF} {msgdma_tx_descriptor_read_master_translator.avalon_anti_master_0};add_interface {msgdma_tx_descriptor_write_master} {avalon} {slave};set_interface_property {msgdma_tx_descriptor_write_master} {EXPORT_OF} {msgdma_tx_descriptor_write_master_translator.avalon_anti_master_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {eth_tse_control_port} {avalon} {master};set_interface_property {eth_tse_control_port} {EXPORT_OF} {eth_tse_control_port_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_pio_s1} {avalon} {master};set_interface_property {led_pio_s1} {EXPORT_OF} {led_pio_s1_translator.avalon_anti_slave_0};add_interface {msgdma_rx_csr} {avalon} {master};set_interface_property {msgdma_rx_csr} {EXPORT_OF} {msgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_rx_prefetcher_csr} {avalon} {master};set_interface_property {msgdma_rx_prefetcher_csr} {EXPORT_OF} {msgdma_rx_prefetcher_csr_translator.avalon_anti_slave_0};add_interface {msgdma_tx_csr} {avalon} {master};set_interface_property {msgdma_tx_csr} {EXPORT_OF} {msgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_tx_prefetcher_csr} {avalon} {master};set_interface_property {msgdma_tx_prefetcher_csr} {EXPORT_OF} {msgdma_tx_prefetcher_csr_translator.avalon_anti_slave_0};add_interface {opencores_i2c_0_avalon_slave_0} {avalon} {master};set_interface_property {opencores_i2c_0_avalon_slave_0} {EXPORT_OF} {opencores_i2c_0_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {user_dipsw_s1} {avalon} {master};set_interface_property {user_dipsw_s1} {EXPORT_OF} {user_dipsw_s1_translator.avalon_anti_slave_0};add_interface {user_pb_s1} {avalon} {master};set_interface_property {user_pb_s1} {EXPORT_OF} {user_pb_s1_translator.avalon_anti_slave_0};add_interface {userhw_0_avalon_slave_0} {avalon} {master};set_interface_property {userhw_0_avalon_slave_0} {EXPORT_OF} {userhw_0_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.descriptor_memory.s1} {0};set_module_assignment {interconnect_id.eth_tse.control_port} {1};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {2};set_module_assignment {interconnect_id.led_pio.s1} {3};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_rx.csr} {4};set_module_assignment {interconnect_id.msgdma_rx.descriptor_read_master} {1};set_module_assignment {interconnect_id.msgdma_rx.descriptor_write_master} {2};set_module_assignment {interconnect_id.msgdma_rx.prefetcher_csr} {5};set_module_assignment {interconnect_id.msgdma_tx.csr} {6};set_module_assignment {interconnect_id.msgdma_tx.descriptor_read_master} {3};set_module_assignment {interconnect_id.msgdma_tx.descriptor_write_master} {4};set_module_assignment {interconnect_id.msgdma_tx.prefetcher_csr} {7};set_module_assignment {interconnect_id.opencores_i2c_0.avalon_slave_0} {8};set_module_assignment {interconnect_id.sys_clk_timer.s1} {9};set_module_assignment {interconnect_id.sysid.control_slave} {10};set_module_assignment {interconnect_id.user_dipsw.s1} {11};set_module_assignment {interconnect_id.user_pb.s1} {12};set_module_assignment {interconnect_id.userhw_0.avalon_slave_0} {13};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=1)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=1)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=75000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=15,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=1)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=1)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024b0&quot;
   end=&quot;0x000000000000024b8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;userhw_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;eth_tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024b8&quot;
   end=&quot;0x000000000000024c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;msgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002460&quot;
   end=&quot;0x00000000000002480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;msgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002440&quot;
   end=&quot;0x00000000000002460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002420&quot;
   end=&quot;0x00000000000002440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002400&quot;
   end=&quot;0x00000000000002420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002480&quot;
   end=&quot;0x000000000000024a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024a0&quot;
   end=&quot;0x000000000000024b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;user_dipsw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002500&quot;
   end=&quot;0x00000000000002510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;user_pb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024e0&quot;
   end=&quot;0x000000000000024f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=66,PKT_ADDR_SIDEBAND_L=66,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BURST_TYPE_H=65,PKT_BURST_TYPE_L=64,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_CACHE_H=85,PKT_CACHE_L=82,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=67,PKT_DATA_SIDEBAND_L=67,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_QOS_H=69,PKT_QOS_L=69,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_EXCLUSIVE=56,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_BEGIN_BURST=68,PKT_BURSTWRAP_H=60,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=63,PKT_BURST_SIZE_L=61,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_ORI_BURST_SIZE_H=90,PKT_ORI_BURST_SIZE_L=88,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_RESPONSE_STATUS_H=87,PKT_RESPONSE_STATUS_L=86,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=51,PKT_TRANS_LOCK=55,PKT_TRANS_POSTED=52,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=92,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x6000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000:0x6000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x6000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000:0x6000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x6000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000:0x6000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x6000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000:0x6000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=00000000001000,00000000000100,00000000010000,00001000000000,00000100000000,00000010000000,00000001000000,00010000000000,00100000000000,00000000000010,00000000100000,10000000000000,01000000000000,00000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,8,1,5,7,6,4,9,3,2,10,12,11,0,END_ADDRESS=0x20,0x40,0x2400,0x2420,0x2440,0x2460,0x2480,0x24a0,0x24b0,0x24b8,0x24c0,0x24f0,0x2510,0x6000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=13:00000000001000:0x0:0x20:both:1:0:0:1,8:00000000000100:0x20:0x40:both:1:0:0:1,1:00000000010000:0x2000:0x2400:both:1:0:0:1,5:00001000000000:0x2400:0x2420:both:1:0:0:1,7:00000100000000:0x2420:0x2440:both:1:0:0:1,6:00000010000000:0x2440:0x2460:both:1:0:0:1,4:00000001000000:0x2460:0x2480:both:1:0:0:1,9:00010000000000:0x2480:0x24a0:both:1:0:0:1,3:00100000000000:0x24a0:0x24b0:both:1:0:0:1,2:00000000000010:0x24b0:0x24b8:both:1:0:0:1,10:00000000100000:0x24b8:0x24c0:read:1:0:0:1,12:10000000000000:0x24e0:0x24f0:read:1:0:0:1,11:01000000000000:0x2500:0x2510:read:1:0:0:1,0:00000000000001:0x4000:0x6000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x2000,0x2400,0x2420,0x2440,0x2460,0x2480,0x24a0,0x24b0,0x24b8,0x24e0,0x2500,0x4000,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,read,read,read,both)(altera_merlin_router:18.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,4,0,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00001:0x0:0x0:read:1:0:0:1,3:00010:0x0:0x0:read:1:0:0:1,2:00100:0x0:0x0:write:1:0:0:1,4:01000:0x0:0x0:write:1:0:0:1,0:10000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=read,read,write,write,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=57,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_SRC_ID_H=73,PKT_SRC_ID_L=70,PKT_THREAD_ID_H=78,PKT_THREAD_ID_L=78,PKT_TRANS_POSTED=52,PKT_TRANS_WRITE=53,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=14,ST_DATA_W=91,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=14)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=14,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=14)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=14,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=75000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=75000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="q_sys:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="18.1"
   name="q_sys_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {msgdma_rx_descriptor_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_descriptor_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_translator} {SYNC_RESET} {0};add_instance {msgdma_rx_descriptor_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_translator} {SYNC_RESET} {0};add_instance {msgdma_tx_descriptor_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READ} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_translator} {SYNC_RESET} {0};add_instance {mm_bridge_0_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_bridge_0_m0_translator} {SYNC_RESET} {0};add_instance {descriptor_memory_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READ} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {descriptor_memory_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {opencores_i2c_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_DATA_W} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READ} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {userhw_0_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {eth_tse_control_port_translator} {altera_merlin_slave_translator};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {eth_tse_control_port_translator} {AV_DATA_W} {32};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_DATA_W} {32};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_tse_control_port_translator} {AV_READLATENCY} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READDATA} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READ} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITE} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_ADDRESS} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_LOCK} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {eth_tse_control_port_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_control_port_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {eth_tse_control_port_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {eth_tse_control_port_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_tx_prefetcher_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_prefetcher_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READ} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {led_pio_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {led_pio_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {led_pio_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_READ} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {led_pio_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {led_pio_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {led_pio_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {led_pio_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {led_pio_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {user_dipsw_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {user_dipsw_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {user_dipsw_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {user_dipsw_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READ} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {user_dipsw_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {user_dipsw_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {user_dipsw_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {user_dipsw_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {user_dipsw_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {user_pb_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {user_pb_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {user_pb_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {user_pb_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {user_pb_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {user_pb_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {user_pb_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {user_pb_s1_translator} {UAV_ADDRESS_W} {15};set_instance_parameter_value {user_pb_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {user_pb_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {user_pb_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {user_pb_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_READ} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {user_pb_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {user_pb_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {user_pb_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_pb_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {user_pb_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {user_pb_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {user_pb_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {user_pb_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {user_pb_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {msgdma_rx_descriptor_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {ID} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_descriptor_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_tx_descriptor_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {ID} {3};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_descriptor_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {msgdma_rx_descriptor_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {ID} {2};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_rx_descriptor_write_master_agent} {USE_WRITERESPONSE} {1};add_instance {msgdma_tx_descriptor_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_QOS_H} {69};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_QOS_L} {69};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {ID} {4};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {msgdma_tx_descriptor_write_master_agent} {USE_WRITERESPONSE} {1};add_instance {mm_bridge_0_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_H} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_QOS_L} {69};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_H} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_SIDEBAND_L} {67};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_H} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_SIDEBAND_L} {66};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_H} {65};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_TYPE_L} {64};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_H} {85};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_CACHE_L} {82};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_EXCLUSIVE} {56};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;descriptor_memory_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000004000&quot;
   end=&quot;0x00000000000006000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024b0&quot;
   end=&quot;0x000000000000024b8&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000020&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;userhw_0_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;eth_tse_control_port_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002000&quot;
   end=&quot;0x00000000000002400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024b8&quot;
   end=&quot;0x000000000000024c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;msgdma_rx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002460&quot;
   end=&quot;0x00000000000002480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;msgdma_tx_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002440&quot;
   end=&quot;0x00000000000002460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002420&quot;
   end=&quot;0x00000000000002440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002400&quot;
   end=&quot;0x00000000000002420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002480&quot;
   end=&quot;0x000000000000024a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;led_pio_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024a0&quot;
   end=&quot;0x000000000000024b0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;user_dipsw_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000002500&quot;
   end=&quot;0x00000000000002510&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;user_pb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000024e0&quot;
   end=&quot;0x000000000000024f0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {mm_bridge_0_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {ID} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_bridge_0_m0_agent} {USE_WRITERESPONSE} {0};add_instance {descriptor_memory_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {descriptor_memory_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {descriptor_memory_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {descriptor_memory_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {descriptor_memory_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {descriptor_memory_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {descriptor_memory_s1_agent} {ID} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {descriptor_memory_s1_agent} {ECC_ENABLE} {0};add_instance {descriptor_memory_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {descriptor_memory_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {opencores_i2c_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ST_DATA_W} {91};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ID} {8};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {userhw_0_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ST_DATA_W} {91};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ID} {13};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {userhw_0_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {userhw_0_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {eth_tse_control_port_agent} {altera_merlin_slave_agent};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DATA_H} {31};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DATA_L} {0};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {eth_tse_control_port_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {eth_tse_control_port_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {eth_tse_control_port_agent} {ST_DATA_W} {91};set_instance_parameter_value {eth_tse_control_port_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {eth_tse_control_port_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {eth_tse_control_port_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {eth_tse_control_port_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {eth_tse_control_port_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {eth_tse_control_port_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {eth_tse_control_port_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {eth_tse_control_port_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {eth_tse_control_port_agent} {ID} {1};set_instance_parameter_value {eth_tse_control_port_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {eth_tse_control_port_agent} {ECC_ENABLE} {0};add_instance {eth_tse_control_port_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {eth_tse_control_port_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {91};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sysid_control_slave_agent} {ID} {10};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_rx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_rx_csr_agent} {ID} {4};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_tx_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_tx_csr_agent} {ID} {6};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_tx_prefetcher_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ID} {7};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_tx_prefetcher_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {msgdma_rx_prefetcher_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ST_DATA_W} {91};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ID} {5};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent} {ECC_ENABLE} {0};add_instance {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {msgdma_rx_prefetcher_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {9};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {led_pio_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {led_pio_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {led_pio_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {led_pio_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {led_pio_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {led_pio_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {led_pio_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {led_pio_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {led_pio_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {led_pio_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {led_pio_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {led_pio_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {led_pio_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {led_pio_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {led_pio_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {led_pio_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {led_pio_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {led_pio_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {led_pio_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {led_pio_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {led_pio_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {led_pio_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {led_pio_s1_agent} {ID} {3};set_instance_parameter_value {led_pio_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {led_pio_s1_agent} {ECC_ENABLE} {0};add_instance {led_pio_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {led_pio_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {user_dipsw_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {user_dipsw_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {user_dipsw_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {user_dipsw_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {user_dipsw_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_dipsw_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {user_dipsw_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_dipsw_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {user_dipsw_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {user_dipsw_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {user_dipsw_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {user_dipsw_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {user_dipsw_s1_agent} {ID} {11};set_instance_parameter_value {user_dipsw_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_dipsw_s1_agent} {ECC_ENABLE} {0};add_instance {user_dipsw_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {user_dipsw_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {user_pb_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {user_pb_s1_agent} {PKT_ORI_BURST_SIZE_H} {90};set_instance_parameter_value {user_pb_s1_agent} {PKT_ORI_BURST_SIZE_L} {88};set_instance_parameter_value {user_pb_s1_agent} {PKT_RESPONSE_STATUS_H} {87};set_instance_parameter_value {user_pb_s1_agent} {PKT_RESPONSE_STATUS_L} {86};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURST_SIZE_H} {63};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURST_SIZE_L} {61};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {user_pb_s1_agent} {PKT_BEGIN_BURST} {68};set_instance_parameter_value {user_pb_s1_agent} {PKT_PROTECTION_H} {81};set_instance_parameter_value {user_pb_s1_agent} {PKT_PROTECTION_L} {79};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURSTWRAP_H} {60};set_instance_parameter_value {user_pb_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {user_pb_s1_agent} {PKT_ADDR_H} {50};set_instance_parameter_value {user_pb_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_COMPRESSED_READ} {51};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {user_pb_s1_agent} {PKT_TRANS_READ} {54};set_instance_parameter_value {user_pb_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {user_pb_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {user_pb_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {user_pb_s1_agent} {PKT_SRC_ID_H} {73};set_instance_parameter_value {user_pb_s1_agent} {PKT_SRC_ID_L} {70};set_instance_parameter_value {user_pb_s1_agent} {PKT_DEST_ID_H} {77};set_instance_parameter_value {user_pb_s1_agent} {PKT_DEST_ID_L} {74};set_instance_parameter_value {user_pb_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {user_pb_s1_agent} {ST_CHANNEL_W} {14};set_instance_parameter_value {user_pb_s1_agent} {ST_DATA_W} {91};set_instance_parameter_value {user_pb_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {user_pb_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {user_pb_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {user_pb_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {user_pb_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {user_pb_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {user_pb_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {user_pb_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {user_pb_s1_agent} {ID} {12};set_instance_parameter_value {user_pb_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {user_pb_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {user_pb_s1_agent} {ECC_ENABLE} {0};add_instance {user_pb_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {92};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {user_pb_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {50};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router} {PKT_TRANS_READ} {54};set_instance_parameter_value {router} {ST_DATA_W} {91};set_instance_parameter_value {router} {ST_CHANNEL_W} {14};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {50};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_001} {ST_DATA_W} {91};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {50};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_002} {ST_DATA_W} {91};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x4000 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x6000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {50};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_003} {ST_DATA_W} {91};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {13 8 1 5 7 6 4 9 3 2 10 12 11 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {00000000001000 00000000000100 00000000010000 00001000000000 00000100000000 00000010000000 00000001000000 00010000000000 00100000000000 00000000000010 00000000100000 10000000000000 01000000000000 00000000000001 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both both both both both both both both both read read read both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x20 0x2000 0x2400 0x2420 0x2440 0x2460 0x2480 0x24a0 0x24b0 0x24b8 0x24e0 0x2500 0x4000 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x20 0x40 0x2400 0x2420 0x2440 0x2460 0x2480 0x24a0 0x24b0 0x24b8 0x24c0 0x24f0 0x2510 0x6000 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {50};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_004} {ST_DATA_W} {91};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_004} {DECODER_TYPE} {0};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 3 2 4 0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {00001 00010 00100 01000 10000 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {read read write write both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {50};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_005} {ST_DATA_W} {91};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {50};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_006} {ST_DATA_W} {91};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {50};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_007} {ST_DATA_W} {91};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {50};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_008} {ST_DATA_W} {91};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {50};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_009} {ST_DATA_W} {91};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {50};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_010} {ST_DATA_W} {91};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {50};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_011} {ST_DATA_W} {91};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {50};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_012} {ST_DATA_W} {91};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {50};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_013} {ST_DATA_W} {91};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {50};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_014} {ST_DATA_W} {91};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {50};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_015} {ST_DATA_W} {91};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {50};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_016} {ST_DATA_W} {91};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {50};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_017} {ST_DATA_W} {91};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {50};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {81};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {79};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {77};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {74};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {54};set_instance_parameter_value {router_018} {ST_DATA_W} {91};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {14};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {mm_bridge_0_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_H} {77};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_DEST_ID_L} {74};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_H} {73};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_SRC_ID_L} {70};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTE_CNT_L} {57};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_POSTED} {52};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_TRANS_WRITE} {53};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_H} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PKT_THREAD_ID_L} {78};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_DATA_W} {91};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ST_CHANNEL_W} {14};set_instance_parameter_value {mm_bridge_0_m0_limiter} {VALID_WIDTH} {14};set_instance_parameter_value {mm_bridge_0_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {mm_bridge_0_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {mm_bridge_0_m0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};set_instance_parameter_value {mm_bridge_0_m0_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_004} {ST_DATA_W} {91};set_instance_parameter_value {cmd_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_demux_004} {NUM_OUTPUTS} {14};set_instance_parameter_value {cmd_demux_004} {VALID_WIDTH} {14};set_instance_parameter_value {cmd_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {5};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {91};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {0};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {91};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_004} {ST_DATA_W} {91};set_instance_parameter_value {rsp_mux_004} {ST_CHANNEL_W} {14};set_instance_parameter_value {rsp_mux_004} {NUM_INPUTS} {14};set_instance_parameter_value {rsp_mux_004} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_004} {PKT_TRANS_LOCK} {55};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_004} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)};add_instance {msgdma_rx_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {msgdma_rx_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {descriptor_memory_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {descriptor_memory_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {75000000};set_instance_parameter_value {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0} {msgdma_rx_descriptor_read_master_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {msgdma_rx_descriptor_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/msgdma_rx_descriptor_read_master_agent.rp} {qsys_mm.response};add_connection {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0} {msgdma_tx_descriptor_read_master_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_descriptor_read_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {msgdma_tx_descriptor_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/msgdma_tx_descriptor_read_master_agent.rp} {qsys_mm.response};add_connection {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0} {msgdma_rx_descriptor_write_master_agent.av} {avalon};set_connection_parameter_value {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_rx_descriptor_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {msgdma_rx_descriptor_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/msgdma_rx_descriptor_write_master_agent.rp} {qsys_mm.response};add_connection {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0} {msgdma_tx_descriptor_write_master_agent.av} {avalon};set_connection_parameter_value {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_descriptor_write_master_translator.avalon_universal_master_0/msgdma_tx_descriptor_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {msgdma_tx_descriptor_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/msgdma_tx_descriptor_write_master_agent.rp} {qsys_mm.response};add_connection {mm_bridge_0_m0_translator.avalon_universal_master_0} {mm_bridge_0_m0_agent.av} {avalon};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {mm_bridge_0_m0_translator.avalon_universal_master_0/mm_bridge_0_m0_agent.av} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.m0} {descriptor_memory_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {descriptor_memory_s1_agent.m0/descriptor_memory_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {descriptor_memory_s1_agent.rf_source} {descriptor_memory_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {descriptor_memory_s1_agent_rsp_fifo.out} {descriptor_memory_s1_agent.rf_sink} {avalon_streaming};add_connection {descriptor_memory_s1_agent.rdata_fifo_src} {descriptor_memory_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {descriptor_memory_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/descriptor_memory_s1_agent.cp} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {opencores_i2c_0_avalon_slave_0_agent.m0} {opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {opencores_i2c_0_avalon_slave_0_agent.m0/opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {opencores_i2c_0_avalon_slave_0_agent.m0/opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {opencores_i2c_0_avalon_slave_0_agent.m0/opencores_i2c_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {opencores_i2c_0_avalon_slave_0_agent.rf_source} {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.out} {opencores_i2c_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {opencores_i2c_0_avalon_slave_0_agent.rdata_fifo_src} {opencores_i2c_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {opencores_i2c_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/opencores_i2c_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {userhw_0_avalon_slave_0_agent.m0} {userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {userhw_0_avalon_slave_0_agent.m0/userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {userhw_0_avalon_slave_0_agent.m0/userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {userhw_0_avalon_slave_0_agent.m0/userhw_0_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {userhw_0_avalon_slave_0_agent.rf_source} {userhw_0_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {userhw_0_avalon_slave_0_agent_rsp_fifo.out} {userhw_0_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {userhw_0_avalon_slave_0_agent.rdata_fifo_src} {userhw_0_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {userhw_0_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/userhw_0_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {eth_tse_control_port_agent.m0} {eth_tse_control_port_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {eth_tse_control_port_agent.m0/eth_tse_control_port_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {eth_tse_control_port_agent.m0/eth_tse_control_port_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {eth_tse_control_port_agent.m0/eth_tse_control_port_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {eth_tse_control_port_agent.rf_source} {eth_tse_control_port_agent_rsp_fifo.in} {avalon_streaming};add_connection {eth_tse_control_port_agent_rsp_fifo.out} {eth_tse_control_port_agent.rf_sink} {avalon_streaming};add_connection {eth_tse_control_port_agent.rdata_fifo_src} {eth_tse_control_port_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {eth_tse_control_port_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/eth_tse_control_port_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_csr_agent.m0} {msgdma_rx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_csr_agent.m0/msgdma_rx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_csr_agent.rf_source} {msgdma_rx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_csr_agent_rsp_fifo.out} {msgdma_rx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_csr_agent.rdata_fifo_src} {msgdma_rx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {msgdma_rx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/msgdma_rx_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_tx_csr_agent.m0} {msgdma_tx_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_csr_agent.m0/msgdma_tx_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_csr_agent.rf_source} {msgdma_tx_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_csr_agent_rsp_fifo.out} {msgdma_tx_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_csr_agent.rdata_fifo_src} {msgdma_tx_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {msgdma_tx_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/msgdma_tx_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_tx_prefetcher_csr_agent.m0} {msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_tx_prefetcher_csr_agent.m0/msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_tx_prefetcher_csr_agent.m0/msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_tx_prefetcher_csr_agent.m0/msgdma_tx_prefetcher_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_tx_prefetcher_csr_agent.rf_source} {msgdma_tx_prefetcher_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_tx_prefetcher_csr_agent_rsp_fifo.out} {msgdma_tx_prefetcher_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_tx_prefetcher_csr_agent.rdata_fifo_src} {msgdma_tx_prefetcher_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {msgdma_tx_prefetcher_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/msgdma_tx_prefetcher_csr_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_prefetcher_csr_agent.m0} {msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {msgdma_rx_prefetcher_csr_agent.m0/msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {msgdma_rx_prefetcher_csr_agent.m0/msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {msgdma_rx_prefetcher_csr_agent.m0/msgdma_rx_prefetcher_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {msgdma_rx_prefetcher_csr_agent.rf_source} {msgdma_rx_prefetcher_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {msgdma_rx_prefetcher_csr_agent_rsp_fifo.out} {msgdma_rx_prefetcher_csr_agent.rf_sink} {avalon_streaming};add_connection {msgdma_rx_prefetcher_csr_agent.rdata_fifo_src} {msgdma_rx_prefetcher_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {msgdma_rx_prefetcher_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/msgdma_rx_prefetcher_csr_agent.cp} {qsys_mm.command};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {led_pio_s1_agent.m0} {led_pio_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {led_pio_s1_agent.m0/led_pio_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {led_pio_s1_agent.rf_source} {led_pio_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {led_pio_s1_agent_rsp_fifo.out} {led_pio_s1_agent.rf_sink} {avalon_streaming};add_connection {led_pio_s1_agent.rdata_fifo_src} {led_pio_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {led_pio_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/led_pio_s1_agent.cp} {qsys_mm.command};add_connection {user_dipsw_s1_agent.m0} {user_dipsw_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {user_dipsw_s1_agent.m0/user_dipsw_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {user_dipsw_s1_agent.m0/user_dipsw_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {user_dipsw_s1_agent.m0/user_dipsw_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {user_dipsw_s1_agent.rf_source} {user_dipsw_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {user_dipsw_s1_agent_rsp_fifo.out} {user_dipsw_s1_agent.rf_sink} {avalon_streaming};add_connection {user_dipsw_s1_agent.rdata_fifo_src} {user_dipsw_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_012.src} {user_dipsw_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/user_dipsw_s1_agent.cp} {qsys_mm.command};add_connection {user_pb_s1_agent.m0} {user_pb_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {user_pb_s1_agent.m0/user_pb_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {user_pb_s1_agent.m0/user_pb_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {user_pb_s1_agent.m0/user_pb_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {user_pb_s1_agent.rf_source} {user_pb_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {user_pb_s1_agent_rsp_fifo.out} {user_pb_s1_agent.rf_sink} {avalon_streaming};add_connection {user_pb_s1_agent.rdata_fifo_src} {user_pb_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {user_pb_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/user_pb_s1_agent.cp} {qsys_mm.command};add_connection {msgdma_rx_descriptor_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {msgdma_tx_descriptor_read_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_read_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {msgdma_rx_descriptor_write_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_descriptor_write_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {msgdma_tx_descriptor_write_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_descriptor_write_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_agent.cp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_agent.cp/router_004.sink} {qsys_mm.command};add_connection {descriptor_memory_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {descriptor_memory_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux.sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {opencores_i2c_0_avalon_slave_0_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {opencores_i2c_0_avalon_slave_0_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {userhw_0_avalon_slave_0_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {userhw_0_avalon_slave_0_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {eth_tse_control_port_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {eth_tse_control_port_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {msgdma_rx_csr_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_csr_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {msgdma_tx_csr_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_csr_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {msgdma_tx_prefetcher_csr_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {msgdma_tx_prefetcher_csr_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {msgdma_rx_prefetcher_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {msgdma_rx_prefetcher_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {led_pio_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {led_pio_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {user_dipsw_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {user_dipsw_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {user_pb_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {user_pb_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router_004.src} {mm_bridge_0_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_004.src/mm_bridge_0_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {mm_bridge_0_m0_limiter.cmd_src} {cmd_demux_004.sink} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.cmd_src/cmd_demux_004.sink} {qsys_mm.command};add_connection {rsp_mux_004.src} {mm_bridge_0_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_004.src/mm_bridge_0_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.rsp_src} {mm_bridge_0_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {mm_bridge_0_m0_limiter.rsp_src/mm_bridge_0_m0_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux.sink3} {qsys_mm.command};add_connection {cmd_demux_004.src0} {cmd_mux.sink4} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src0/cmd_mux.sink4} {qsys_mm.command};add_connection {cmd_demux_004.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src11} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src11/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux_004.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_004.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux.src4} {rsp_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src4/rsp_mux_004.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_004.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux_004.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_004.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux_004.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux_004.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux_004.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux_004.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux_004.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux_004.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux_004.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux_004.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux_004.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux_004.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux_004.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux_004.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux_004.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux_004.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux_004.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux_004.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {rsp_mux_004.sink11} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/rsp_mux_004.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux_004.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux_004.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux_004.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux_004.sink13} {qsys_mm.response};add_connection {mm_bridge_0_m0_limiter.cmd_valid} {cmd_demux_004.sink_valid} {avalon_streaming};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_read_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_read_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_write_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_write_master_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {mm_bridge_0_m0_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {opencores_i2c_0_avalon_slave_0_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {userhw_0_avalon_slave_0_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_prefetcher_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_prefetcher_csr_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_dipsw_s1_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_pb_s1_translator.reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_read_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_read_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_descriptor_write_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_descriptor_write_master_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {mm_bridge_0_m0_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {opencores_i2c_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {userhw_0_avalon_slave_0_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {userhw_0_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_prefetcher_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_tx_prefetcher_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_prefetcher_csr_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {msgdma_rx_prefetcher_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_dipsw_s1_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_dipsw_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_pb_s1_agent.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {user_pb_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {mm_bridge_0_m0_limiter.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_demux_004.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {msgdma_rx_reset_n_reset_bridge.out_reset} {rsp_mux_004.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {eth_tse_control_port_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {led_pio_s1_translator.reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {descriptor_memory_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {eth_tse_control_port_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {eth_tse_control_port_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {led_pio_s1_agent.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {led_pio_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {descriptor_memory_reset1_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_read_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_read_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_write_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_write_master_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {opencores_i2c_0_avalon_slave_0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {userhw_0_avalon_slave_0_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {eth_tse_control_port_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_prefetcher_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_prefetcher_csr_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {led_pio_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_dipsw_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_pb_s1_translator.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_read_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_read_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_descriptor_write_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_descriptor_write_master_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {opencores_i2c_0_avalon_slave_0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {opencores_i2c_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {userhw_0_avalon_slave_0_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {userhw_0_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {eth_tse_control_port_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {eth_tse_control_port_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_prefetcher_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_tx_prefetcher_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_prefetcher_csr_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_prefetcher_csr_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {led_pio_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {led_pio_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_dipsw_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_dipsw_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_pb_s1_agent.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {user_pb_s1_agent_rsp_fifo.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {mm_bridge_0_m0_limiter.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_demux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_mux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {msgdma_rx_reset_n_reset_bridge.clk} {clock};add_connection {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.out_clk} {descriptor_memory_reset1_reset_bridge.clk} {clock};add_interface {sll_hyperbus_controller_top_0_o_av_out_clk} {clock} {slave};set_interface_property {sll_hyperbus_controller_top_0_o_av_out_clk} {EXPORT_OF} {sll_hyperbus_controller_top_0_o_av_out_clk_clock_bridge.in_clk};add_interface {descriptor_memory_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {descriptor_memory_reset1_reset_bridge_in_reset} {EXPORT_OF} {descriptor_memory_reset1_reset_bridge.in_reset};add_interface {msgdma_rx_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {msgdma_rx_reset_n_reset_bridge_in_reset} {EXPORT_OF} {msgdma_rx_reset_n_reset_bridge.in_reset};add_interface {mm_bridge_0_m0} {avalon} {slave};set_interface_property {mm_bridge_0_m0} {EXPORT_OF} {mm_bridge_0_m0_translator.avalon_anti_master_0};add_interface {msgdma_rx_descriptor_read_master} {avalon} {slave};set_interface_property {msgdma_rx_descriptor_read_master} {EXPORT_OF} {msgdma_rx_descriptor_read_master_translator.avalon_anti_master_0};add_interface {msgdma_rx_descriptor_write_master} {avalon} {slave};set_interface_property {msgdma_rx_descriptor_write_master} {EXPORT_OF} {msgdma_rx_descriptor_write_master_translator.avalon_anti_master_0};add_interface {msgdma_tx_descriptor_read_master} {avalon} {slave};set_interface_property {msgdma_tx_descriptor_read_master} {EXPORT_OF} {msgdma_tx_descriptor_read_master_translator.avalon_anti_master_0};add_interface {msgdma_tx_descriptor_write_master} {avalon} {slave};set_interface_property {msgdma_tx_descriptor_write_master} {EXPORT_OF} {msgdma_tx_descriptor_write_master_translator.avalon_anti_master_0};add_interface {descriptor_memory_s1} {avalon} {master};set_interface_property {descriptor_memory_s1} {EXPORT_OF} {descriptor_memory_s1_translator.avalon_anti_slave_0};add_interface {eth_tse_control_port} {avalon} {master};set_interface_property {eth_tse_control_port} {EXPORT_OF} {eth_tse_control_port_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {led_pio_s1} {avalon} {master};set_interface_property {led_pio_s1} {EXPORT_OF} {led_pio_s1_translator.avalon_anti_slave_0};add_interface {msgdma_rx_csr} {avalon} {master};set_interface_property {msgdma_rx_csr} {EXPORT_OF} {msgdma_rx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_rx_prefetcher_csr} {avalon} {master};set_interface_property {msgdma_rx_prefetcher_csr} {EXPORT_OF} {msgdma_rx_prefetcher_csr_translator.avalon_anti_slave_0};add_interface {msgdma_tx_csr} {avalon} {master};set_interface_property {msgdma_tx_csr} {EXPORT_OF} {msgdma_tx_csr_translator.avalon_anti_slave_0};add_interface {msgdma_tx_prefetcher_csr} {avalon} {master};set_interface_property {msgdma_tx_prefetcher_csr} {EXPORT_OF} {msgdma_tx_prefetcher_csr_translator.avalon_anti_slave_0};add_interface {opencores_i2c_0_avalon_slave_0} {avalon} {master};set_interface_property {opencores_i2c_0_avalon_slave_0} {EXPORT_OF} {opencores_i2c_0_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {user_dipsw_s1} {avalon} {master};set_interface_property {user_dipsw_s1} {EXPORT_OF} {user_dipsw_s1_translator.avalon_anti_slave_0};add_interface {user_pb_s1} {avalon} {master};set_interface_property {user_pb_s1} {EXPORT_OF} {user_pb_s1_translator.avalon_anti_slave_0};add_interface {userhw_0_avalon_slave_0} {avalon} {master};set_interface_property {userhw_0_avalon_slave_0} {EXPORT_OF} {userhw_0_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.descriptor_memory.s1} {0};set_module_assignment {interconnect_id.eth_tse.control_port} {1};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {2};set_module_assignment {interconnect_id.led_pio.s1} {3};set_module_assignment {interconnect_id.mm_bridge_0.m0} {0};set_module_assignment {interconnect_id.msgdma_rx.csr} {4};set_module_assignment {interconnect_id.msgdma_rx.descriptor_read_master} {1};set_module_assignment {interconnect_id.msgdma_rx.descriptor_write_master} {2};set_module_assignment {interconnect_id.msgdma_rx.prefetcher_csr} {5};set_module_assignment {interconnect_id.msgdma_tx.csr} {6};set_module_assignment {interconnect_id.msgdma_tx.descriptor_read_master} {3};set_module_assignment {interconnect_id.msgdma_tx.descriptor_write_master} {4};set_module_assignment {interconnect_id.msgdma_tx.prefetcher_csr} {7};set_module_assignment {interconnect_id.opencores_i2c_0.avalon_slave_0} {8};set_module_assignment {interconnect_id.sys_clk_timer.s1} {9};set_module_assignment {interconnect_id.sysid.control_slave} {10};set_module_assignment {interconnect_id.user_dipsw.s1} {11};set_module_assignment {interconnect_id.user_pb.s1} {12};set_module_assignment {interconnect_id.userhw_0.avalon_slave_0} {13};" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 106 starting:altera_mm_interconnect "submodules/q_sys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>113</b> modules, <b>379</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.009s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.006s/0.008s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.006s/0.006s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.006s/0.007s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.008s/0.014s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.006s/0.007s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>127</b> modules, <b>421</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/q_sys_mm_interconnect_1_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_mm_interconnect_1_rsp_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>q_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 219 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 215 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ext_epcq_flash_avl_csr_translator</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 208 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 204 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ext_epcq_flash_avl_csr_agent</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 80 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 76 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 75 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 74 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 176 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 60 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 56 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 55 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 54 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 41 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 27 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 23 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 138 starting:altera_avalon_st_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 1 starting:error_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,IRQ_MAP=0:4,1:2,2:1,3:0,NUM_RCVRS=4,SENDER_IRQ_WIDTH=32"
   instancePathKey="q_sys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="q_sys_irq_mapper">
  <parameter name="NUM_RCVRS" value="4" />
  <parameter name="IRQ_MAP" value="0:4,1:2,2:1,3:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 229 starting:altera_irq_mapper "submodules/q_sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>q_sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=6,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="q_sys:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="q_sys_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="6" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_avalon_st_adapter "submodules/q_sys_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/q_sys_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>q_sys</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 8 starting:timing_adapter "submodules/q_sys_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="q_sys:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <instantiator
     instantiator="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>q_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=117444640,breakOffset=32,breakSlave=cpu.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=75000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;ext_epcq_flash.avl_csr&apos; start=&apos;0x800000&apos; end=&apos;0x800040&apos; type=&apos;altera_epcq_controller2.avl_csr&apos; /&gt;&lt;slave name=&apos;remote_update.avl_csr&apos; start=&apos;0x800080&apos; end=&apos;0x800100&apos; type=&apos;altera_remote_update.avl_csr&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=4096,dcache_size_derived=4096,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone 10 LP,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=83886368,exceptionOffset=288,exceptionSlave=sll_hyperbus_controller_top_0.iavs0,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=Sequential,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=23,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=3145728,resetOffset=3145728,resetSlave=ext_epcq_flash.avl_mem,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="q_sys:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="q_sys_cpu_cpu">
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="4096" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="4096" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="cpu.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="288" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="117444640" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="3145728" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="23" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="83886368" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;ext_epcq_flash.avl_csr&apos; start=&apos;0x800000&apos; end=&apos;0x800040&apos; type=&apos;altera_epcq_controller2.avl_csr&apos; /&gt;&lt;slave name=&apos;remote_update.avl_csr&apos; start=&apos;0x800080&apos; end=&apos;0x800100&apos; type=&apos;altera_remote_update.avl_csr&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sll_hyperbus_controller_top_0.iavs0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="75000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="3145728" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="ext_epcq_flash.avl_mem" />
  <parameter name="dcache_bursts_derived" value="true" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone 10 LP" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ext_epcq_flash.avl_mem&apos; start=&apos;0x0&apos; end=&apos;0x800000&apos; type=&apos;altera_epcq_controller2.avl_mem&apos; /&gt;&lt;slave name=&apos;userhw_0.avalon_slave_0&apos; start=&apos;0x1000000&apos; end=&apos;0x1000020&apos; type=&apos;userhw.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;opencores_i2c_0.avalon_slave_0&apos; start=&apos;0x1000020&apos; end=&apos;0x1000040&apos; type=&apos;opencores_i2c.avalon_slave_0&apos; /&gt;&lt;slave name=&apos;eth_tse.control_port&apos; start=&apos;0x1002000&apos; end=&apos;0x1002400&apos; type=&apos;altera_eth_tse.control_port&apos; /&gt;&lt;slave name=&apos;msgdma_rx.prefetcher_csr&apos; start=&apos;0x1002400&apos; end=&apos;0x1002420&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.prefetcher_csr&apos; start=&apos;0x1002420&apos; end=&apos;0x1002440&apos; type=&apos;altera_msgdma.prefetcher_csr&apos; /&gt;&lt;slave name=&apos;msgdma_tx.csr&apos; start=&apos;0x1002440&apos; end=&apos;0x1002460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;msgdma_rx.csr&apos; start=&apos;0x1002460&apos; end=&apos;0x1002480&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x1002480&apos; end=&apos;0x10024A0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;led_pio.s1&apos; start=&apos;0x10024A0&apos; end=&apos;0x10024B0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x10024B0&apos; end=&apos;0x10024B8&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x10024B8&apos; end=&apos;0x10024C0&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;user_pb.s1&apos; start=&apos;0x10024E0&apos; end=&apos;0x10024F0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;user_dipsw.s1&apos; start=&apos;0x1002500&apos; end=&apos;0x1002510&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;descriptor_memory.s1&apos; start=&apos;0x1004000&apos; end=&apos;0x1006000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;sll_hyperbus_controller_top_0.iavs0&apos; start=&apos;0x5000000&apos; end=&apos;0x6000000&apos; type=&apos;sll_hyperbus_controller_top.iavs0&apos; /&gt;&lt;slave name=&apos;onchip_ram.s1&apos; start=&apos;0x7000800&apos; end=&apos;0x7001000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x7001000&apos; end=&apos;0x7001800&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="true" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 224 starting:altera_nios2_gen2_unit "submodules/q_sys_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'q_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_cpu_cpu --dir=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/PEDROH~1/AppData/Local/Temp/alt0411_1212127548678413021.dir/0018_cpu_gen//q_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:33 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:34 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:35 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:36 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2025.11.19 09:02:36 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'q_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_eth_tse_mac:18.1:CORE_VERSION=4609,CRC32CHECK16BIT=0,CRC32DWIDTH=8,CRC32GENDELAY=6,CRC32S1L2_EXTERN=false,CUST_VERSION=0,DEVICE_FAMILY=CYCLONE10LP,EG_ADDR=9,EG_FIFO=512,ENABLE_ECC=false,ENABLE_ENA=32,ENABLE_EXTENDED_STAT_REG=false,ENABLE_GMII_LOOPBACK=false,ENABLE_HD_LOGIC=false,ENABLE_LGTH_CHECK=true,ENABLE_MAC_FLOW_CTRL=false,ENABLE_MAC_RX_VLAN=false,ENABLE_MAC_TXADDR_SET=true,ENABLE_MAC_TX_VLAN=false,ENABLE_MAGIC_DETECT=true,ENABLE_MDIO=true,ENABLE_PADDING=true,ENABLE_SHIFT16=true,ENABLE_SUP_ADDR=false,ENA_HASH=false,GBIT_ONLY=true,ING_ADDR=10,ING_FIFO=1024,INSERT_TA=false,MBIT_ONLY=true,MDIO_CLK_DIV=40,RAM_TYPE=AUTO,REDUCED_CONTROL=false,REDUCED_INTERFACE_ENA=true,RESET_LEVEL=1,STAT_CNT_ENA=true,SYNCHRONIZER_DEPTH=3,USE_SYNC_RESET=true,connect_to_pcs=false,ifGMII=RGMII,use_mac_clken=false,use_misc_ports=true"
   instancePathKey="q_sys:.:eth_tse:.:i_tse_mac"
   kind="altera_eth_tse_mac"
   version="18.1"
   name="altera_eth_tse_mac">
  <parameter name="CORE_VERSION" value="4609" />
  <parameter name="CRC32GENDELAY" value="6" />
  <parameter name="ENABLE_GMII_LOOPBACK" value="false" />
  <parameter name="connect_to_pcs" value="false" />
  <parameter name="ENABLE_MAC_RX_VLAN" value="false" />
  <parameter name="DEVICE_FAMILY" value="CYCLONE10LP" />
  <parameter name="RAM_TYPE" value="AUTO" />
  <parameter name="ifGMII" value="RGMII" />
  <parameter name="use_mac_clken" value="false" />
  <parameter name="ENABLE_LGTH_CHECK" value="true" />
  <parameter name="MBIT_ONLY" value="true" />
  <parameter name="CUST_VERSION" value="0" />
  <parameter name="REDUCED_INTERFACE_ENA" value="true" />
  <parameter name="ENABLE_MDIO" value="true" />
  <parameter name="CRC32CHECK16BIT" value="0" />
  <parameter name="ING_ADDR" value="10" />
  <parameter name="CRC32S1L2_EXTERN" value="false" />
  <parameter name="ENABLE_MAC_TXADDR_SET" value="true" />
  <parameter name="EG_FIFO" value="512" />
  <parameter name="use_misc_ports" value="true" />
  <parameter name="INSERT_TA" value="false" />
  <parameter name="EG_ADDR" value="9" />
  <parameter name="STAT_CNT_ENA" value="true" />
  <parameter name="REDUCED_CONTROL" value="false" />
  <parameter name="GBIT_ONLY" value="true" />
  <parameter name="CRC32DWIDTH" value="8" />
  <parameter name="ENABLE_ENA" value="32" />
  <parameter name="ENA_HASH" value="false" />
  <parameter name="ENABLE_SUP_ADDR" value="false" />
  <parameter name="ENABLE_SHIFT16" value="true" />
  <parameter name="RESET_LEVEL" value="1" />
  <parameter name="ENABLE_MAGIC_DETECT" value="true" />
  <parameter name="USE_SYNC_RESET" value="true" />
  <parameter name="ING_FIFO" value="1024" />
  <parameter name="ENABLE_MAC_TX_VLAN" value="false" />
  <parameter name="ENABLE_EXTENDED_STAT_REG" value="false" />
  <parameter name="ENABLE_MAC_FLOW_CTRL" value="false" />
  <parameter name="ENABLE_PADDING" value="true" />
  <parameter name="SYNCHRONIZER_DEPTH" value="3" />
  <parameter name="ENABLE_ECC" value="false" />
  <parameter name="ENABLE_HD_LOGIC" value="false" />
  <parameter name="MDIO_CLK_DIV" value="40" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clk_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328checker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc328generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32ctl8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_crc32galois8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gmii_io.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lb_wrt_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_hashing.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_host_control_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_register_map_small.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_mac_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_shared_register_map.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_counter_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_lfsr_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_loopback_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altshifttaps.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mac_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_magic_detection.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_clk_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mdio_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_mdio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_rx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_mii_tx_if.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_8x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_dpram_ecc_16x32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_fifoless_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_retransmit_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_in4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_nf_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_module.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rgmii_out4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_rx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_timing_adapter_fifo8.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_fifoless_1geth.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_gen_host.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_min_ff.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_cntrl_32_shift16.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_length.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_ff_read_cntl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_tx_stat_extract.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_std_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_ptp_std_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_false_path_marker.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_13.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_24.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_34.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_1246.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_14_44.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_a_fifo_opt_36_10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_gray_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_altsyncram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_altsyncram_dpm_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_bin_cnt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ph_calculator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_sdpm_gen.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x10_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x14_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x2_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x23_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x36_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x40_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_dec_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_enc_x30_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_ecc_status_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_wo_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_tse_top_w_fifo_10_100_1000.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_eth_tse_mac.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/ethernet/tse_ucores/altera_eth_tse_mac/altera_eth_tse_mac_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_eth_tse" as="i_tse_mac" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 223 starting:altera_eth_tse_mac "submodules/altera_eth_tse_mac"</message>
   <message level="Info" culprit="i_tse_mac"><![CDATA["<b>eth_tse</b>" instantiated <b>altera_eth_tse_mac</b> "<b>i_tse_mac</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_asmi_parallel2:18.1:ASMI_ADDR_WIDTH=24,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,CHIP_SELS=1,COM_ADDR_BYTES=0,0,0,0,3,3,COM_DATA_IN_BYTES=0,0,1,0,0,0,COM_DATA_OUT_BYTES=0,0,0,1,0,0,COM_DUMMY_BYTES=0,0,0,0,0,0,COM_ID=0,1,2,3,4,5,COM_OPCODE=06,04,01,05,D8,20,COM_OPERATION=wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase,DATA_WIDTH=STANDARD,DEBUG_OPTION=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,ENABLE_SIM_MODEL=false,EXTRA_EN=0,EXTRA_ID=23,24,25,26,27,EXTRA_OPERATION=NA,NA,NA,NA,NA,FLASH_TYPE=EPCQ64,FLASH_VENDOR=ALTERA,INTENDED_DEVICE_FAMILY=Cyclone 10 LP,MISC_ADDR_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_DATA_IN_BYTES=2,0,0,0,0,0,0,0,1,0,MISC_DATA_OUT_BYTES=0,2,1,0,0,0,0,0,0,3,MISC_DUMMY_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_EN=0,MISC_ID=13,14,15,16,17,18,19,20,21,22,MISC_OPCODE=B1,B5,70,50,C7,00,00,00,01,9F,MISC_OPERATION=wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id,NCS_NUM=1,PIPE_CMD_GEN_CMD=0,PIPE_CSR=0,PIPE_MUX_CMD=0,PIPE_XIP=0,POLL_OPCODE=70,RD_DUMMY_BYTES=0,8,8,A,RD_EXTEND=0,1,1,1,RD_ID=0,1,2,3,RD_ID_LIST=0 1 2 3,RD_OPCODE=03,0B,BB,EB,RD_OPCODE_LIST=D8 C4 B7 E9 ,RD_OPERATION=Read,Fast_Read,Extended_Dual_Fast_Read,Extended_Quad_Fast_Read,RD_OPERATION_LIST=Read Fast_Read Extended_Dual_Fast_Read Extended_Quad_Fast_Read,RW_ADDR_BYTES=3,USE_CHIP_SEL_FROM_CSR=0,WR_EXTEND=0,1,1,WR_ID=0,1,2,WR_ID_LIST=0 1 2,WR_OPCODE=02,D2,12,WR_OPCODE_LIST=9F 05 70,WR_OPERATION=Write,Extended_Dual_Write,Extended_Quad_Write,WR_OPERATION_LIST=Write Extended_Dual_Write Extended_Quad_Write,gui_use_asmiblock=false,gui_use_gpio=false(altera_asmi2_csr_controller:18.1:CHIP_SELECT_EN=false,COM_ADDR_BYTES=0,0,0,0,3,3,COM_DATA_IN_BYTES=0,0,1,0,0,0,COM_DATA_OUT_BYTES=0,0,0,1,0,0,COM_DUMMY_BYTES=0,0,0,0,0,0,COM_ID=0,1,2,3,4,5,COM_OPCODE=06,04,01,05,D8,20,COM_OPERATION=wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase,EXTRA_EN=0,EXTRA_ID=23,24,25,26,27,EXTRA_OPERATION=NA,NA,NA,NA,NA,MISC_ADDR_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_DATA_IN_BYTES=2,0,0,0,0,0,0,0,1,0,MISC_DATA_OUT_BYTES=0,2,1,0,0,0,0,0,0,3,MISC_DUMMY_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_ID=13,14,15,16,17,18,19,20,21,22,MISC_OPCODE=B1,B5,70,50,C7,00,00,00,01,9F,MISC_OPERATION=wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id,OP_INFO=wr_enable:32&apos;b00000000000000000000000000000110,wr_disable:32&apos;b00000000000000000000000000000100,wr_status:32&apos;b00000000000001000000010000000001,rd_status:32&apos;b00000000000001000000100000000101,sector_erase:32&apos;b00000000000000000000000111011000,subsector_erase:32&apos;b00000000000000000000000100100000,isr:32&apos;b00000000000000000000000000000000,ier:32&apos;b00000000000000000000000000000000,chip_select:32&apos;b00000000000000000000000000000000,status:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,wr_NVCR:32&apos;b00000000000010000000010010110001,rd_NVCR:32&apos;b00000000000010000000100010110101,rd_flag_status:32&apos;b00000000000001000000100001110000,clr_flag_status:32&apos;b00000000000000000000000001010000,bulk_erase/chip_erase:32&apos;b00000000000000000000000011000111,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,sector_protect:32&apos;b00000000000001000000010000000001,rd_memory_capacity_id:32&apos;b00000000000011000000100010011111,RD_ADDR_BYTES=0,RD_DUMMY_BYTES=0,RD_ENABLE=0,RD_ID=1,RD_OPCODE=0,RD_OPERATION=01,WR_ADDR_BYTES=0,WR_DUMMY_BYTES=0,WR_ENABLE=0,WR_ID=1,WR_OPCODE=0,WR_OPERATION=01)(altera_asmi2_xip_controller:18.1:ADDR_WIDTH=32,BYTE_ADDRESSING=1&apos;b0,CHIP_SELECT_EN=true,DATA_WIDTH=STANDARD,FLASH_VENDOR=ALTERA,POLL_OP=8&apos;h70,POLL_OPCODE=70,RD_DUMMY_BYTES=0,8,8,A,RD_EXTEND=0,1,1,1,RD_HAS_DUMMY=1&apos;b1,RD_ID=1,RD_OPCODE=03,0B,BB,EB,RD_OPERATION=01,READ_DUMMY_NUM=5&apos;h8,READ_OP=8&apos;h0B,RW_ADDR_BYTES=3,WRITE_OP=8&apos;h02,WR_EXTEND=0,1,1,WR_HAS_DUMMY=1&apos;b0,WR_ID=1,WR_OPCODE=02,D2,12,WR_OPERATION=01(altera_asmi2_xip_controller:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)))(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_asmi2_cmd_generator:18.1:)(altera_asmi2_qspi_interface:18.1:DATA_LENGTH=2,DATA_WIDTH=STANDARD,DEV_FAMILY=Cyclone 10 LP,DISABLE_ASMIBLOCK=false,ENABLE_SIM=false,ENABLE_SIM_MODEL=false,MODE_LENGTH=1,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl"
   kind="altera_asmi_parallel2"
   version="18.1"
   name="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl">
  <parameter name="EXTRA_ID" value="23,24,25,26,27" />
  <parameter name="PIPE_MUX_CMD" value="0" />
  <parameter name="COM_ADDR_BYTES" value="0,0,0,0,3,3" />
  <parameter name="MISC_DATA_IN_BYTES" value="2,0,0,0,0,0,0,0,1,0" />
  <parameter name="WR_ID" value="0,1,2" />
  <parameter name="ASMI_ADDR_WIDTH" value="24" />
  <parameter name="DATA_WIDTH" value="STANDARD" />
  <parameter name="WR_OPCODE" value="02,D2,12" />
  <parameter name="gui_use_gpio" value="false" />
  <parameter name="RD_OPCODE_LIST" value="D8 C4 B7 E9 " />
  <parameter name="EXTRA_EN" value="0" />
  <parameter name="gui_use_asmiblock" value="false" />
  <parameter name="MISC_OPCODE" value="B1,B5,70,50,C7,00,00,00,01,9F" />
  <parameter name="WR_ID_LIST" value="0 1 2" />
  <parameter name="PIPE_CMD_GEN_CMD" value="0" />
  <parameter name="CHIP_SELS" value="1" />
  <parameter name="USE_CHIP_SEL_FROM_CSR" value="0" />
  <parameter
     name="RD_OPERATION_LIST"
     value="Read Fast_Read Extended_Dual_Fast_Read Extended_Quad_Fast_Read" />
  <parameter name="RD_EXTEND" value="0,1,1,1" />
  <parameter
     name="COM_OPERATION"
     value="wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="COM_OPCODE" value="06,04,01,05,D8,20" />
  <parameter name="DEBUG_OPTION" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="FLASH_TYPE" value="EPCQ64" />
  <parameter
     name="WR_OPERATION_LIST"
     value="Write Extended_Dual_Write Extended_Quad_Write" />
  <parameter name="COM_DATA_OUT_BYTES" value="0,0,0,1,0,0" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="RW_ADDR_BYTES" value="3" />
  <parameter name="ENABLE_SIM_MODEL" value="false" />
  <parameter name="MISC_ID" value="13,14,15,16,17,18,19,20,21,22" />
  <parameter
     name="MISC_OPERATION"
     value="wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id" />
  <parameter name="COM_DATA_IN_BYTES" value="0,0,1,0,0,0" />
  <parameter name="PIPE_CSR" value="0" />
  <parameter name="FLASH_VENDOR" value="ALTERA" />
  <parameter name="NCS_NUM" value="1" />
  <parameter name="MISC_EN" value="0" />
  <parameter name="POLL_OPCODE" value="70" />
  <parameter
     name="RD_OPERATION"
     value="Read,Fast_Read,Extended_Dual_Fast_Read,Extended_Quad_Fast_Read" />
  <parameter name="RD_ID_LIST" value="0 1 2 3" />
  <parameter name="COM_ID" value="0,1,2,3,4,5" />
  <parameter name="RD_ID" value="0,1,2,3" />
  <parameter name="COM_DUMMY_BYTES" value="0,0,0,0,0,0" />
  <parameter name="RD_DUMMY_BYTES" value="0,8,8,A" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="MISC_ADDR_BYTES" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="ENABLE_4BYTE_ADDR" value="0" />
  <parameter name="PIPE_XIP" value="0" />
  <parameter name="WR_EXTEND" value="0,1,1" />
  <parameter name="EXTRA_OPERATION" value="NA,NA,NA,NA,NA" />
  <parameter name="MISC_DUMMY_BYTES" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter
     name="WR_OPERATION"
     value="Write,Extended_Dual_Write,Extended_Quad_Write" />
  <parameter name="RD_OPCODE" value="03,0B,BB,EB" />
  <parameter name="MISC_DATA_OUT_BYTES" value="0,2,1,0,0,0,0,0,0,3" />
  <parameter name="WR_OPCODE_LIST" value="9F 05 70" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/asmi_top/altera_asmi_parallel2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/csr_controller/altera_asmi2_csr_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/xip_controller/altera_asmi2_xip_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_cmd_generator/altera_asmi2_cmd_generator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_interface/altera_asmi2_qspi_interface_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="q_sys_ext_epcq_flash" as="asmi2_inst_epcq_ctrl" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 222 starting:altera_asmi_parallel2 "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>28</b> connections]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_csr_controller</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_xip_controller</b> "<b>submodules/altera_asmi2_xip_controller</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_cmd_generator</b> "<b>submodules/altera_asmi2_cmd_generator</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_asmi2_qspi_interface</b> "<b>submodules/altera_asmi2_qspi_interface</b>"]]></message>
   <message level="Debug" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="asmi2_inst_epcq_ctrl"><![CDATA["<b>ext_epcq_flash</b>" instantiated <b>altera_asmi_parallel2</b> "<b>asmi2_inst_epcq_ctrl</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 7 starting:altera_asmi2_csr_controller "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_csr_controller</b> "<b>csr_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_asmi2_xip_controller "submodules/altera_asmi2_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>altera_asmi2_xip_controller</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 0 starting:altera_asmi2_xip_controller "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_merlin_demultiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 5 starting:altera_merlin_multiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="q_sys">queue size: 4 starting:altera_asmi2_cmd_generator "submodules/altera_asmi2_cmd_generator"</message>
   <message level="Info" culprit="asmi2_cmd_generator_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_cmd_generator</b> "<b>asmi2_cmd_generator_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 3 starting:altera_asmi2_qspi_interface "submodules/altera_asmi2_qspi_interface"</message>
   <message level="Info" culprit="asmi2_qspi_interface_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_qspi_interface</b> "<b>asmi2_qspi_interface_0</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>q_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_qspi_address_adaption:18.1:ADDR_WIDTH=21,ASI_WIDTH=1,ASMI_ADDR_WIDTH=24,CHIP_SELS=1,CS_WIDTH=1,DDASI=0,DEVICE_FAMILY=Cyclone 10 LP,ENABLE_4BYTE_ADDR=0,FLASH_TYPE=EPCQ64,IO_MODE=STANDARD,deviceFeaturesSystemInfo=ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1"
   instancePathKey="q_sys:.:ext_epcq_flash:.:addr_adaption_0"
   kind="altera_qspi_address_adaption"
   version="18.1"
   name="altera_qspi_address_adaption">
  <parameter name="ASMI_ADDR_WIDTH" value="24" />
  <parameter name="ADDR_WIDTH" value="21" />
  <parameter name="CHIP_SELS" value="1" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="IO_MODE" value="STANDARD" />
  <parameter name="DDASI" value="0" />
  <parameter name="CS_WIDTH" value="1" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 0 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 0 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="ASI_WIDTH" value="1" />
  <parameter name="ENABLE_4BYTE_ADDR" value="0" />
  <parameter name="FLASH_TYPE" value="EPCQ64" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_qspi_address_adaption_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_epcq_controller2/altera_qspi_address_adaption_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_ext_epcq_flash" as="addr_adaption_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 228 starting:altera_qspi_address_adaption "submodules/altera_qspi_address_adaption"</message>
   <message level="Info" culprit="addr_adaption_0"><![CDATA["<b>ext_epcq_flash</b>" instantiated <b>altera_qspi_address_adaption</b> "<b>addr_adaption_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:18.1:BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=64,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=128,DESCRIPTOR_INTERFACE=1,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=8,MAX_BYTE=524288,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=1,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=1,STRIDE_ENABLE=0,TRANSFER_TYPE=Aligned Accesses"
   instancePathKey="q_sys:.:msgdma_rx:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="18.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="1" />
  <parameter name="MODE" value="2" />
  <parameter name="DATA_FIFO_DEPTH" value="64" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="1" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="RESPONSE_PORT" value="1" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="0" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="0" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="524288" />
  <parameter name="TRANSFER_TYPE" value="Aligned Accesses" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="8" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_msgdma_rx" as="dispatcher_internal" />
  <instantiator instantiator="q_sys_msgdma_tx" as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 227 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma_prefetcher:18.1:ADDRESS_WIDTH=15,AUTO_ADDRESS_WIDTH=15,DATA_BYTEENABLE_WIDTH=4,DATA_WIDTH=32,DESCRIPTOR_WIDTH=128,ENABLE_READ_BURST=0,ENHANCED_FEATURES=0,FIX_ADDRESS_WIDTH=32,GUI_DESCRIPTOR_FIFO_DEPTH=128,GUI_MAX_READ_BURST_COUNT=2,MAX_READ_BURST_COUNT=1,MAX_READ_BURST_COUNT_WIDTH=1,RESPONSE_FIFO_DEPTH=256,RESPONSE_FIFO_DEPTH_LOG2=8,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="q_sys:.:msgdma_rx:.:prefetcher_internal"
   kind="altera_msgdma_prefetcher"
   version="18.1"
   name="altera_msgdma_prefetcher">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="GUI_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="ENABLE_READ_BURST" value="0" />
  <parameter name="AUTO_ADDRESS_WIDTH" value="15" />
  <parameter name="GUI_DESCRIPTOR_FIFO_DEPTH" value="128" />
  <parameter name="MAX_READ_BURST_COUNT_WIDTH" value="1" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="MAX_READ_BURST_COUNT" value="1" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="DATA_BYTEENABLE_WIDTH" value="4" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_read.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_write_back.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_interrrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_msgdma_prefetcher_csr.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/prefetcher/altera_msgdma_prefetcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_msgdma_rx" as="prefetcher_internal" />
  <instantiator instantiator="q_sys_msgdma_tx" as="prefetcher_internal" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 226 starting:altera_msgdma_prefetcher "submodules/altera_msgdma_prefetcher"</message>
   <message level="Info" culprit="prefetcher_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>altera_msgdma_prefetcher</b> "<b>prefetcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:18.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=21,ADDRESS_WIDTH=27,AUTO_ADDRESS_WIDTH=27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=1,ERROR_WIDTH=6,FIFO_DEPTH=64,FIFO_DEPTH_LOG2=6,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=8,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=20,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="q_sys:.:msgdma_rx:.:write_mstr_internal"
   kind="dma_write_master"
   version="18.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_msgdma_rx" as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 225 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>msgdma_rx</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:18.1:ADDRESS_WIDTH=27,AUTO_ADDRESS_WIDTH=27,BURST_ENABLE=0,BURST_WRAPPING_SUPPORT=0,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=1,ERROR_WIDTH=1,FIFO_DEPTH=128,FIFO_DEPTH_LOG2=7,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=0,GUI_MAX_BURST_COUNT=8,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=19,MAX_BURST_COUNT=1,MAX_BURST_COUNT_WIDTH=1,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=0,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Aligned Accesses,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="q_sys:.:msgdma_tx:.:read_mstr_internal"
   kind="dma_read_master"
   version="18.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_msgdma_tx" as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 222 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>msgdma_tx</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_remote_update_core:18.1:CBX_AUTO_BLACKBOX=ALL,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,check_app_pof=false,config_device_addr_width=24,in_data_width=24,is_epcq=true,m_support_write_config_check=true,operation_mode=REMOTE,out_data_width=29"
   instancePathKey="q_sys:.:remote_update:.:remote_update_core"
   kind="altera_remote_update_core"
   version="18.1"
   name="altera_remote_update_core">
  <parameter name="GUI_config_device" value="EPCQ64" />
  <parameter name="in_data_width" value="24" />
  <parameter name="out_data_width" value="29" />
  <parameter name="check_app_pof" value="false" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="DEVICE" value="10CL025YU256I7G" />
  <parameter name="operation_mode" value="REMOTE" />
  <parameter name="config_device_addr_width" value="24" />
  <parameter name="m_support_write_config_check" value="true" />
  <parameter name="is_epcq" value="true" />
  <parameter name="CBX_AUTO_BLACKBOX" value="ALL" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_remote_update_core.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_remote_update_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_remote_update" as="remote_update_core" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 221 starting:altera_remote_update_core "submodules/altera_remote_update_core"</message>
   <message level="Info" culprit="remote_update_core">Generating top-level entity altera_remote_update_core.</message>
   <message level="Info" culprit="remote_update_core"><![CDATA["<b>remote_update</b>" instantiated <b>altera_remote_update_core</b> "<b>remote_update_core</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_remote_update_controller:18.1:CSR_ADDR_WIDTH=5,DEVICE=10CL025YU256I7G,DEVICE_FAMILY=Cyclone 10 LP,GUI_config_device=EPCQ64,IN_DATA_WIDTH=24,OUT_DATA_WIDTH=29,check_app_pof=false,config_device_addr_width=24,is_epcq=true,m_support_write_config_check=true"
   instancePathKey="q_sys:.:remote_update:.:remote_update_controller"
   kind="altera_avalon_remote_update_controller"
   version="18.1"
   name="q_sys_remote_update_remote_update_controller">
  <parameter name="CSR_ADDR_WIDTH" value="5" />
  <parameter name="GUI_config_device" value="EPCQ64" />
  <parameter name="IN_DATA_WIDTH" value="24" />
  <parameter name="check_app_pof" value="false" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="DEVICE" value="10CL025YU256I7G" />
  <parameter name="config_device_addr_width" value="24" />
  <parameter name="m_support_write_config_check" value="true" />
  <parameter name="is_epcq" value="true" />
  <parameter name="OUT_DATA_WIDTH" value="29" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_remote_update_remote_update_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_remote_update/altera_avalon_remote_update_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_remote_update" as="remote_update_controller" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 220 starting:altera_avalon_remote_update_controller "submodules/q_sys_remote_update_remote_update_controller"</message>
   <message level="Info" culprit="remote_update_controller"><![CDATA["<b>remote_update</b>" instantiated <b>altera_avalon_remote_update_controller</b> "<b>remote_update_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cpu_data_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="cpu_data_master_translator,cpu_instruction_master_translator,msgdma_tx_mm_read_translator,msgdma_rx_mm_write_translator" />
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="msgdma_rx_descriptor_read_master_translator,msgdma_tx_descriptor_read_master_translator,msgdma_rx_descriptor_write_master_translator,msgdma_tx_descriptor_write_master_translator,mm_bridge_0_m0_translator" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 219 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:ext_epcq_flash_avl_csr_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="ext_epcq_flash_avl_csr_translator,remote_update_avl_csr_translator,ext_epcq_flash_avl_mem_translator,cpu_debug_mem_slave_translator,sll_hyperbus_controller_top_0_iavs0_translator,mm_bridge_0_s0_translator,onchip_ram_s1_translator" />
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="descriptor_memory_s1_translator,jtag_uart_avalon_jtag_slave_translator,opencores_i2c_0_avalon_slave_0_translator,userhw_0_avalon_slave_0_translator,eth_tse_control_port_translator,sysid_control_slave_translator,msgdma_rx_csr_translator,msgdma_tx_csr_translator,msgdma_tx_prefetcher_csr_translator,msgdma_rx_prefetcher_csr_translator,sys_clk_timer_s1_translator,led_pio_s1_translator,user_dipsw_s1_translator,user_pb_s1_translator" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 215 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ext_epcq_flash_avl_csr_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ext_epcq_flash_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800000&quot;
   end=&quot;0x00000000000800040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;remote_update_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000800080&quot;
   end=&quot;0x00000000000800100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ext_epcq_flash_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000800000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007001000&quot;
   end=&quot;0x00000000007001800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;sll_hyperbus_controller_top_0_iavs0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000005000000&quot;
   end=&quot;0x00000000006000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;mm_bridge_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000001008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;onchip_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000007000800&quot;
   end=&quot;0x00000000007001000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=511,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=109,PKT_CACHE_L=106,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cpu_data_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="cpu_data_master_agent,cpu_instruction_master_agent,msgdma_tx_mm_read_agent,msgdma_rx_mm_write_agent" />
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="msgdma_rx_descriptor_read_master_agent,msgdma_tx_descriptor_read_master_agent,msgdma_rx_descriptor_write_master_agent,msgdma_tx_descriptor_write_master_agent,mm_bridge_0_m0_agent" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 208 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_ORI_BURST_SIZE_H=114,PKT_ORI_BURST_SIZE_L=112,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_RESPONSE_STATUS_H=111,PKT_RESPONSE_STATUS_L=110,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:ext_epcq_flash_avl_csr_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="ext_epcq_flash_avl_csr_agent,remote_update_avl_csr_agent,ext_epcq_flash_avl_mem_agent,cpu_debug_mem_slave_agent,sll_hyperbus_controller_top_0_iavs0_agent,mm_bridge_0_s0_agent,onchip_ram_s1_agent" />
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="descriptor_memory_s1_agent,jtag_uart_avalon_jtag_slave_agent,opencores_i2c_0_avalon_slave_0_agent,userhw_0_avalon_slave_0_agent,eth_tse_control_port_agent,sysid_control_slave_agent,msgdma_rx_csr_agent,msgdma_tx_csr_agent,msgdma_tx_prefetcher_csr_agent,msgdma_rx_prefetcher_csr_agent,sys_clk_timer_s1_agent,led_pio_s1_agent,user_dipsw_s1_agent,user_pb_s1_agent" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 204 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>ext_epcq_flash_avl_csr_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=116,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:ext_epcq_flash_avl_csr_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="ext_epcq_flash_avl_csr_agent_rsp_fifo,ext_epcq_flash_avl_csr_agent_rdata_fifo,remote_update_avl_csr_agent_rsp_fifo,remote_update_avl_csr_agent_rdata_fifo,ext_epcq_flash_avl_mem_agent_rsp_fifo,ext_epcq_flash_avl_mem_agent_rdata_fifo,cpu_debug_mem_slave_agent_rsp_fifo,sll_hyperbus_controller_top_0_iavs0_agent_rsp_fifo,mm_bridge_0_s0_agent_rsp_fifo,onchip_ram_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="descriptor_memory_s1_agent_rsp_fifo,jtag_uart_avalon_jtag_slave_agent_rsp_fifo,opencores_i2c_0_avalon_slave_0_agent_rsp_fifo,userhw_0_avalon_slave_0_agent_rsp_fifo,eth_tse_control_port_agent_rsp_fifo,sysid_control_slave_agent_rsp_fifo,msgdma_rx_csr_agent_rsp_fifo,msgdma_tx_csr_agent_rsp_fifo,msgdma_tx_prefetcher_csr_agent_rsp_fifo,msgdma_rx_prefetcher_csr_agent_rsp_fifo,sys_clk_timer_s1_agent_rsp_fifo,led_pio_s1_agent_rsp_fifo,user_dipsw_s1_agent_rsp_fifo,user_pb_s1_agent_rsp_fifo" />
  <instantiator instantiator="avst_fifo" as="avst_fifo" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=0000100,0000001,0000010,0100000,0010000,1000000,0001000,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,1,5,3,6,4,0,END_ADDRESS=0x800000,0x800040,0x800100,0x1008000,0x6000000,0x7001000,0x7001800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=2:0000100:0x0:0x800000:both:1:0:0:1,1:0000001:0x800000:0x800040:both:1:0:0:1,5:0000010:0x800080:0x800100:both:1:0:0:1,3:0100000:0x1000000:0x1008000:both:1:0:0:1,6:0010000:0x5000000:0x6000000:both:1:0:0:1,4:1000000:0x7000800:0x7001000:both:1:0:0:1,0:0001000:0x7001000:0x7001800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x800000,0x800080,0x1000000,0x5000000,0x7000800,0x7001000,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both"
   instancePathKey="q_sys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x800000,0x800080,0x1000000,0x5000000,0x7000800,0x7001000" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0000100:0x0:0x800000:both:1:0:0:1,1:0000001:0x800000:0x800040:both:1:0:0:1,5:0000010:0x800080:0x800100:both:1:0:0:1,3:0100000:0x1000000:0x1008000:both:1:0:0:1,6:0010000:0x5000000:0x6000000:both:1:0:0:1,4:1000000:0x7000800:0x7001000:both:1:0:0:1,0:0001000:0x7001000:0x7001800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="99" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0000100,0000001,0000010,0100000,0010000,1000000,0001000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter
     name="END_ADDRESS"
     value="0x800000,0x800040,0x800100,0x1008000,0x6000000,0x7001000,0x7001800" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="2,1,5,3,6,4,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 187 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=00001,01000,00100,10000,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,6,4,0,END_ADDRESS=0x800000,0x1008000,0x6000000,0x7001000,0x7001800,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=2:00001:0x0:0x800000:both:1:0:0:1,3:01000:0x1000000:0x1008000:both:1:0:0:1,6:00100:0x5000000:0x6000000:both:1:0:0:1,4:10000:0x7000800:0x7001000:both:1:0:0:1,0:00010:0x7001000:0x7001800:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x1000000,0x5000000,0x7000800,0x7001000,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="q_sys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x1000000,0x5000000,0x7000800,0x7001000" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:00001:0x0:0x800000:both:1:0:0:1,3:01000:0x1000000:0x1008000:both:1:0:0:1,6:00100:0x5000000:0x6000000:both:1:0:0:1,4:10000:0x7000800:0x7001000:both:1:0:0:1,0:00010:0x7001000:0x7001800:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="99" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00001,01000,00100,10000,00010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter
     name="END_ADDRESS"
     value="0x800000,0x1008000,0x6000000,0x7001000,0x7001800" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="2,3,6,4,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 186 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=6,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=6,END_ADDRESS=0x6000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=6:1:0x5000000:0x6000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x5000000,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both"
   instancePathKey="q_sys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x5000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="6:1:0x5000000:0x6000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="99" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x6000000" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="6" />
  <parameter name="DESTINATION_ID" value="6" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="router_002,router_003" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 185 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both"
   instancePathKey="q_sys:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="99" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="router_004,router_005" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 183 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="q_sys:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="99" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="router_006,router_007,router_009,router_010" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 181 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,3,2,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_PROTECTION_H=105,PKT_PROTECTION_L=103,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=0:0001:0x0:0x0:both:1:0:0:1,1:0010:0x0:0x0:read:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,2:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=115,TYPE_OF_TRANSACTION=both,read,read,write"
   instancePathKey="q_sys:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:0001:0x0:0x0:both:1:0:0:1,1:0010:0x0:0x0:read:1:0:0:1,3:0100:0x0:0x0:read:1:0:0:1,2:1000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="101" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="99" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="105" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="103" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,3,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 179 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=7,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=101,PKT_DEST_ID_L=99,PKT_SRC_ID_H=98,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=102,PKT_THREAD_ID_L=102,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=115,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cpu_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="cpu_data_master_limiter,cpu_instruction_master_limiter" />
  <instantiator instantiator="q_sys_mm_interconnect_1" as="mm_bridge_0_m0_limiter" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 176 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=511,BURSTWRAP_CONST_VALUE=511,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=71,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=7,ST_DATA_W=115"
   instancePathKey="q_sys:.:mm_interconnect_0:.:ext_epcq_flash_avl_csr_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="63" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="ext_epcq_flash_avl_csr_burst_adapter,remote_update_avl_csr_burst_adapter,ext_epcq_flash_avl_mem_burst_adapter,cpu_debug_mem_slave_burst_adapter,mm_bridge_0_s0_burst_adapter,onchip_ram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 174 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ext_epcq_flash_avl_csr_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=7"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="7" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 168 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=7"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 167 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="cmd_demux_002,cmd_demux_003" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 166 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 164 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_003,cmd_mux_005,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 162 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:cmd_mux_004"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_cmd_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 160 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="q_sys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 157 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="q_sys:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 155 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="q_sys:.:mm_interconnect_0:.:rsp_demux_003"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_rsp_demux_003">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="rsp_demux_003,rsp_demux_005,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 154 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_003"</message>
   <message level="Info" culprit="rsp_demux_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=7,ST_DATA_W=115,VALID_WIDTH=1"
   instancePathKey="q_sys:.:mm_interconnect_0:.:rsp_demux_004"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_rsp_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 153 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="7" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 150 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 149 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=7,ST_DATA_W=115,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(114:112) response_status(111:110) cache(109:106) protection(105:103) thread_id(102) dest_id(101:99) src_id(98:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="115" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_0" as="rsp_mux_002,rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 148 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=75000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=115,CHANNEL_WIDTH=7,DATA_WIDTH=115,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="q_sys:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="115" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="7" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003,crosser_004,crosser_005,crosser_006,crosser_007" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 146 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="q_sys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="q_sys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="q_sys_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006" />
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 138 starting:altera_avalon_st_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 1 starting:error_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x6000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x4000:0x6000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x4000,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both"
   instancePathKey="q_sys:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x4000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x4000:0x6000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="74" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x6000" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="router,router_001,router_002,router_003" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 80 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=00000000001000,00000000000100,00000000010000,00001000000000,00000100000000,00000010000000,00000001000000,00010000000000,00100000000000,00000000000010,00000000100000,10000000000000,01000000000000,00000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=13,8,1,5,7,6,4,9,3,2,10,12,11,0,END_ADDRESS=0x20,0x40,0x2400,0x2420,0x2440,0x2460,0x2480,0x24a0,0x24b0,0x24b8,0x24c0,0x24f0,0x2510,0x6000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=13:00000000001000:0x0:0x20:both:1:0:0:1,8:00000000000100:0x20:0x40:both:1:0:0:1,1:00000000010000:0x2000:0x2400:both:1:0:0:1,5:00001000000000:0x2400:0x2420:both:1:0:0:1,7:00000100000000:0x2420:0x2440:both:1:0:0:1,6:00000010000000:0x2440:0x2460:both:1:0:0:1,4:00000001000000:0x2460:0x2480:both:1:0:0:1,9:00010000000000:0x2480:0x24a0:both:1:0:0:1,3:00100000000000:0x24a0:0x24b0:both:1:0:0:1,2:00000000000010:0x24b0:0x24b8:both:1:0:0:1,10:00000000100000:0x24b8:0x24c0:read:1:0:0:1,12:10000000000000:0x24e0:0x24f0:read:1:0:0:1,11:01000000000000:0x2500:0x2510:read:1:0:0:1,0:00000000000001:0x4000:0x6000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20,0x2000,0x2400,0x2420,0x2440,0x2460,0x2480,0x24a0,0x24b0,0x24b8,0x24e0,0x2500,0x4000,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,read,read,read,both"
   instancePathKey="q_sys:.:mm_interconnect_1:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_1_router_004">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20,0x2000,0x2400,0x2420,0x2440,0x2460,0x2480,0x24a0,0x24b0,0x24b8,0x24e0,0x2500,0x4000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="13:00000000001000:0x0:0x20:both:1:0:0:1,8:00000000000100:0x20:0x40:both:1:0:0:1,1:00000000010000:0x2000:0x2400:both:1:0:0:1,5:00001000000000:0x2400:0x2420:both:1:0:0:1,7:00000100000000:0x2420:0x2440:both:1:0:0:1,6:00000010000000:0x2440:0x2460:both:1:0:0:1,4:00000001000000:0x2460:0x2480:both:1:0:0:1,9:00010000000000:0x2480:0x24a0:both:1:0:0:1,3:00100000000000:0x24a0:0x24b0:both:1:0:0:1,2:00000000000010:0x24b0:0x24b8:both:1:0:0:1,10:00000000100000:0x24b8:0x24c0:read:1:0:0:1,12:10000000000000:0x24e0:0x24f0:read:1:0:0:1,11:01000000000000:0x2500:0x2510:read:1:0:0:1,0:00000000000001:0x4000:0x6000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="74" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="00000000001000,00000000000100,00000000010000,00001000000000,00000100000000,00000010000000,00000001000000,00010000000000,00100000000000,00000000000010,00000000100000,10000000000000,01000000000000,00000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,read,read,read,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter
     name="END_ADDRESS"
     value="0x20,0x40,0x2400,0x2420,0x2440,0x2460,0x2480,0x24a0,0x24b0,0x24b8,0x24c0,0x24f0,0x2510,0x6000" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="13,8,1,5,7,6,4,9,3,2,10,12,11,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_1" as="router_004" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 76 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=00001,00010,00100,01000,10000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,2,4,0,END_ADDRESS=0x0,0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00001:0x0:0x0:read:1:0:0:1,3:00010:0x0:0x0:read:1:0:0:1,2:00100:0x0:0x0:write:1:0:0:1,4:01000:0x0:0x0:write:1:0:0:1,0:10000:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=read,read,write,write,both"
   instancePathKey="q_sys:.:mm_interconnect_1:.:router_005"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_1_router_005">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:00001:0x0:0x0:read:1:0:0:1,3:00010:0x0:0x0:read:1:0:0:1,2:00100:0x0:0x0:write:1:0:0:1,4:01000:0x0:0x0:write:1:0:0:1,0:10000:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="74" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00001,00010,00100,01000,10000" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,read,write,write,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,3,2,4,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_1" as="router_005" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 75 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=50,PKT_ADDR_L=36,PKT_DEST_ID_H=77,PKT_DEST_ID_L=74,PKT_PROTECTION_H=81,PKT_PROTECTION_L=79,PKT_TRANS_READ=54,PKT_TRANS_WRITE=53,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=91,TYPE_OF_TRANSACTION=both"
   instancePathKey="q_sys:.:mm_interconnect_1:.:router_006"
   kind="altera_merlin_router"
   version="18.1"
   name="q_sys_mm_interconnect_1_router_006">
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="54" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="50" />
  <parameter name="PKT_DEST_ID_H" value="77" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="74" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="81" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="79" />
  <parameter name="PKT_TRANS_WRITE" value="53" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="router_006,router_007,router_008,router_009,router_010,router_011,router_012,router_013,router_014,router_015,router_016,router_017,router_018" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 74 starting:altera_merlin_router "submodules/q_sys_mm_interconnect_1_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1"
   instancePathKey="q_sys:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="cmd_demux,cmd_demux_001,cmd_demux_002,cmd_demux_003,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 60 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=14,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=14"
   instancePathKey="q_sys:.:mm_interconnect_1:.:cmd_demux_004"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_1_cmd_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="14" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="14" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_1" as="cmd_demux_004" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 56 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_cmd_demux_004"</message>
   <message level="Info" culprit="cmd_demux_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 55 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_1:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_1_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 54 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=75000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=14,ST_DATA_W=91,VALID_WIDTH=1"
   instancePathKey="q_sys:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="75000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 41 starting:altera_merlin_demultiplexer "submodules/q_sys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_1"
     as="rsp_mux,rsp_mux_001,rsp_mux_002,rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 27 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0),NUM_INPUTS=14,PIPELINE_ARB=0,PKT_TRANS_LOCK=55,ST_CHANNEL_W=14,ST_DATA_W=91,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:mm_interconnect_1:.:rsp_mux_004"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_mm_interconnect_1_rsp_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(90:88) response_status(87:86) cache(85:82) protection(81:79) thread_id(78) dest_id(77:74) src_id(73:70) qos(69) begin_burst(68) data_sideband(67) addr_sideband(66) burst_type(65:64) burst_size(63:61) burstwrap(60) byte_cnt(59:57) trans_exclusive(56) trans_lock(55) trans_read(54) trans_write(53) trans_posted(52) trans_compressed_read(51) addr(50:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="14" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="91" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="55" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_1_rsp_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_mm_interconnect_1" as="rsp_mux_004" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 23 starting:altera_merlin_multiplexer "submodules/q_sys_mm_interconnect_1_rsp_mux_004"</message>
   <message level="Info" culprit="rsp_mux_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:18.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=6,inMaxChannel=0,inReadyLatency=2,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="q_sys:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="18.1"
   name="q_sys_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="6" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="2" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="q_sys_avalon_st_adapter" as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 8 starting:timing_adapter "submodules/q_sys_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_asmi2_csr_controller:18.1:CHIP_SELECT_EN=false,COM_ADDR_BYTES=0,0,0,0,3,3,COM_DATA_IN_BYTES=0,0,1,0,0,0,COM_DATA_OUT_BYTES=0,0,0,1,0,0,COM_DUMMY_BYTES=0,0,0,0,0,0,COM_ID=0,1,2,3,4,5,COM_OPCODE=06,04,01,05,D8,20,COM_OPERATION=wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase,EXTRA_EN=0,EXTRA_ID=23,24,25,26,27,EXTRA_OPERATION=NA,NA,NA,NA,NA,MISC_ADDR_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_DATA_IN_BYTES=2,0,0,0,0,0,0,0,1,0,MISC_DATA_OUT_BYTES=0,2,1,0,0,0,0,0,0,3,MISC_DUMMY_BYTES=0,0,0,0,0,0,0,0,0,0,MISC_ID=13,14,15,16,17,18,19,20,21,22,MISC_OPCODE=B1,B5,70,50,C7,00,00,00,01,9F,MISC_OPERATION=wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id,OP_INFO=wr_enable:32&apos;b00000000000000000000000000000110,wr_disable:32&apos;b00000000000000000000000000000100,wr_status:32&apos;b00000000000001000000010000000001,rd_status:32&apos;b00000000000001000000100000000101,sector_erase:32&apos;b00000000000000000000000111011000,subsector_erase:32&apos;b00000000000000000000000100100000,isr:32&apos;b00000000000000000000000000000000,ier:32&apos;b00000000000000000000000000000000,chip_select:32&apos;b00000000000000000000000000000000,status:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,wr_NVCR:32&apos;b00000000000010000000010010110001,rd_NVCR:32&apos;b00000000000010000000100010110101,rd_flag_status:32&apos;b00000000000001000000100001110000,clr_flag_status:32&apos;b00000000000000000000000001010000,bulk_erase/chip_erase:32&apos;b00000000000000000000000011000111,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,sector_protect:32&apos;b00000000000001000000010000000001,rd_memory_capacity_id:32&apos;b00000000000011000000100010011111,RD_ADDR_BYTES=0,RD_DUMMY_BYTES=0,RD_ENABLE=0,RD_ID=1,RD_OPCODE=0,RD_OPERATION=01,WR_ADDR_BYTES=0,WR_DUMMY_BYTES=0,WR_ENABLE=0,WR_ID=1,WR_OPCODE=0,WR_OPERATION=01"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl:.:csr_controller"
   kind="altera_asmi2_csr_controller"
   version="18.1"
   name="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller">
  <parameter name="COM_DATA_OUT_BYTES" value="0,0,0,1,0,0" />
  <parameter name="EXTRA_ID" value="23,24,25,26,27" />
  <parameter name="COM_ADDR_BYTES" value="0,0,0,0,3,3" />
  <parameter name="MISC_DATA_IN_BYTES" value="2,0,0,0,0,0,0,0,1,0" />
  <parameter name="MISC_ID" value="13,14,15,16,17,18,19,20,21,22" />
  <parameter
     name="MISC_OPERATION"
     value="wr_NVCR,rd_NVCR,rd_flag_status,clr_flag_status,bulk_erase/chip_erase,NA,NA,NA,sector_protect,rd_memory_capacity_id" />
  <parameter name="CHIP_SELECT_EN" value="false" />
  <parameter name="COM_DATA_IN_BYTES" value="0,0,1,0,0,0" />
  <parameter name="WR_ID" value="1" />
  <parameter name="WR_OPCODE" value="0" />
  <parameter name="EXTRA_EN" value="0" />
  <parameter name="WR_DUMMY_BYTES" value="0" />
  <parameter name="WR_ENABLE" value="0" />
  <parameter name="MISC_OPCODE" value="B1,B5,70,50,C7,00,00,00,01,9F" />
  <parameter name="RD_OPERATION" value="01" />
  <parameter
     name="OP_INFO"
     value="wr_enable:32&apos;b00000000000000000000000000000110,wr_disable:32&apos;b00000000000000000000000000000100,wr_status:32&apos;b00000000000001000000010000000001,rd_status:32&apos;b00000000000001000000100000000101,sector_erase:32&apos;b00000000000000000000000111011000,subsector_erase:32&apos;b00000000000000000000000100100000,isr:32&apos;b00000000000000000000000000000000,ier:32&apos;b00000000000000000000000000000000,chip_select:32&apos;b00000000000000000000000000000000,status:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,wr_NVCR:32&apos;b00000000000010000000010010110001,rd_NVCR:32&apos;b00000000000010000000100010110101,rd_flag_status:32&apos;b00000000000001000000100001110000,clr_flag_status:32&apos;b00000000000000000000000001010000,bulk_erase/chip_erase:32&apos;b00000000000000000000000011000111,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,NA:32&apos;b00000000000000000000000000000000,sector_protect:32&apos;b00000000000001000000010000000001,rd_memory_capacity_id:32&apos;b00000000000011000000100010011111" />
  <parameter name="RD_ENABLE" value="0" />
  <parameter name="COM_ID" value="0,1,2,3,4,5" />
  <parameter name="RD_ID" value="1" />
  <parameter name="COM_DUMMY_BYTES" value="0,0,0,0,0,0" />
  <parameter name="RD_DUMMY_BYTES" value="0" />
  <parameter name="MISC_ADDR_BYTES" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter
     name="COM_OPERATION"
     value="wr_enable,wr_disable,wr_status,rd_status,sector_erase,subsector_erase" />
  <parameter name="EXTRA_OPERATION" value="NA,NA,NA,NA,NA" />
  <parameter name="MISC_DUMMY_BYTES" value="0,0,0,0,0,0,0,0,0,0" />
  <parameter name="WR_OPERATION" value="01" />
  <parameter name="WR_ADDR_BYTES" value="0" />
  <parameter name="RD_OPCODE" value="0" />
  <parameter name="RD_ADDR_BYTES" value="0" />
  <parameter name="COM_OPCODE" value="06,04,01,05,D8,20" />
  <parameter name="MISC_DATA_OUT_BYTES" value="0,2,1,0,0,0,0,0,0,3" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/csr_controller/altera_asmi2_csr_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"
     as="csr_controller" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 7 starting:altera_asmi2_csr_controller "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_csr_controller"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_csr_controller</b> "<b>csr_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_asmi2_xip_controller:18.1:ADDR_WIDTH=32,BYTE_ADDRESSING=1&apos;b0,CHIP_SELECT_EN=true,DATA_WIDTH=STANDARD,FLASH_VENDOR=ALTERA,POLL_OP=8&apos;h70,POLL_OPCODE=70,RD_DUMMY_BYTES=0,8,8,A,RD_EXTEND=0,1,1,1,RD_HAS_DUMMY=1&apos;b1,RD_ID=1,RD_OPCODE=03,0B,BB,EB,RD_OPERATION=01,READ_DUMMY_NUM=5&apos;h8,READ_OP=8&apos;h0B,RW_ADDR_BYTES=3,WRITE_OP=8&apos;h02,WR_EXTEND=0,1,1,WR_HAS_DUMMY=1&apos;b0,WR_ID=1,WR_OPCODE=02,D2,12,WR_OPERATION=01(altera_asmi2_xip_controller:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0))"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl:.:xip_controller"
   kind="altera_asmi2_xip_controller"
   version="18.1"
   name="altera_asmi2_xip_controller">
  <parameter name="RD_OPERATION" value="01" />
  <parameter name="BYTE_ADDRESSING" value="1&apos;b0" />
  <parameter name="RW_ADDR_BYTES" value="3" />
  <parameter name="WR_HAS_DUMMY" value="1&apos;b0" />
  <parameter name="RD_ID" value="1" />
  <parameter name="RD_HAS_DUMMY" value="1&apos;b1" />
  <parameter name="CHIP_SELECT_EN" value="true" />
  <parameter name="RD_EXTEND" value="0,1,1,1" />
  <parameter name="RD_DUMMY_BYTES" value="0,8,8,A" />
  <parameter name="WR_ID" value="1" />
  <parameter name="WR_EXTEND" value="0,1,1" />
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="FLASH_VENDOR" value="ALTERA" />
  <parameter name="DATA_WIDTH" value="STANDARD" />
  <parameter name="POLL_OP" value="8&apos;h70" />
  <parameter name="WR_OPCODE" value="02,D2,12" />
  <parameter name="WRITE_OP" value="8&apos;h02" />
  <parameter name="WR_OPERATION" value="01" />
  <parameter name="READ_DUMMY_NUM" value="5&apos;h8" />
  <parameter name="RD_OPCODE" value="03,0B,BB,EB" />
  <parameter name="READ_OP" value="8&apos;h0B" />
  <parameter name="POLL_OPCODE" value="70" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v"
       type="VERILOG" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/xip_controller/altera_asmi2_xip_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"
     as="xip_controller" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_asmi2_xip_controller "submodules/altera_asmi2_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>altera_asmi2_xip_controller</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 0 starting:altera_asmi2_xip_controller "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl:.:merlin_demultiplexer_0"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="32" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"
     as="merlin_demultiplexer_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 6 starting:altera_merlin_demultiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl:.:multiplexer"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="fixed-priority" />
  <parameter name="ST_DATA_W" value="32" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="-1" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"
     as="multiplexer" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 5 starting:altera_merlin_multiplexer "submodules/q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_asmi2_cmd_generator:18.1:"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl:.:asmi2_cmd_generator_0"
   kind="altera_asmi2_cmd_generator"
   version="18.1"
   name="altera_asmi2_cmd_generator">
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_cmd_generator.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_cmd_generator/altera_asmi2_cmd_generator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"
     as="asmi2_cmd_generator_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 4 starting:altera_asmi2_cmd_generator "submodules/altera_asmi2_cmd_generator"</message>
   <message level="Info" culprit="asmi2_cmd_generator_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_cmd_generator</b> "<b>asmi2_cmd_generator_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_asmi2_qspi_interface:18.1:DATA_LENGTH=2,DATA_WIDTH=STANDARD,DEV_FAMILY=Cyclone 10 LP,DISABLE_ASMIBLOCK=false,ENABLE_SIM=false,ENABLE_SIM_MODEL=false,MODE_LENGTH=1,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=false"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl:.:asmi2_qspi_interface_0"
   kind="altera_asmi2_qspi_interface"
   version="18.1"
   name="altera_asmi2_qspi_interface">
  <parameter name="MODE_LENGTH" value="1" />
  <parameter name="DATA_WIDTH" value="STANDARD" />
  <parameter name="USE_GPIO" value="false" />
  <parameter name="DISABLE_ASMIBLOCK" value="false" />
  <parameter name="DEV_FAMILY" value="Cyclone 10 LP" />
  <parameter name="NCS_LENGTH" value="1" />
  <parameter name="DATA_LENGTH" value="2" />
  <parameter name="ENABLE_SIM_MODEL" value="false" />
  <parameter name="NCS_NUM" value="1" />
  <parameter name="ENABLE_SIM" value="false" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_asmi2_qspi_interface.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/altera_asmi_parallel2/qspi_interface/altera_asmi2_qspi_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_ext_epcq_flash_asmi2_inst_epcq_ctrl"
     as="asmi2_qspi_interface_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 3 starting:altera_asmi2_qspi_interface "submodules/altera_asmi2_qspi_interface"</message>
   <message level="Info" culprit="asmi2_qspi_interface_0"><![CDATA["<b>asmi2_inst_epcq_ctrl</b>" instantiated <b>altera_asmi2_qspi_interface</b> "<b>asmi2_qspi_interface_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="q_sys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="q_sys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 1 starting:error_adapter "submodules/q_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_asmi2_xip_controller:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)"
   instancePathKey="q_sys:.:ext_epcq_flash:.:asmi2_inst_epcq_ctrl:.:xip_controller:.:avst_fifo"
   kind="altera_asmi2_xip_controller"
   version="18.1"
   name="avst_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/avst_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/vhdl/projetofinal/FPGAEncrypt/db/ip/q_sys/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator instantiator="altera_asmi2_xip_controller" as="avst_fifo" />
  <messages>
   <message level="Debug" culprit="q_sys">queue size: 0 starting:altera_asmi2_xip_controller "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>altera_asmi2_xip_controller</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="q_sys">queue size: 203 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="ext_epcq_flash_avl_csr_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>ext_epcq_flash_avl_csr_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
</deploy>
