# ğŸ’« About Me:


I am currently pursuing a **Bachelor's in Electronics and Communication** at **KLE Technological University**, with a deep focus on **Digital VLSI and SoC Development**. Passionate about **processor design, memory architecture, and synthesis methodologies**.

---

## ğŸ”¥ What Iâ€™m Working On

- **Building a RISC Processor** ğŸ—ï¸
- **Memory Design using Verilog** ğŸ”§
- **Synthesis and Analysis with Open-Source EDA Tools** âš™ï¸

---

## ğŸ› ï¸ Technical Skills

- **Hardware Description Languages:** Verilog, VHDL
- **Synthesis & Verification:** Yosys, iverilog, GTKWave
- **Programming:** C, Python (for scripting & automation)
- **Version Control:** Git, GitHub
- **Operating Systems:** Linux, Windows

---

## ğŸ¯ Areas of Interest

I am most interested in working on high-performance, low-power design methodologies, with a focus on digital SoC design and synthesis. I enjoy exploring processor architectures, memory design, and optimization techniques to push the limits of efficiency and performance.

---

## ğŸŒ± Learning & Exploring

- Open-Source EDA Tools for Advanced Synthesis ğŸ“¡
- High-Speed Memory & Bus Architectures ğŸš€
- Low-Power Design Techniques ğŸ”‹

---


# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=AbhijeetJ-512&theme=dark&hide_border=true&include_all_commits=false&count_private=false)<br/>
![](https://github-readme-streak-stats.herokuapp.com/?user=AbhijeetJ-512&theme=dark&hide_border=true)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=AbhijeetJ-512&theme=dark&hide_border=true&include_all_commits=false&count_private=false&layout=compact)

### âœï¸ Random Dev Quote
![](https://quotes-github-readme.vercel.app/api?type=horizontal&theme=radical)


