

================================================================
== Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config7_s'
================================================================
* Date:           Sun Apr 28 19:53:16 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.333 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config7_s_fu_151       |shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config7_s              |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s_fu_227  |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s  |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_elem_0_2_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_2_0_0_0_val"   --->   Operation 4 'read' 'in_elem_0_2_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_1_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_1_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_1_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_elem_0_0_0_0_0_val"   --->   Operation 6 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.22ns)   --->   "%call_ln286 = call void @shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config7>, i16 %in_elem_0_0_0_0_0_val_read, i16 %in_elem_0_1_0_0_0_val_read, i16 %in_elem_0_2_0_0_0_val_read, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3, i16 %p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL" [firmware/nnet_utils/nnet_conv_stream.h:286]   --->   Operation 7 'call' 'call_ln286' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.12>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer7_out, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%sX_2_load = load i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 9 'load' 'sX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.88ns)   --->   "%icmp_ln289 = icmp_eq  i32 %sX_2_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 10 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%sY_2_load = load i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 11 'load' 'sY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%pY_2_load = load i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 12 'load' 'pY_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%pX_2_load = load i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 13 'load' 'pX_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %if.end, void %land.lhs.true" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 14 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln289_1 = icmp_eq  i32 %sY_2_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 15 'icmp' 'icmp_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pY_2_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 16 'partselect' 'tmp_5' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln289_2 = icmp_sgt  i31 %tmp_5, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 17 'icmp' 'icmp_ln289_2' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %pX_2_load, i32 1, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 18 'partselect' 'tmp_6' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.87ns)   --->   "%icmp_ln289_3 = icmp_sgt  i31 %tmp_6, i31 0" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 19 'icmp' 'icmp_ln289_3' <Predicate = (icmp_ln289)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_1)   --->   "%and_ln289 = and i1 %icmp_ln289_2, i1 %icmp_ln289_3" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 20 'and' 'and_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln289_1 = and i1 %and_ln289, i1 %icmp_ln289_1" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 21 'and' 'and_ln289_1' <Predicate = (icmp_ln289)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %and_ln289_1, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:289]   --->   Operation 22 'br' 'br_ln289' <Predicate = (icmp_ln289)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 23 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.79>
ST_3 : Operation 24 [1/2] (2.34ns)   --->   "%tmp = call i64 @dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1, i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1, i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 24 'call' 'tmp' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%res_out = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 25 'extractvalue' 'res_out' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 26 'extractvalue' 'res_out_4' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 27 'extractvalue' 'res_out_5' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i64 %tmp" [firmware/nnet_utils/nnet_conv_stream.h:294]   --->   Operation 28 'extractvalue' 'res_out_6' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %res_out_6, i16 %res_out_5, i16 %res_out_4, i16 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 29 'bitconcatenate' 'p_0' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.45ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer7_out, i64 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:309]   --->   Operation 30 'write' 'write_ln309' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 1.45> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 24> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln310 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:310]   --->   Operation 31 'br' 'br_ln310' <Predicate = (icmp_ln289 & and_ln289_1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln313 = add i32 %pX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 32 'add' 'add_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.88ns)   --->   "%icmp_ln313 = icmp_eq  i32 %add_ln313, i32 8" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 33 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln313 = br i1 %icmp_ln313, void %if.else28, void %if.then17" [firmware/nnet_utils/nnet_conv_stream.h:313]   --->   Operation 34 'br' 'br_ln313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln326 = store i32 %add_ln313, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:326]   --->   Operation 35 'store' 'store_ln326' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln328 = add i32 %sX_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 36 'add' 'add_ln328' <Predicate = (!icmp_ln289 & !icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.22ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 37 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln328 = store i32 %select_ln328, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:328]   --->   Operation 38 'store' 'store_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end39"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln315 = store i32 0, i32 %pX_2" [firmware/nnet_utils/nnet_conv_stream.h:315]   --->   Operation 40 'store' 'store_ln315' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln316 = store i32 0, i32 %sX_2" [firmware/nnet_utils/nnet_conv_stream.h:316]   --->   Operation 41 'store' 'store_ln316' <Predicate = (icmp_ln313)> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.88ns)   --->   "%add_ln317 = add i32 %pY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 42 'add' 'add_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.88ns)   --->   "%icmp_ln317 = icmp_eq  i32 %add_ln317, i32 6" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 43 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %if.else, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:317]   --->   Operation 44 'br' 'br_ln317' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln321 = store i32 %add_ln317, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:321]   --->   Operation 45 'store' 'store_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_3 : Operation 46 [1/1] (0.88ns)   --->   "%icmp_ln323 = icmp_eq  i32 %sY_2_load, i32 2" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 46 'icmp' 'icmp_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.88ns)   --->   "%add_ln323 = add i32 %sY_2_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 47 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 48 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 49 'br' 'br_ln0' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.38>
ST_3 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln318 = store i32 0, i32 %pY_2" [firmware/nnet_utils/nnet_conv_stream.h:318]   --->   Operation 50 'store' 'store_ln318' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln320 = br void %if.end27" [firmware/nnet_utils/nnet_conv_stream.h:320]   --->   Operation 51 'br' 'br_ln320' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln323, void %if.else, i32 0, void %if.then20" [firmware/nnet_utils/nnet_conv_stream.h:323]   --->   Operation 52 'phi' 'storemerge' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %storemerge, i32 %sY_2" [firmware/nnet_utils/nnet_conv_stream.h:319]   --->   Operation 53 'store' 'store_ln319' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln325 = br void %if.end39" [firmware/nnet_utils/nnet_conv_stream.h:325]   --->   Operation 54 'br' 'br_ln325' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln330 = ret" [firmware/nnet_utils/nnet_conv_stream.h:330]   --->   Operation 55 'ret' 'ret_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_elem_0_0_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_0_1_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_elem_0_2_0_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pY_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ pX_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_elem_0_2_0_0_0_val_read (read          ) [ 0000]
in_elem_0_1_0_0_0_val_read (read          ) [ 0000]
in_elem_0_0_0_0_0_val_read (read          ) [ 0000]
call_ln286                 (call          ) [ 0000]
specinterface_ln0          (specinterface ) [ 0000]
sX_2_load                  (load          ) [ 0001]
icmp_ln289                 (icmp          ) [ 0011]
sY_2_load                  (load          ) [ 0001]
pY_2_load                  (load          ) [ 0001]
pX_2_load                  (load          ) [ 0001]
br_ln289                   (br            ) [ 0000]
icmp_ln289_1               (icmp          ) [ 0000]
tmp_5                      (partselect    ) [ 0000]
icmp_ln289_2               (icmp          ) [ 0000]
tmp_6                      (partselect    ) [ 0000]
icmp_ln289_3               (icmp          ) [ 0000]
and_ln289                  (and           ) [ 0000]
and_ln289_1                (and           ) [ 0011]
br_ln289                   (br            ) [ 0000]
tmp                        (call          ) [ 0000]
res_out                    (extractvalue  ) [ 0000]
res_out_4                  (extractvalue  ) [ 0000]
res_out_5                  (extractvalue  ) [ 0000]
res_out_6                  (extractvalue  ) [ 0000]
p_0                        (bitconcatenate) [ 0000]
write_ln309                (write         ) [ 0000]
br_ln310                   (br            ) [ 0000]
add_ln313                  (add           ) [ 0000]
icmp_ln313                 (icmp          ) [ 0001]
br_ln313                   (br            ) [ 0000]
store_ln326                (store         ) [ 0000]
add_ln328                  (add           ) [ 0000]
select_ln328               (select        ) [ 0000]
store_ln328                (store         ) [ 0000]
br_ln0                     (br            ) [ 0000]
store_ln315                (store         ) [ 0000]
store_ln316                (store         ) [ 0000]
add_ln317                  (add           ) [ 0000]
icmp_ln317                 (icmp          ) [ 0001]
br_ln317                   (br            ) [ 0000]
store_ln321                (store         ) [ 0000]
icmp_ln323                 (icmp          ) [ 0000]
add_ln323                  (add           ) [ 0000]
select_ln323               (select        ) [ 0000]
br_ln0                     (br            ) [ 0000]
store_ln318                (store         ) [ 0000]
br_ln320                   (br            ) [ 0000]
storemerge                 (phi           ) [ 0000]
store_ln319                (store         ) [ 0000]
br_ln325                   (br            ) [ 0000]
ret_ln330                  (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_elem_0_0_0_0_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_0_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_elem_0_1_0_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_1_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_elem_0_2_0_0_0_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_elem_0_2_0_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer7_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="sX_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="sY_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="pY_2">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="pX_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config7>"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config7_mult>"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="in_elem_0_2_0_0_0_val_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_2_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_elem_0_1_0_0_0_val_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_1_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="in_elem_0_0_0_0_0_val_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_elem_0_0_0_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln309_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="storemerge_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="storemerge_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config7_s_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="16" slack="0"/>
<pin id="155" dir="0" index="3" bw="16" slack="0"/>
<pin id="156" dir="0" index="4" bw="16" slack="0"/>
<pin id="157" dir="0" index="5" bw="16" slack="0"/>
<pin id="158" dir="0" index="6" bw="16" slack="0"/>
<pin id="159" dir="0" index="7" bw="16" slack="0"/>
<pin id="160" dir="0" index="8" bw="16" slack="0"/>
<pin id="161" dir="0" index="9" bw="16" slack="0"/>
<pin id="162" dir="0" index="10" bw="16" slack="0"/>
<pin id="163" dir="0" index="11" bw="16" slack="0"/>
<pin id="164" dir="0" index="12" bw="16" slack="0"/>
<pin id="165" dir="0" index="13" bw="16" slack="0"/>
<pin id="166" dir="0" index="14" bw="16" slack="0"/>
<pin id="167" dir="0" index="15" bw="16" slack="0"/>
<pin id="168" dir="0" index="16" bw="16" slack="0"/>
<pin id="169" dir="0" index="17" bw="16" slack="0"/>
<pin id="170" dir="0" index="18" bw="16" slack="0"/>
<pin id="171" dir="0" index="19" bw="16" slack="0"/>
<pin id="172" dir="0" index="20" bw="16" slack="0"/>
<pin id="173" dir="0" index="21" bw="16" slack="0"/>
<pin id="174" dir="0" index="22" bw="16" slack="0"/>
<pin id="175" dir="0" index="23" bw="16" slack="0"/>
<pin id="176" dir="0" index="24" bw="16" slack="0"/>
<pin id="177" dir="0" index="25" bw="16" slack="0"/>
<pin id="178" dir="0" index="26" bw="16" slack="0"/>
<pin id="179" dir="0" index="27" bw="16" slack="0"/>
<pin id="180" dir="0" index="28" bw="16" slack="0"/>
<pin id="181" dir="0" index="29" bw="16" slack="0"/>
<pin id="182" dir="0" index="30" bw="16" slack="0"/>
<pin id="183" dir="0" index="31" bw="16" slack="0"/>
<pin id="184" dir="0" index="32" bw="16" slack="0"/>
<pin id="185" dir="0" index="33" bw="16" slack="0"/>
<pin id="186" dir="0" index="34" bw="16" slack="0"/>
<pin id="187" dir="0" index="35" bw="16" slack="0"/>
<pin id="188" dir="0" index="36" bw="16" slack="0"/>
<pin id="189" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln286/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="0"/>
<pin id="230" dir="0" index="2" bw="16" slack="0"/>
<pin id="231" dir="0" index="3" bw="16" slack="0"/>
<pin id="232" dir="0" index="4" bw="16" slack="0"/>
<pin id="233" dir="0" index="5" bw="16" slack="0"/>
<pin id="234" dir="0" index="6" bw="16" slack="0"/>
<pin id="235" dir="0" index="7" bw="16" slack="0"/>
<pin id="236" dir="0" index="8" bw="16" slack="0"/>
<pin id="237" dir="0" index="9" bw="16" slack="0"/>
<pin id="238" dir="0" index="10" bw="16" slack="0"/>
<pin id="239" dir="0" index="11" bw="16" slack="0"/>
<pin id="240" dir="0" index="12" bw="16" slack="0"/>
<pin id="241" dir="0" index="13" bw="16" slack="0"/>
<pin id="242" dir="0" index="14" bw="16" slack="0"/>
<pin id="243" dir="0" index="15" bw="16" slack="0"/>
<pin id="244" dir="0" index="16" bw="16" slack="0"/>
<pin id="245" dir="0" index="17" bw="16" slack="0"/>
<pin id="246" dir="0" index="18" bw="16" slack="0"/>
<pin id="247" dir="0" index="19" bw="16" slack="0"/>
<pin id="248" dir="0" index="20" bw="16" slack="0"/>
<pin id="249" dir="0" index="21" bw="16" slack="0"/>
<pin id="250" dir="0" index="22" bw="16" slack="0"/>
<pin id="251" dir="0" index="23" bw="16" slack="0"/>
<pin id="252" dir="0" index="24" bw="16" slack="0"/>
<pin id="253" dir="0" index="25" bw="16" slack="0"/>
<pin id="254" dir="0" index="26" bw="16" slack="0"/>
<pin id="255" dir="0" index="27" bw="16" slack="0"/>
<pin id="256" dir="1" index="28" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_1/2 icmp_ln323/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sX_2_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_2_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln289_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sY_2_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_2_load/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="pY_2_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_2_load/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="pX_2_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_2_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln289_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln289_3_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_3/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="and_ln289_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="and_ln289_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="res_out_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="res_out_4_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_4/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="res_out_5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_5/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="res_out_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="res_out_6/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_0_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="0" index="2" bw="16" slack="0"/>
<pin id="377" dir="0" index="3" bw="16" slack="0"/>
<pin id="378" dir="0" index="4" bw="16" slack="0"/>
<pin id="379" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln313_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln313/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln313_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln326_store_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln328_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln328_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="0" index="2" bw="32" slack="0"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln328_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln315_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln316_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln317_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln317_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln321_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln323_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln323_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln318_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln319_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="sX_2_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sX_2_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="icmp_ln289_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="486" class="1005" name="sY_2_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sY_2_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="pY_2_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pY_2_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="pX_2_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pX_2_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="and_ln289_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="82" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="110" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="90" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="191"><net_src comp="128" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="192"><net_src comp="122" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="193"><net_src comp="116" pin="2"/><net_sink comp="151" pin=3"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="151" pin=4"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="151" pin=5"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="151" pin=6"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="151" pin=7"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="151" pin=8"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="151" pin=9"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="151" pin=10"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="151" pin=11"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="151" pin=12"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="151" pin=13"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="151" pin=14"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="151" pin=15"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="151" pin=16"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="151" pin=17"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="151" pin=18"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="151" pin=19"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="151" pin=20"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="151" pin=21"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="151" pin=22"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="151" pin=23"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="151" pin=24"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="151" pin=25"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="151" pin=26"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="151" pin=27"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="151" pin=28"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="151" pin=29"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="151" pin=30"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="151" pin=31"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="151" pin=32"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="151" pin=33"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="151" pin=34"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="151" pin=35"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="151" pin=36"/></net>

<net id="257"><net_src comp="106" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="227" pin=5"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="227" pin=6"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="227" pin=7"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="227" pin=8"/></net>

<net id="266"><net_src comp="30" pin="0"/><net_sink comp="227" pin=9"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="227" pin=10"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="227" pin=11"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="227" pin=12"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="227" pin=13"/></net>

<net id="271"><net_src comp="16" pin="0"/><net_sink comp="227" pin=14"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="227" pin=15"/></net>

<net id="273"><net_src comp="32" pin="0"/><net_sink comp="227" pin=16"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="227" pin=17"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="227" pin=18"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="227" pin=19"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="227" pin=20"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="227" pin=21"/></net>

<net id="279"><net_src comp="20" pin="0"/><net_sink comp="227" pin=22"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="227" pin=23"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="227" pin=24"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="227" pin=25"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="227" pin=26"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="227" pin=27"/></net>

<net id="289"><net_src comp="96" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="74" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="96" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="76" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="308"><net_src comp="78" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="80" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="98" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="305" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="100" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="102" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="104" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="98" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="309" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="100" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="102" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="329" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="104" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="323" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="285" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="227" pin="28"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="227" pin="28"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="227" pin="28"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="227" pin="28"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="108" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="365" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="361" pin="1"/><net_sink comp="373" pin=3"/></net>

<net id="384"><net_src comp="357" pin="1"/><net_sink comp="373" pin=4"/></net>

<net id="385"><net_src comp="373" pin="5"/><net_sink comp="134" pin=2"/></net>

<net id="390"><net_src comp="100" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="112" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="386" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="80" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="100" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="96" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="90" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="74" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="100" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="114" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="433" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="78" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="100" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="285" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="455" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="78" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="144" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="290" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="484"><net_src comp="294" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="489"><net_src comp="300" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="495"><net_src comp="305" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="500"><net_src comp="309" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="505"><net_src comp="351" pin="2"/><net_sink comp="502" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer7_out | {3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {1 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {1 }
	Port: p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3 | {1 }
	Port: p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL | {1 }
	Port: sX_2 | {3 }
	Port: sY_2 | {3 }
	Port: pY_2 | {3 }
	Port: pX_2 | {3 }
 - Input state : 
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : in_elem_0_0_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : in_elem_0_1_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : in_elem_0_2_0_0_0_val | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9 | {1 2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_5 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_2 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_4 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_1 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL_3 | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL | {1 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : sX_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : sY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : pY_2 | {2 }
	Port: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config7> : pX_2 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln289 : 1
		br_ln289 : 2
		icmp_ln289_1 : 1
		tmp_5 : 1
		icmp_ln289_2 : 2
		tmp_6 : 1
		icmp_ln289_3 : 2
		and_ln289 : 3
		and_ln289_1 : 3
		br_ln289 : 3
	State 3
		res_out : 1
		res_out_4 : 1
		res_out_5 : 1
		res_out_6 : 1
		p_0 : 2
		write_ln309 : 3
		icmp_ln313 : 1
		br_ln313 : 2
		store_ln326 : 1
		select_ln328 : 1
		store_ln328 : 2
		icmp_ln317 : 1
		br_ln317 : 2
		store_ln321 : 1
		select_ln323 : 1
		storemerge : 2
		store_ln319 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   call   |    call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config7_s_fu_151   |    0    |    0    |    0    |
|          | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s_fu_227 |   101   |   520   |   3744  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    grp_fu_285                                   |    0    |    0    |    39   |
|          |                                icmp_ln289_fu_294                                |    0    |    0    |    39   |
|   icmp   |                               icmp_ln289_2_fu_323                               |    0    |    0    |    38   |
|          |                               icmp_ln289_3_fu_339                               |    0    |    0    |    38   |
|          |                                icmp_ln313_fu_391                                |    0    |    0    |    39   |
|          |                                icmp_ln317_fu_438                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 add_ln313_fu_386                                |    0    |    0    |    39   |
|    add   |                                 add_ln328_fu_403                                |    0    |    0    |    39   |
|          |                                 add_ln317_fu_433                                |    0    |    0    |    39   |
|          |                                 add_ln323_fu_450                                |    0    |    0    |    39   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|  select  |                               select_ln328_fu_408                               |    0    |    0    |    32   |
|          |                               select_ln323_fu_455                               |    0    |    0    |    32   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|    and   |                                 and_ln289_fu_345                                |    0    |    0    |    2    |
|          |                                and_ln289_1_fu_351                               |    0    |    0    |    2    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                      in_elem_0_2_0_0_0_val_read_read_fu_116                     |    0    |    0    |    0    |
|   read   |                      in_elem_0_1_0_0_0_val_read_read_fu_122                     |    0    |    0    |    0    |
|          |                      in_elem_0_0_0_0_0_val_read_read_fu_128                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                             write_ln309_write_fu_134                            |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|partselect|                                   tmp_5_fu_313                                  |    0    |    0    |    0    |
|          |                                   tmp_6_fu_329                                  |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  res_out_fu_357                                 |    0    |    0    |    0    |
|extractvalue|                                 res_out_4_fu_361                                |    0    |    0    |    0    |
|          |                                 res_out_5_fu_365                                |    0    |    0    |    0    |
|          |                                 res_out_6_fu_369                                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                    p_0_fu_373                                   |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                 |   101   |   520   |   4200  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|and_ln289_1_reg_502|    1   |
| icmp_ln289_reg_481|    1   |
| pX_2_load_reg_497 |   32   |
| pY_2_load_reg_492 |   32   |
| sX_2_load_reg_476 |   32   |
| sY_2_load_reg_486 |   32   |
| storemerge_reg_141|   32   |
+-------------------+--------+
|       Total       |   162  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_285 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   101  |    -   |   520  |  4200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   162  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   101  |    0   |   682  |  4209  |
+-----------+--------+--------+--------+--------+
