// Seed: 1477107086
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4 = id_2;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd26
) (
    output supply0 id_0,
    output wor id_1,
    output wand id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand _id_6
);
  wire [-1 : id_6  ==  -1] id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd90
) (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wand _id_6
);
  wire [1 : (  1  )] id_8;
  wire [-1 : id_6] id_9;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
endmodule
