INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sources_1/new/addbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/GitHub/CSM152B_S23/lab_1/lab_1.srcs/sim_1/new/addbit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addbit_tb
