Processing program.
spec contains 2 APs (['q1', 'q0'])
simplified !((!request & !changeRoom) | (!request & changeRoom) | (redrequest & request & !changeRoom & ((cnt - 1) >= 0) & ((cnt - 1) <= 5)) | (request & !redrequest & !changeRoom & ((cnt + 1) >= 0) & ((cnt + 1) <= 5))) (len 208) to (request & ((redrequest & ((!(!(cnt <= 5) | (((cnt - 1) <= 5) & (1 <= cnt) & (cnt <= 5))) & (0 <= cnt) & !changeRoom) | ((cnt <= 5) & changeRoom & (0 <= cnt)))) | (((!(!(cnt <= 5) | (((cnt + 1) <= 5) & (0 <= (cnt + 1)) & (cnt <= 5))) & (0 <= cnt) & !changeRoom) | ((cnt <= 5) & changeRoom & (0 <= cnt))) & !redrequest))) (len 320)
(request & ((redrequest & ((!(!(cnt <= 5) | (((cnt - 1) <= 5) & (1 <= cnt) & (cnt <= 5))) & (0 <= cnt) & !changeRoom) | ((cnt <= 5) & changeRoom & (0 <= cnt)))) | (((!(!(cnt <= 5) | (((cnt + 1) <= 5) & (0 <= (cnt + 1)) & (cnt <= 5))) & (0 <= cnt) & !changeRoom) | ((cnt <= 5) & changeRoom & (0 <= cnt))) & !redrequest)))
Starting abstract synthesis loop.
adding (0 <= (cnt - 1)), (cnt_prev < cnt), roomA, ((cnt + 1) <= 5), (cnt_prev > cnt) to predicate abstraction
constructing LTL abstraction
ltl abstraction took: 0.0020563602447509766
running LTL synthesis
massaging abstract counterstrategy
checking for compatibility of counterstrategy with program
Unrealizable.
digraph MooreMachine {
	graph [nodesep=0.5 overlap=scalexy ranksep=0.8 splines=true]
	node [shape=circle]
	edge [fontname=mono]
	init [label="" shape=point]
	st_3 [label="(!q0 & !pred__cntprev_GT_cnt_ & !pred__cntprev_LT_cnt_ & !pred_roomA & pred___cnt_PLUS_1__LTEQ_5_ & q1 & pred__0_LTEQ__cnt_MINUS_1__)"]
	st_2 [label="(!q1 & !pred__cntprev_GT_cnt_ & !pred__cntprev_LT_cnt_ & !pred_roomA & !changeRoom & !request & pred___cnt_PLUS_1__LTEQ_5_ & pred__0_LTEQ__cnt_MINUS_1__ & q0)"]
	st_1 [label="(!q1 & !pred__cntprev_GT_cnt_ & !request & changeRoom & pred___cnt_PLUS_1__LTEQ_5_ & pred_roomA & pred__cntprev_LT_cnt_ & pred__0_LTEQ__cnt_MINUS_1__ & q0)"]
	st_0 [label="(!pred__0_LTEQ__cnt_MINUS_1__ & !q1 & !pred__cntprev_GT_cnt_ & !pred__cntprev_LT_cnt_ & !changeRoom & !redrequest & request & pred___cnt_PLUS_1__LTEQ_5_ & pred_roomA & q0)"]
	init -> st_0 [style=solid]
	st_0 -> st_1 [label=TRUE]
	st_1 -> st_2 [label=TRUE]
	st_2 -> st_3 [label=TRUE]
	st_3 -> st_3 [label=TRUE]
}
Synthesis took:  1650.0582695007324 ms
