

================================================================
== Vivado HLS Report for 'packer'
================================================================
* Date:           Tue Apr 10 00:18:52 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mnist_fp32_naive
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Pack    |   11|   11|         3|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str52, i32 0, i32 0, [1 x i8]* @p_str53, [1 x i8]* @p_str54, [1 x i8]* @p_str55, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str56, [1 x i8]* @p_str57)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%packet_user_V = alloca [10 x i1], align 1" [mnist_fp32_naive/packer.h:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%packet_id_V = alloca [10 x i1], align 1" [mnist_fp32_naive/packer.h:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%packet_dest_V = alloca [10 x i1], align 1" [mnist_fp32_naive/packer.h:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_fp32_naive/packer.h:13]

 <State 2> : 2.32ns
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader.preheader ], [ %i_2, %0 ]"
ST_2 : Operation 13 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i, -6" [mnist_fp32_naive/packer.h:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i, 1" [mnist_fp32_naive/packer.h:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %0" [mnist_fp32_naive/packer.h:13]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i to i64" [mnist_fp32_naive/packer.h:15]
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%tmp_last_V = icmp eq i4 %i, -7" [mnist_fp32_naive/packer.h:20]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%packet_user_V_addr = getelementptr [10 x i1]* %packet_user_V, i64 0, i64 %tmp_s" [mnist_fp32_naive/packer.h:22]
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%tmp_user_V = load i1* %packet_user_V_addr, align 2" [mnist_fp32_naive/packer.h:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%packet_id_V_addr = getelementptr [10 x i1]* %packet_id_V, i64 0, i64 %tmp_s" [mnist_fp32_naive/packer.h:22]
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%tmp_id_V = load i1* %packet_id_V_addr, align 4" [mnist_fp32_naive/packer.h:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%packet_dest_V_addr = getelementptr [10 x i1]* %packet_dest_V, i64 0, i64 %tmp_s" [mnist_fp32_naive/packer.h:22]
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%tmp_dest_V = load i1* %packet_dest_V_addr, align 1" [mnist_fp32_naive/packer.h:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

 <State 3> : 3.63ns
ST_3 : Operation 24 [1/1] (3.63ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %stream_in_V)" [mnist_fp32_naive/packer.h:15]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V = bitcast float %tmp to i32" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/utils/x_hls_utils.h:426->/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/utils/x_hls_utils.h:435->mnist_fp32_naive/packer.h:16]
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%tmp_user_V = load i1* %packet_user_V_addr, align 2" [mnist_fp32_naive/packer.h:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 27 [1/2] (2.32ns)   --->   "%tmp_id_V = load i1* %packet_id_V_addr, align 4" [mnist_fp32_naive/packer.h:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 28 [1/2] (2.32ns)   --->   "%tmp_dest_V = load i1* %packet_dest_V_addr, align 1" [mnist_fp32_naive/packer.h:22]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_3 : Operation 29 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i32 %tmp_data_V, i4 -1, i4 -1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [mnist_fp32_naive/packer.h:22]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind" [mnist_fp32_naive/packer.h:13]
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)" [mnist_fp32_naive/packer.h:13]
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_fp32_naive/packer.h:14]
ST_4 : Operation 34 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %stream_out_V_data_V, i4* %stream_out_V_keep_V, i4* %stream_out_V_strb_V, i1* %stream_out_V_user_V, i1* %stream_out_V_last_V, i1* %stream_out_V_id_V, i1* %stream_out_V_dest_V, i32 %tmp_data_V, i4 -1, i4 -1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [mnist_fp32_naive/packer.h:22]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_6)" [mnist_fp32_naive/packer.h:23]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_fp32_naive/packer.h:13]

 <State 5> : 0.00ns
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [mnist_fp32_naive/packer.h:24]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6         (specinterface    ) [ 000000]
StgValue_7         (specinterface    ) [ 000000]
packet_user_V      (alloca           ) [ 001110]
packet_id_V        (alloca           ) [ 001110]
packet_dest_V      (alloca           ) [ 001110]
StgValue_11        (br               ) [ 011110]
i                  (phi              ) [ 001000]
exitcond           (icmp             ) [ 001110]
i_2                (add              ) [ 011110]
StgValue_15        (br               ) [ 000000]
tmp_s              (zext             ) [ 000000]
tmp_last_V         (icmp             ) [ 001110]
packet_user_V_addr (getelementptr    ) [ 001100]
packet_id_V_addr   (getelementptr    ) [ 001100]
packet_dest_V_addr (getelementptr    ) [ 001100]
tmp                (read             ) [ 000000]
tmp_data_V         (bitcast          ) [ 001010]
tmp_user_V         (load             ) [ 001010]
tmp_id_V           (load             ) [ 001010]
tmp_dest_V         (load             ) [ 001010]
empty              (speclooptripcount) [ 000000]
StgValue_31        (specloopname     ) [ 000000]
tmp_6              (specregionbegin  ) [ 000000]
StgValue_33        (specpipeline     ) [ 000000]
StgValue_34        (write            ) [ 000000]
empty_12           (specregionend    ) [ 000000]
StgValue_36        (br               ) [ 011110]
StgValue_37        (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="packet_user_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="packet_user_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="packet_id_V_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="packet_id_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="packet_dest_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="packet_dest_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="4" slack="0"/>
<pin id="103" dir="0" index="4" bw="1" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="1" slack="0"/>
<pin id="106" dir="0" index="7" bw="1" slack="0"/>
<pin id="107" dir="0" index="8" bw="32" slack="0"/>
<pin id="108" dir="0" index="9" bw="1" slack="0"/>
<pin id="109" dir="0" index="10" bw="1" slack="0"/>
<pin id="110" dir="0" index="11" bw="1" slack="0"/>
<pin id="111" dir="0" index="12" bw="1" slack="1"/>
<pin id="112" dir="0" index="13" bw="1" slack="0"/>
<pin id="113" dir="0" index="14" bw="1" slack="0"/>
<pin id="114" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_29/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="packet_user_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="packet_user_V_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="packet_id_V_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="packet_id_V_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="packet_dest_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="packet_dest_V_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="exitcond_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="i_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_last_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_data_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="exitcond_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_last_V_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="216" class="1005" name="packet_user_V_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="packet_user_V_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="packet_id_V_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="packet_id_V_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="packet_dest_V_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="packet_dest_V_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_data_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_user_V_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_id_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_dest_V_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="98" pin=9"/></net>

<net id="124"><net_src comp="62" pin="0"/><net_sink comp="98" pin=10"/></net>

<net id="130"><net_src comp="56" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="131" pin="2"/><net_sink comp="98" pin=11"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="143" pin="2"/><net_sink comp="98" pin=13"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="56" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="155" pin="2"/><net_sink comp="98" pin=14"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="165" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="165" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="165" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="195"><net_src comp="165" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="92" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="205"><net_src comp="172" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="178" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="214"><net_src comp="191" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="98" pin=12"/></net>

<net id="219"><net_src comp="125" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="224"><net_src comp="137" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="229"><net_src comp="149" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="234"><net_src comp="197" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="239"><net_src comp="131" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="98" pin=11"/></net>

<net id="244"><net_src comp="143" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="98" pin=13"/></net>

<net id="249"><net_src comp="155" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="98" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {4 }
	Port: stream_out_V_keep_V | {4 }
	Port: stream_out_V_strb_V | {4 }
	Port: stream_out_V_user_V | {4 }
	Port: stream_out_V_last_V | {4 }
	Port: stream_out_V_id_V | {4 }
	Port: stream_out_V_dest_V | {4 }
 - Input state : 
	Port: packer : stream_in_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_2 : 1
		StgValue_15 : 2
		tmp_s : 1
		tmp_last_V : 1
		packet_user_V_addr : 2
		tmp_user_V : 3
		packet_id_V_addr : 2
		tmp_id_V : 3
		packet_dest_V_addr : 2
		tmp_dest_V : 3
	State 3
		StgValue_29 : 1
	State 4
		empty_12 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  exitcond_fu_172  |    0    |    9    |
|          | tmp_last_V_fu_191 |    0    |    9    |
|----------|-------------------|---------|---------|
|    add   |     i_2_fu_178    |    0    |    13   |
|----------|-------------------|---------|---------|
|   read   |   tmp_read_fu_92  |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_98  |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    tmp_s_fu_184   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    31   |
|----------|-------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|packet_dest_V|    0   |    2   |    1   |
| packet_id_V |    0   |    2   |    1   |
|packet_user_V|    0   |    2   |    1   |
+-------------+--------+--------+--------+
|    Total    |    0   |    6   |    3   |
+-------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     exitcond_reg_202     |    1   |
|        i_2_reg_206       |    4   |
|         i_reg_161        |    4   |
|packet_dest_V_addr_reg_226|    4   |
| packet_id_V_addr_reg_221 |    4   |
|packet_user_V_addr_reg_216|    4   |
|    tmp_data_V_reg_231    |   32   |
|    tmp_dest_V_reg_246    |    1   |
|     tmp_id_V_reg_241     |    1   |
|    tmp_last_V_reg_211    |    1   |
|    tmp_user_V_reg_236    |    1   |
+--------------------------+--------+
|           Total          |   57   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_98  |  p8  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_98  |  p11 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_98  |  p13 |   2  |   1  |    2   ||    9    |
|  grp_write_fu_98  |  p14 |   2  |   1  |    2   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_143 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_155 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   31   |
|   Memory  |    0   |    -   |    6   |    3   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   57   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   63   |   97   |
+-----------+--------+--------+--------+--------+
