# VHDL
COVID-19 Vaccination Queue Management System
There are two parts in this assignment. The first part is a Verilog simulation of an imaginary flip-flop design. The second part
consists of the implementation of a Lab Entrance System. I used Xilinx and verilog for built this project.
