{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702522905094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702522905094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 05:01:25 2023 " "Processing started: Thu Dec 14 05:01:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702522905094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522905094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx -c tx " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx -c tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522905094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702522905659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702522905660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/logistic_map.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logistic_map " "Found entity 1: logistic_map" {  } { { "../hdl/tx/chaos_gen/logistic_map.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/logistic_map.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_xpander.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_xpander " "Found entity 1: chaos_xpander" {  } { { "../hdl/tx/chaos_gen/chaos_xpander.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_xpander.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chaos_gen/chaos_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chaos_gen " "Found entity 1: chaos_gen" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "../hdl/tx/tx_fsm.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx_fsm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914384 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "modulator.sv(41) " "Verilog HDL warning at modulator.sv(41): extended using \"x\" or \"z\"" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1702522914386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/modulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "../hdl/tx/modulator.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/modulator.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/tx/chip_bit_ctr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chip_bit_ctr " "Found entity 1: chip_bit_ctr" {  } { { "../hdl/tx/chip_bit_ctr.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chip_bit_ctr.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/wire_shuffler_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wire_shuffler_pkg (SystemVerilog) " "Found design unit 1: wire_shuffler_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/wire_shuffler_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/wire_shuffler_pkg.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/pkgs/spreading_factors_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spreading_factors_pkg (SystemVerilog) " "Found design unit 1: spreading_factors_pkg (SystemVerilog)" {  } { { "../hdl/pkgs/spreading_factors_pkg.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/pkgs/spreading_factors_pkg.sv" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/calc_partial_product.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calc_partial_product " "Found entity 1: calc_partial_product" {  } { { "../hdl/booth/calc_partial_product.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/calc_partial_product.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/booth/booth_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mul " "Found entity 1: booth_mul" {  } { { "../hdl/booth/booth_mul.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/booth_mul.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/piso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piso " "Found entity 1: piso" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/misc/negedge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negedge_detector " "Found entity 1: negedge_detector" {  } { { "../hdl/misc/negedge_detector.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/negedge_detector.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /projects/dcsk/dcsk/dcsk/hdl/interfaces/tx_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_if " "Found entity 1: tx_if" {  } { { "../hdl/interfaces/tx_if.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/interfaces/tx_if.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702522914394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522914394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx " "Elaborating entity \"tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702522914555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm tx_fsm:U_tx_fsm " "Elaborating entity \"tx_fsm\" for hierarchy \"tx_fsm:U_tx_fsm\"" {  } { { "../hdl/tx/tx.sv" "U_tx_fsm" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedge_detector tx_fsm:U_tx_fsm\|negedge_detector:U_negedge_detector " "Elaborating entity \"negedge_detector\" for hierarchy \"tx_fsm:U_tx_fsm\|negedge_detector:U_negedge_detector\"" {  } { { "../hdl/tx/tx_fsm.sv" "U_negedge_detector" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx_fsm.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaos_gen chaos_gen:U_chaos_gen " "Elaborating entity \"chaos_gen\" for hierarchy \"chaos_gen:U_chaos_gen\"" {  } { { "../hdl/tx/tx.sv" "U_chaos_gen" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logistic_map chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map " "Elaborating entity \"logistic_map\" for hierarchy \"chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_logistic_map" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mul chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul " "Elaborating entity \"booth_mul\" for hierarchy \"chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\"" {  } { { "../hdl/tx/chaos_gen/logistic_map.sv" "U_booth_mul" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/logistic_map.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_partial_product chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\|calc_partial_product:gen_partial_products\[0\].U_partial_product " "Elaborating entity \"calc_partial_product\" for hierarchy \"chaos_gen:U_chaos_gen\|logistic_map:U_logistic_map\|booth_mul:U_booth_mul\|calc_partial_product:gen_partial_products\[0\].U_partial_product\"" {  } { { "../hdl/booth/booth_mul.sv" "gen_partial_products\[0\].U_partial_product" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/booth_mul.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 calc_partial_product.sv(55) " "Verilog HDL assignment warning at calc_partial_product.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "../hdl/booth/calc_partial_product.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/booth/calc_partial_product.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702522914756 "|tx|chaos_gen:U_chaos_gen|logistic_map:U_logistic_map|booth_mul:U_booth_mul|calc_partial_product:gen_partial_products[0].U_partial_product"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chaos_xpander chaos_gen:U_chaos_gen\|chaos_xpander:U_chaos_xpander " "Elaborating entity \"chaos_xpander\" for hierarchy \"chaos_gen:U_chaos_gen\|chaos_xpander:U_chaos_xpander\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_chaos_xpander" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso chaos_gen:U_chaos_gen\|piso:U_chaos_piso " "Elaborating entity \"piso\" for hierarchy \"chaos_gen:U_chaos_gen\|piso:U_chaos_piso\"" {  } { { "../hdl/tx/chaos_gen/chaos_gen.sv" "U_chaos_piso" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/chaos_gen/chaos_gen.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914799 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(30) " "Verilog HDL error at piso.sv(30): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702522914822 "|tx|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 piso.sv(30) " "Verilog HDL assignment warning at piso.sv(30): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702522914822 "|tx|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 piso.sv(34) " "Verilog HDL assignment warning at piso.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702522914822 "|tx|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(38) " "Verilog HDL error at piso.sv(38): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 38 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702522914822 "|tx|chaos_gen:U_chaos_gen|piso:U_chaos_piso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chip_bit_ctr chip_bit_ctr:U_chip_bit_ctr " "Elaborating entity \"chip_bit_ctr\" for hierarchy \"chip_bit_ctr:U_chip_bit_ctr\"" {  } { { "../hdl/tx/tx.sv" "U_chip_bit_ctr" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piso piso:U_msg_buffer " "Elaborating entity \"piso\" for hierarchy \"piso:U_msg_buffer\"" {  } { { "../hdl/tx/tx.sv" "U_msg_buffer" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914824 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(30) " "Verilog HDL error at piso.sv(30): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702522914825 "|tx|piso:U_msg_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 piso.sv(30) " "Verilog HDL assignment warning at piso.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702522914825 "|tx|piso:U_msg_buffer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 piso.sv(34) " "Verilog HDL assignment warning at piso.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702522914825 "|tx|piso:U_msg_buffer"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "piso.sv(38) " "Verilog HDL error at piso.sv(38): constant value overflow" {  } { { "../hdl/misc/piso.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/misc/piso.sv" 38 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1702522914825 "|tx|piso:U_msg_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator modulator:U_modulator " "Elaborating entity \"modulator\" for hierarchy \"modulator:U_modulator\"" {  } { { "../hdl/tx/tx.sv" "U_modulator" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522914825 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "tx_if.o_is_sending " "Inserted always-enabled tri-state buffer between \"tx_if.o_is_sending\" and its non-tri-state driver." {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "tx_if.o_tx " "Inserted always-enabled tri-state buffer between \"tx_if.o_tx\" and its non-tri-state driver." {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1702522916637 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1702522916637 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_sf\[0\] " "bidirectional pin \"tx_if.i_sf\[0\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_sf\[1\] " "bidirectional pin \"tx_if.i_sf\[1\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_load_seed " "bidirectional pin \"tx_if.i_load_seed\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[0\] " "bidirectional pin \"tx_if.i_seed\[0\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[1\] " "bidirectional pin \"tx_if.i_seed\[1\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[2\] " "bidirectional pin \"tx_if.i_seed\[2\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[3\] " "bidirectional pin \"tx_if.i_seed\[3\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[4\] " "bidirectional pin \"tx_if.i_seed\[4\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[5\] " "bidirectional pin \"tx_if.i_seed\[5\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[6\] " "bidirectional pin \"tx_if.i_seed\[6\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_seed\[7\] " "bidirectional pin \"tx_if.i_seed\[7\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_send " "bidirectional pin \"tx_if.i_send\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[0\] " "bidirectional pin \"tx_if.i_msg\[0\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[1\] " "bidirectional pin \"tx_if.i_msg\[1\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[2\] " "bidirectional pin \"tx_if.i_msg\[2\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[3\] " "bidirectional pin \"tx_if.i_msg\[3\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[4\] " "bidirectional pin \"tx_if.i_msg\[4\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[5\] " "bidirectional pin \"tx_if.i_msg\[5\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[6\] " "bidirectional pin \"tx_if.i_msg\[6\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[7\] " "bidirectional pin \"tx_if.i_msg\[7\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[8\] " "bidirectional pin \"tx_if.i_msg\[8\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[9\] " "bidirectional pin \"tx_if.i_msg\[9\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[10\] " "bidirectional pin \"tx_if.i_msg\[10\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[11\] " "bidirectional pin \"tx_if.i_msg\[11\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[12\] " "bidirectional pin \"tx_if.i_msg\[12\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[13\] " "bidirectional pin \"tx_if.i_msg\[13\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[14\] " "bidirectional pin \"tx_if.i_msg\[14\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[15\] " "bidirectional pin \"tx_if.i_msg\[15\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[16\] " "bidirectional pin \"tx_if.i_msg\[16\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[17\] " "bidirectional pin \"tx_if.i_msg\[17\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[18\] " "bidirectional pin \"tx_if.i_msg\[18\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[19\] " "bidirectional pin \"tx_if.i_msg\[19\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[20\] " "bidirectional pin \"tx_if.i_msg\[20\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[21\] " "bidirectional pin \"tx_if.i_msg\[21\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[22\] " "bidirectional pin \"tx_if.i_msg\[22\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[23\] " "bidirectional pin \"tx_if.i_msg\[23\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[24\] " "bidirectional pin \"tx_if.i_msg\[24\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[25\] " "bidirectional pin \"tx_if.i_msg\[25\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[26\] " "bidirectional pin \"tx_if.i_msg\[26\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[27\] " "bidirectional pin \"tx_if.i_msg\[27\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[28\] " "bidirectional pin \"tx_if.i_msg\[28\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[29\] " "bidirectional pin \"tx_if.i_msg\[29\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[30\] " "bidirectional pin \"tx_if.i_msg\[30\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_msg\[31\] " "bidirectional pin \"tx_if.i_msg\[31\]\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_arst_n " "bidirectional pin \"tx_if.i_arst_n\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "tx_if.i_clk " "bidirectional pin \"tx_if.i_clk\" has no driver" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1702522916637 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1702522916637 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "tx_if.o_is_sending~synth " "Node \"tx_if.o_is_sending~synth\"" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702522919066 ""} { "Warning" "WMLS_MLS_NODE_NAME" "tx_if.o_tx~synth " "Node \"tx_if.o_tx~synth\"" {  } { { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702522919066 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1702522919066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702522919224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.map.smsg " "Generated suppressed messages file G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522920308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702522920879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702522920879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "599 " "Implemented 599 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702522922623 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702522922623 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702522922623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "551 " "Implemented 551 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702522922623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702522922623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702522922638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 05:02:02 2023 " "Processing ended: Thu Dec 14 05:02:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702522922638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702522922638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702522922638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702522922638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702522945287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702522945287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 05:02:04 2023 " "Processing started: Thu Dec 14 05:02:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702522945287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702522945287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tx -c tx " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tx -c tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702522945287 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702522945965 ""}
{ "Info" "0" "" "Project  = tx" {  } {  } 0 0 "Project  = tx" 0 0 "Fitter" 0 0 1702522945982 ""}
{ "Info" "0" "" "Revision = tx" {  } {  } 0 0 "Revision = tx" 0 0 "Fitter" 0 0 1702522945984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702522946089 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702522946089 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tx 5CEFA9U19I7 " "Selected device 5CEFA9U19I7 for design \"tx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702522946191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702522946227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702522946227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702522947272 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702522947719 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702522948858 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702522949365 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702522959194 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tx_if.i_clk~inputCLKENA0 285 global CLKCTRL_G10 " "tx_if.i_clk~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702522959645 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tx_if.i_arst_n~inputCLKENA0 285 global CLKCTRL_G8 " "tx_if.i_arst_n~inputCLKENA0 with 285 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702522959645 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702522959645 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702522959645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702522959829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702522959830 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702522959833 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702522959834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702522959835 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702522959836 ""}
{ "Info" "ISTA_SDC_FOUND" "tx.out.sdc " "Reading SDC File: 'tx.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1702522960626 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_BAD_TYPE_COLLECTION" "Positional argument collection_obj_2 \[all_clocks\] ( port ) clk " "Collection filter Positional argument collection_obj_2 with value \[all_clocks\] requires type ( port ), but found type clk." {  } {  } 0 332092 "Collection filter %1!s! with value %2!s! requires type %3!s!, but found type %4!s!." 0 0 "Design Software" 0 -1 1702522960630 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Fitter" 0 -1 1702522960630 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1702522960637 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1702522960637 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702522960637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702522960637 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        Clock " "  20.000        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1702522960637 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1702522960637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702522960722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702522960723 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702522960723 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702522961040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702522971577 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702522972363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:29 " "Fitter placement preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523000505 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702523020342 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702523026612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523026612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702523028520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X97_Y0 X108_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X97_Y0 to location X108_Y10" {  } { { "loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X97_Y0 to location X108_Y10"} { { 12 { 0 ""} 97 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702523036313 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702523036313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702523038568 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1702523038568 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702523038568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523038571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.38 " "Total time spent on timing analysis during the Fitter is 1.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702523040677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702523040737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702523041218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702523041219 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702523041702 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702523050088 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "48 " "Following 48 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_is_sending a permanently enabled " "Pin tx_if.o_is_sending has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_is_sending } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.o_tx a permanently enabled " "Pin tx_if.o_tx has a permanently enabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.o_tx } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[0\] a permanently disabled " "Pin tx_if.i_sf\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[0] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_sf\[1\] a permanently disabled " "Pin tx_if.i_sf\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_sf[1] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_load_seed a permanently disabled " "Pin tx_if.i_load_seed has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_load_seed } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[0\] a permanently disabled " "Pin tx_if.i_seed\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[0] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[1\] a permanently disabled " "Pin tx_if.i_seed\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[1] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[2\] a permanently disabled " "Pin tx_if.i_seed\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[2] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[3\] a permanently disabled " "Pin tx_if.i_seed\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[3] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[4\] a permanently disabled " "Pin tx_if.i_seed\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[4] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[5\] a permanently disabled " "Pin tx_if.i_seed\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[5] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[6\] a permanently disabled " "Pin tx_if.i_seed\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[6] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_seed\[7\] a permanently disabled " "Pin tx_if.i_seed\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_seed[7] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_send a permanently disabled " "Pin tx_if.i_send has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_send } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[0\] a permanently disabled " "Pin tx_if.i_msg\[0\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[0] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[1\] a permanently disabled " "Pin tx_if.i_msg\[1\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[1] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[2\] a permanently disabled " "Pin tx_if.i_msg\[2\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[2] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[3\] a permanently disabled " "Pin tx_if.i_msg\[3\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[3] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[4\] a permanently disabled " "Pin tx_if.i_msg\[4\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[4] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[5\] a permanently disabled " "Pin tx_if.i_msg\[5\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[5] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[6\] a permanently disabled " "Pin tx_if.i_msg\[6\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[6] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[7\] a permanently disabled " "Pin tx_if.i_msg\[7\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[7] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[8\] a permanently disabled " "Pin tx_if.i_msg\[8\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[8] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[9\] a permanently disabled " "Pin tx_if.i_msg\[9\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[9] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[10\] a permanently disabled " "Pin tx_if.i_msg\[10\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[10] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[11\] a permanently disabled " "Pin tx_if.i_msg\[11\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[11] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[12\] a permanently disabled " "Pin tx_if.i_msg\[12\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[12] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[13\] a permanently disabled " "Pin tx_if.i_msg\[13\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[13] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[14\] a permanently disabled " "Pin tx_if.i_msg\[14\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[14] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[15\] a permanently disabled " "Pin tx_if.i_msg\[15\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[15] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[16\] a permanently disabled " "Pin tx_if.i_msg\[16\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[16] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[17\] a permanently disabled " "Pin tx_if.i_msg\[17\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[17] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[18\] a permanently disabled " "Pin tx_if.i_msg\[18\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[18] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[19\] a permanently disabled " "Pin tx_if.i_msg\[19\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[19] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[20\] a permanently disabled " "Pin tx_if.i_msg\[20\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[20] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[21\] a permanently disabled " "Pin tx_if.i_msg\[21\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[21] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[22\] a permanently disabled " "Pin tx_if.i_msg\[22\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[22] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[23\] a permanently disabled " "Pin tx_if.i_msg\[23\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[23] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[24\] a permanently disabled " "Pin tx_if.i_msg\[24\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[24] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[25\] a permanently disabled " "Pin tx_if.i_msg\[25\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[25] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[26\] a permanently disabled " "Pin tx_if.i_msg\[26\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[26] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[27\] a permanently disabled " "Pin tx_if.i_msg\[27\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[27] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[28\] a permanently disabled " "Pin tx_if.i_msg\[28\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[28] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[29\] a permanently disabled " "Pin tx_if.i_msg\[29\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[29] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[30\] a permanently disabled " "Pin tx_if.i_msg\[30\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[30] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_msg\[31\] a permanently disabled " "Pin tx_if.i_msg\[31\] has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_msg[31] } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_arst_n a permanently disabled " "Pin tx_if.i_arst_n has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_arst_n } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "tx_if.i_clk a permanently disabled " "Pin tx_if.i_clk has a permanently disabled output enable" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { tx_if.i_clk } } } { "../hdl/tx/tx.sv" "" { Text "G:/Projects/DCSK/DCSK/DCSK/hdl/tx/tx.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "G:/Projects/DCSK/DCSK/DCSK/tx_synth/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1702523050530 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1702523050530 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.fit.smsg " "Generated suppressed messages file G:/Projects/DCSK/DCSK/DCSK/tx_synth/output_files/tx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702523050876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7252 " "Peak virtual memory: 7252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702523051573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 05:04:11 2023 " "Processing ended: Thu Dec 14 05:04:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702523051573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702523051573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702523051573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702523051573 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702523072219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702523072220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 05:04:12 2023 " "Processing started: Thu Dec 14 05:04:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702523072220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702523072220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tx -c tx " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tx -c tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702523072220 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702523072808 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702523083428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702523092495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 05:04:52 2023 " "Processing ended: Thu Dec 14 05:04:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702523092495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702523092495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702523092495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702523092495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702523114075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702523114076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 05:04:54 2023 " "Processing started: Thu Dec 14 05:04:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702523114076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1702523114076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off tx -c tx " "Command: quartus_pow --read_settings_files=off --write_settings_files=off tx -c tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1702523114076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1702523114737 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1702523114739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1702523114739 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_STARTING_VCD_STATS_COLLECTION" "../vcd_file.vcd 0 ns End of File " "Starting scan of VCD file ../vcd_file.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222002 "Starting scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Power Analyzer" 0 -1 1702523114856 ""}
{ "Info" "IPUTIL_PUTIL_VCD_READER_FINISHED_VCD_STATS_COLLECTION" "../vcd_file.vcd 0 ns End of File " "Finished scan of VCD file ../vcd_file.vcd (0 ns to End of File) for signal static probabilities and transition densities" {  } {  } 0 222003 "Finished scan of VCD file %1!s! (%2!s! to %3!s!) for signal static probabilities and transition densities" 0 0 "Power Analyzer" 0 -1 1702523121014 ""}
{ "Info" "ISTA_SDC_FOUND" "tx.out.sdc " "Reading SDC File: 'tx.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1702523122225 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_BAD_TYPE_COLLECTION" "Positional argument collection_obj_2 \[all_clocks\] ( port ) clk " "Collection filter Positional argument collection_obj_2 with value \[all_clocks\] requires type ( port ), but found type clk." {  } {  } 0 332092 "Collection filter %1!s! with value %2!s! requires type %3!s!, but found type %4!s!." 0 0 "Design Software" 0 -1 1702523122229 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Power Analyzer" 0 -1 1702523122229 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Power Analyzer" 0 -1 1702523122237 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1702523122284 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1702523122285 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1702523122326 ""}
{ "Info" "IPAN_PAN_LOSS_OF_SIGNAL_ACTIVITY_SOURCE_INFO" "" "Detailed signal activity file source information is not written to output Signal Activity File." {  } {  } 0 215037 "Detailed signal activity file source information is not written to output Signal Activity File." 0 0 "Power Analyzer" 0 -1 1702523122431 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1702523122511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1702523122677 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1702523123633 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "1.524 millions of transitions / sec " "Average toggle rate for this design is 1.524 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1702523124747 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "534.47 mW " "Total thermal power estimate for the design is 534.47 mW" {  } { { "g:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "g:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1702523124787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5440 " "Peak virtual memory: 5440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702523125076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 05:05:25 2023 " "Processing ended: Thu Dec 14 05:05:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702523125076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702523125076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702523125076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1702523125076 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1702523145522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702523145522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 05:05:26 2023 " "Processing started: Thu Dec 14 05:05:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702523145522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702523145522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tx -c tx " "Command: quartus_sta tx -c tx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702523145522 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702523145608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702523146065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702523146065 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523146100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523146100 ""}
{ "Info" "ISTA_SDC_FOUND" "tx.out.sdc " "Reading SDC File: 'tx.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1702523146779 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_BAD_TYPE_COLLECTION" "Positional argument collection_obj_2 \[all_clocks\] ( port ) clk " "Collection filter Positional argument collection_obj_2 with value \[all_clocks\] requires type ( port ), but found type clk." {  } {  } 0 332092 "Collection filter %1!s! with value %2!s! requires type %3!s!, but found type %4!s!." 0 0 "Design Software" 0 -1 1702523146784 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Timing Analyzer" 0 -1 1702523146784 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1702523146792 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702523146792 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1702523146841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702523146997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702523146997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.115 " "Worst-case setup slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.115 Clock  " "   -0.115              -0.115 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523147000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.331 " "Worst-case hold slack is 0.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 Clock  " "    0.331               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523147005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.542 " "Worst-case recovery slack is 15.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.542               0.000 Clock  " "   15.542               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523147010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.538 " "Worst-case removal slack is 3.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.538               0.000 Clock  " "    3.538               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523147014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.293 " "Worst-case minimum pulse width slack is 9.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 Clock  " "    9.293               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523147016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523147016 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1702523147063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702523147110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702523148381 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1702523148450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702523148459 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702523148459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.129 " "Worst-case setup slack is -0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.129 Clock  " "   -0.129              -0.129 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523148460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 Clock  " "    0.318               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523148465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.523 " "Worst-case recovery slack is 15.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.523               0.000 Clock  " "   15.523               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523148469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.522 " "Worst-case removal slack is 3.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.522               0.000 Clock  " "    3.522               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523148472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.176 " "Worst-case minimum pulse width slack is 9.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.176               0.000 Clock  " "    9.176               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523148474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523148474 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1702523148479 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702523148630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702523149635 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1702523149700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.486 " "Worst-case setup slack is 5.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.486               0.000 Clock  " "    5.486               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 Clock  " "    0.172               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.627 " "Worst-case recovery slack is 15.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.627               0.000 Clock  " "   15.627               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.921 " "Worst-case removal slack is 3.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.921               0.000 Clock  " "    3.921               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.445 " "Worst-case minimum pulse width slack is 9.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445               0.000 Clock  " "    9.445               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149719 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1702523149726 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1702523149871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.208 " "Worst-case setup slack is 6.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.208               0.000 Clock  " "    6.208               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Clock  " "    0.149               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.594 " "Worst-case recovery slack is 15.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.594               0.000 Clock  " "   15.594               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.941 " "Worst-case removal slack is 3.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.941               0.000 Clock  " "    3.941               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.435 " "Worst-case minimum pulse width slack is 9.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 Clock  " "    9.435               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702523149889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702523149889 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702523151264 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702523151264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5353 " "Peak virtual memory: 5353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702523151318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 05:05:51 2023 " "Processing ended: Thu Dec 14 05:05:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702523151318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702523151318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702523151318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702523151318 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 80 s " "Quartus Prime Full Compilation was successful. 0 errors, 80 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702523152053 ""}
