#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Apr 02 15:24:57 2017
# Process ID: 12940
# Current directory: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9424 C:\Users\Utilizador\Desktop\Universidade\4_ano\2_semestre\CR\Praticas\Aula3\Aula3_final\project_ex3\project_1.xpr
# Log file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3/vivado.log
# Journal file: C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3/project_1.xpr
create_project Aula3_estudo_ex3 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
add_files -norecurse {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3/project_1.srcs/sources_1/new/Decimal_to_Displays_4.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3/project_1.srcs/sources_1/new/generator.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3/project_1.srcs/sources_1/imports/new/common.vhd C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3/project_1.srcs/sources_1/new/contador1000Bits.vhd}
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4 [current_project]
update_ip_catalog
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RanGen [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ranGen -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ranGen/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ranGen c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ranGen/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ranGen c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4} [current_project]
update_ip_catalog
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top contador1000Bits [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/cont1000 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/cont1000/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/cont1000 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/cont1000/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/cont1000 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ranGen c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4} [current_project]
update_ip_catalog
current_project project_1
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/project_ex3/project_1.srcs/sources_1/bd/ex3/ex3.bd}
current_project Aula3_estudo_ex3
create_bd_design "design_1"
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/cont1000 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/ranGen c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/decToDisp4 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {0.5 -197 -159} [get_bd_cells clock_divider_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RanGen:1.0 RanGen_0
endgroup
set_property location {1 -176 -285} [get_bd_cells RanGen_0]
set_property location {0.5 -408 -216} [get_bd_cells clock_divider_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:contador1000Bits:1.0 contador1000Bits_0
endgroup
set_property location {2.5 -130 -441} [get_bd_cells contador1000Bits_0]
set_property location {0.5 -443 -307} [get_bd_cells clock_divider_0]
set_property location {2 -118 -245} [get_bd_cells RanGen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
set_property location {3.5 205 -442} [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Decimal_to_Displays_4:1.0 Decimal_to_Displays_4_0
endgroup
set_property location {4.5 334 -276} [get_bd_cells Decimal_to_Displays_4_0]
set_property location {0.5 -442 -422} [get_bd_cells clock_divider_0]
set_property location {1.5 -214 -585} [get_bd_cells contador1000Bits_0]
set_property location {2 -178 -316} [get_bd_cells RanGen_0]
set_property location {2.5 134 -561} [get_bd_cells BinToBCD16_0]
set_property location {3.5 318 -346} [get_bd_cells Decimal_to_Displays_4_0]
set_property location {3 79 -581} [get_bd_cells BinToBCD16_0]
set_property location {3 62 -581} [get_bd_cells BinToBCD16_0]
set_property location {2.5 40 -576} [get_bd_cells BinToBCD16_0]
set_property location {2 -268 -580} [get_bd_cells contador1000Bits_0]
set_property location {1 -475 -453} [get_bd_cells clock_divider_0]
set_property location {0.5 -495 -456} [get_bd_cells clock_divider_0]
set_property location {1.5 -319 -341} [get_bd_cells RanGen_0]
set_property location {2.5 -182 -528} [get_bd_cells contador1000Bits_0]
set_property location {1.5 -529 -490} [get_bd_cells clock_divider_0]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1000000 [get_bd_ports clk]
endgroup
set_property location {-698 -515} [get_bd_ports clk]
create_bd_port -dir I btnL
set_property location {-698 -473} [get_bd_ports btnL]
create_bd_port -dir I btnC
connect_bd_net [get_bd_ports btnC] [get_bd_pins contador1000Bits_0/btnC]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
connect_bd_net [get_bd_ports btnL] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins contador1000Bits_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins RanGen_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins Decimal_to_Displays_4_0/clk]
connect_bd_net [get_bd_ports btnL] [get_bd_pins BinToBCD16_0/reset]
connect_bd_net [get_bd_pins RanGen_0/random_num] [get_bd_pins contador1000Bits_0/entrada]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins BinToBCD16_0/request]
connect_bd_net [get_bd_pins contador1000Bits_0/count1s] [get_bd_pins BinToBCD16_0/binary]
set_property location {5 224 -594} [get_bd_cells BinToBCD16_0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins Decimal_to_Displays_4_0/sw0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins Decimal_to_Displays_4_0/sw1]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins Decimal_to_Displays_4_0/sw2]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins Decimal_to_Displays_4_0/sw3]
create_bd_port -dir O -from 7 -to 0 an
create_bd_port -dir O -from 6 -to 0 seg
set_property location {617 -335} [get_bd_ports seg]
connect_bd_net [get_bd_ports an] [get_bd_pins Decimal_to_Displays_4_0/an]
connect_bd_net [get_bd_ports seg] [get_bd_pins Decimal_to_Displays_4_0/seg]
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clock_divider_0_0_synth_1 design_1_RanGen_0_0_synth_1 design_1_contador1000Bits_0_0_synth_1 design_1_BinToBCD16_0_0_synth_1 design_1_Decimal_to_Displays_4_0_0_synth_1 design_1_xlconstant_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project project_1
close_project
open_project C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/aula3_ex4/aula3_ex4/34-demo/34-demo.xpr
current_project Aula3_estudo_ex3
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex3/Aula3_estudo_ex3.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project 34-demo
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/aula3_ex4/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd}
current_project Aula3_estudo_ex3
close_project
create_project Aula3_estudo_ex4 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
add_files -fileset constrs_1 -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
import_files -norecurse {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/aula3_ex4/aula3_ex4/34-Hamming/34-Hamming.srcs/sources_1/new/hamming.vhd {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.srcs/sources_1/new/EightDisplayControl.vhd} {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.srcs/sources_1/new/segment_decoder.vhd}}
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/EightDispCont -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/EightDispCont/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/EightDispCont c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/EightDispCont/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/EightDispCont [current_project]
update_ip_catalog
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top hamming [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/EightDispCont} [current_project]
update_ip_catalog
current_project 34-demo
current_project Aula3_estudo_ex4
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
set_property location {0.5 -56 -186} [get_bd_cells blk_mem_gen_0]
current_project 34-demo
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_final/aula3_ex4/aula3_ex4/34-demo/34-demo.srcs/sources_1/bd/design_1/design_1.bd}
current_project Aula3_estudo_ex4
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
current_project 34-demo
startgroup
current_project Aula3_estudo_ex4
set_property -dict [list CONFIG.depth {16} CONFIG.data_width {1024}] [get_bd_cells dist_mem_gen_0]
endgroup
current_project 34-demo
startgroup
current_project Aula3_estudo_ex4
set_property -dict [list CONFIG.memory_type {rom} CONFIG.coefficient_file {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/coe_from_java1.coe}] [get_bd_cells dist_mem_gen_0]
endgroup
set_property location {0.5 -114 -154} [get_bd_cells dist_mem_gen_0]
set_property  ip_repo_paths  {c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/EightDispCont C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:BinToBCD16:1.0 BinToBCD16_0
endgroup
set_property location {2.5 352 -127} [get_bd_cells BinToBCD16_0]
set_property location {0.5 -236 -215} [get_bd_cells dist_mem_gen_0]
set_property location {1.5 71 -134} [get_bd_cells BinToBCD16_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {3.5 393 -315} [get_bd_cells EightDisplayControl_0]
set_property location {0.5 -198 -244} [get_bd_cells dist_mem_gen_0]
set_property location {1.5 66 -157} [get_bd_cells BinToBCD16_0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {2 -148 -379} [get_bd_cells clock_divider_0]
set_property location {0.5 -285 -199} [get_bd_cells dist_mem_gen_0]
set_property location {0.5 -349 -369} [get_bd_cells clock_divider_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hamming:1.0 hamming_0
endgroup
set_property location {3 74 -359} [get_bd_cells hamming_0]
set_property location {1.5 -55 -161} [get_bd_cells dist_mem_gen_0]
set_property location {1.5 -169 -365} [get_bd_cells clock_divider_0]
current_project 34-demo
current_project Aula3_estudo_ex4
save_bd_design
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells hamming_0]
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hamming:1.0 hamming_0
endgroup
set_property location {3.5 146 -414} [get_bd_cells hamming_0]
delete_bd_objs [get_bd_cells hamming_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/hamming -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/hamming/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/hamming c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/hamming/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/Hamming
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hamming:1.0 hamming_0
endgroup
set_property location {3 162 -356} [get_bd_cells hamming_0]
set_property location {2 -49 -207} [get_bd_cells dist_mem_gen_0]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1000000 [get_bd_ports clk]
endgroup
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
create_bd_port -dir I -type rst btnC
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnC]
connect_bd_net [get_bd_ports btnC] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_ports btnC] [get_bd_pins hamming_0/reset]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins hamming_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins BinToBCD16_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins EightDisplayControl_0/clk]
set_property location {3.5 247 -361} [get_bd_cells hamming_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {1}] [get_bd_cells xlconstant_0]
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins dist_mem_gen_0/a]
connect_bd_net [get_bd_pins dist_mem_gen_0/spo] [get_bd_pins hamming_0/word]
connect_bd_net [get_bd_pins hamming_0/dout] [get_bd_pins BinToBCD16_0/binary]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins BinToBCD16_0/reset]
undo
set_property location {3 187 -126} [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins BinToBCD16_0/request]
connect_bd_net [get_bd_ports btnC] [get_bd_pins BinToBCD16_0/reset]
set_property location {5 771 -307} [get_bd_cells EightDisplayControl_0]
set_property location {5 765 -315} [get_bd_cells EightDisplayControl_0]
set_property location {5.5 796 -305} [get_bd_cells EightDisplayControl_0]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD0] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD1] [get_bd_pins EightDisplayControl_0/near_rightR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD2] [get_bd_pins EightDisplayControl_0/near_leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD3] [get_bd_pins EightDisplayControl_0/leftR]
connect_bd_net [get_bd_pins BinToBCD16_0/BCD4] [get_bd_pins EightDisplayControl_0/rightL]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {4}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins EightDisplayControl_0/near_rightL]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins EightDisplayControl_0/near_leftL]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins EightDisplayControl_0/leftL]
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
current_project 34-demo
current_project Aula3_estudo_ex4
create_bd_port -dir O -from 7 -to 0 select_displays
set_property location {966 -314} [get_bd_ports select_displays]
connect_bd_net [get_bd_ports select_displays] [get_bd_pins EightDisplayControl_0/select_display]
create_bd_port -dir O -from 6 -to 0 segments
startgroup
connect_bd_net [get_bd_ports segments] [get_bd_pins EightDisplayControl_0/segments]
endgroup
save_bd_design
current_project 34-demo
current_project Aula3_estudo_ex4
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_dist_mem_gen_0_0_synth_1 design_1_BinToBCD16_0_0_synth_1 design_1_EightDisplayControl_0_0_synth_1 design_1_clock_divider_0_0_synth_1 design_1_hamming_0_2_synth_1 design_1_xlconstant_0_0_synth_1 design_1_xlconstant_1_0_synth_1 design_1_xlconstant_2_0_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project 34-demo
close_project
open_project {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.xpr}
current_project Aula3_estudo_ex4
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets EightDisplayControl_0_select_display] [get_bd_ports select_displays]
create_bd_port -dir O -from 7 -to 0 an
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
endgroup
delete_bd_objs [get_bd_nets EightDisplayControl_0_segments] [get_bd_ports segments]
create_bd_port -dir I -from 6 -to 0 seg
delete_bd_objs [get_bd_ports seg]
create_bd_port -dir O -from 6 -to 0 seg
startgroup
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
endgroup
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_1] [get_bd_cells clock_divider_0]
connect_bd_net [get_bd_ports clk] [get_bd_pins hamming_0/clk]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_BinToBCD16_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_EightDisplayControl_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_EightDisplayControl_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_hamming_0_2] }
catch { [ delete_ip_run [get_ips -all design_1_hamming_0_2] ] }
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project Aual5
current_project Aula3_estudo_ex4
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/Aula3_estudo_ex4/Aula3_estudo_ex4.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_project
create_project Aula4_ex1 C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
import_files -fileset constrs_1 -force -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Nexys4_Master.xdc
current_project Aual5
current_project Aula4_ex1
create_bd_design "design_1"
set_property  ip_repo_paths  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Depth_A {512} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula3/Aula3_estudo_ex4/coe/aula4_ex1.coe} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property location {0.5 -86 -155} [get_bd_cells blk_mem_gen_0]
current_project Aual5
current_project Aula4_ex1
current_project Aual5
startgroup
current_project Aula4_ex1
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:clock_divider:1.0 clock_divider_0
endgroup
set_property location {0.5 -232 -170} [get_bd_cells clock_divider_0]
set_property location {1 -266 -172} [get_bd_cells clock_divider_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins blk_mem_gen_0/clka]
undo
file mkdir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/new
close [ open C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/new/ex1.vhd w ]
add_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/new/ex1.vhd
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {0.5 -489 -212} [get_bd_cells clock_divider_0]
set_property location {1.5 -101 -205} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ex1:1.0 ex1_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:EightDisplayControl:1.0 EightDisplayControl_0
endgroup
set_property location {4.5 261 -336} [get_bd_cells EightDisplayControl_0]
startgroup
create_bd_port -dir I -type clk clk
set_property CONFIG.FREQ_HZ 1 [get_bd_ports clk]
endgroup
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_ports clk] [get_bd_pins clock_divider_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins ex1_0/divided_clk]
connect_bd_net [get_bd_pins ex1_0/address] [get_bd_pins blk_mem_gen_0/clka]
undo
connect_bd_net [get_bd_pins ex1_0/address] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/rightR]
undo
undo
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/rightR]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/near_rightR]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/near_leftR]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/leftR]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/rightL]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/near_rightL]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/near_leftL]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/leftL]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins EightDisplayControl_0/clk]
undo
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins EightDisplayControl_0/clk]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins blk_mem_gen_0/clka]
save_bd_design
create_bd_port -dir O -from 7 -to 0 an
create_bd_port -dir O -from 6 -to 0 seg
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/select_display]
endgroup
undo
connect_bd_net [get_bd_ports an] [get_bd_pins EightDisplayControl_0/select_display]
connect_bd_net [get_bd_ports seg] [get_bd_pins EightDisplayControl_0/segments]
save_bd_design
delete_bd_objs [get_bd_nets ex1_0_address] [get_bd_cells ex1_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_nets reset_1] [get_bd_ports reset]
save_bd_design
ipx::package_project -root_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
ipx::unload_core c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1 c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips/aula4_ex1/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/ips
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ex1:1.0 ex1_0
endgroup
set_property location {2.5 -157 -260} [get_bd_cells ex1_0]
set_property location {0.5 -395 -214} [get_bd_cells clock_divider_0]
connect_bd_net [get_bd_pins clock_divider_0/divided_clk] [get_bd_pins ex1_0/divided_clk]
create_bd_port -dir I -type rst btnU
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports btnU]
connect_bd_net [get_bd_ports btnU] [get_bd_pins clock_divider_0/reset]
connect_bd_net [get_bd_ports btnU] [get_bd_pins ex1_0/btnU]
connect_bd_net [get_bd_pins ex1_0/address] [get_bd_pins blk_mem_gen_0/addra]
save_bd_design
undo
connect_bd_net [get_bd_pins ex1_0/address] [get_bd_pins blk_mem_gen_0/addra]
undo
connect_bd_net [get_bd_pins ex1_0/address] [get_bd_pins blk_mem_gen_0/addra]
save_bd_design
make_wrapper -files [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
generate_target all [get_files  C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_blk_mem_gen_0_0_synth_1 design_1_clock_divider_0_0_synth_1 design_1_EightDisplayControl_0_0_synth_1 design_1_ex1_0_1_synth_1}
export_simulation -of_objects [get_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.ip_user_files -ipstatic_source_dir C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.cache/compile_simlib/modelsim} {questa=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.cache/compile_simlib/questa} {riviera=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.cache/compile_simlib/riviera} {activehdl=C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project Aual5
open_hw
close_hw
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.runs/impl_1/ex3.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project Aula4_ex1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.runs/impl_1/ex3.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/bd/design_1/design_1.bd}
current_project Aual5
current_project Aula4_ex1
import_files -norecurse {{C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.srcs/sources_1/new/Max.vhd} {C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/42 Ano/42 Ano/Aual5.srcs/sources_1/new/Min.vhd}}
current_project Aual5
current_project Aula4_ex1
close [ open C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/new/ex2.vhd w ]
add_files C:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula4/Aula4_estudo/Aula4_ex1/Aula4_ex1.srcs/sources_1/new/ex2.vhd
close_project
