git clone --depth 1 --no-tags https://github.com/TonyHo722/fsic_tony.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666969065
git clone --depth 1 --no-tags https://github.com/danielyu925/16-Bit-4-Stage-RISC-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664146826
git clone --depth 1 --no-tags https://github.com/Mooselee/PythonTimingAnalysis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666623954
git clone --depth 1 --no-tags https://github.com/Reshmasaba/intelunnati_CALL-OF-DUTY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666657941
git clone --depth 1 --no-tags https://github.com/Yossef-Emad/ABP-bus-Connected-to-UART-and-GPIO-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666557665
git clone --depth 1 --no-tags https://github.com/mikesjak/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666003081
git clone --depth 1 --no-tags https://github.com/Vimal2710/Vimal_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666107753
git clone --depth 1 --no-tags https://github.com/harshdeepdey/Pipeline-Design-for-32-Bit-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666402389
git clone --depth 1 --no-tags https://github.com/william-lyh/DFX_TclScripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666388157
git clone --depth 1 --no-tags https://github.com/JMcGhee-CPE/RISCV_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666882064
git clone --depth 1 --no-tags https://github.com/BehrensG/ETH2CDSO1B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664279108
git clone --depth 1 --no-tags https://github.com/NourMamdouh/UART_Tx_FSMD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664384389
git clone --depth 1 --no-tags https://github.com/PanjugalaShashikala/HLS-RTL-Mini-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664628143
git clone --depth 1 --no-tags https://github.com/SURA-SAI-SWAROOP/ROUTER_1_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666064401
git clone --depth 1 --no-tags https://github.com/Sujay001coder/BIST_Bcd_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665865118
git clone --depth 1 --no-tags https://github.com/flowingsunset/Harman_Semicon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665871327
git clone --depth 1 --no-tags https://github.com/Gokul0830/IntelUnnati_Ally.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666295385
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/Dhamu-s_RTL_Journey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666311463
git clone --depth 1 --no-tags https://github.com/ahmedheikal173/RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665689288
git clone --depth 1 --no-tags https://github.com/DangoD0/digit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667799771
git clone --depth 1 --no-tags https://github.com/priiyanka82/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667932161
git clone --depth 1 --no-tags https://github.com/Sans2205/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667769640
git clone --depth 1 --no-tags https://github.com/naravameghana1/Traffic-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670077141
git clone --depth 1 --no-tags https://github.com/divya-1408/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670963073
git clone --depth 1 --no-tags https://github.com/maverick-sp/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671098116
git clone --depth 1 --no-tags https://github.com/gunavant-s/3X8_Decoder_Day-007.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670829292
git clone --depth 1 --no-tags https://github.com/manishpundir2207/MIPS-32-5-Stage-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670767646
git clone --depth 1 --no-tags https://github.com/KashifInayat/tic-tac-toe-Evoprok-3stage-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667602824
git clone --depth 1 --no-tags https://github.com/himanshu6956/Hexadecimal-Keypad-Scanner-and-Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667813427
git clone --depth 1 --no-tags https://github.com/ChandraLekha559/RISC-6-stage-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671019613
git clone --depth 1 --no-tags https://github.com/deepika1242/VERILOG-CODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670947802
git clone --depth 1 --no-tags https://github.com/soudhu/Digital-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667855200
git clone --depth 1 --no-tags https://github.com/JimmyWu-812/2022-Spring-CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668123622
git clone --depth 1 --no-tags https://github.com/maouncle/ADMUX-SRAM-MODEL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668708665
git clone --depth 1 --no-tags https://github.com/msuadOf/midware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668655823
git clone --depth 1 --no-tags https://github.com/nabilyoussef/Digital-IC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669043954
git clone --depth 1 --no-tags https://github.com/OkenBarrel/bjut-2023----3p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668736129
git clone --depth 1 --no-tags https://github.com/Bassam-Kobasy/VeriRISC_CPU_RTL_code-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668837710
git clone --depth 1 --no-tags https://github.com/fathy-eladle/PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668370077
git clone --depth 1 --no-tags https://github.com/Junherng99/FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669744857
git clone --depth 1 --no-tags https://github.com/Hemasai-24/Bubble_Processor_CS220.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666923456
git clone --depth 1 --no-tags https://github.com/dhruvgarg004/CSE_Bubble_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667080044
git clone --depth 1 --no-tags https://github.com/riyabansal0107/MIPS-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665090266
git clone --depth 1 --no-tags https://github.com/Manas-ESR/Vending-candy_machine-with-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665047059
git clone --depth 1 --no-tags https://github.com/dh123456789/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664943696
git clone --depth 1 --no-tags https://github.com/Melfes233/cpu_design_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665423667
git clone --depth 1 --no-tags https://github.com/Bhargav110501/Btech-Major-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669683481
git clone --depth 1 --no-tags https://github.com/YounG-0516/RISC-V-miniCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670026970
git clone --depth 1 --no-tags https://github.com/tejusvs57/blood-compatibility.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669201778
git clone --depth 1 --no-tags https://github.com/chetanSMz/CSE-Bubble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666232073
git clone --depth 1 --no-tags https://github.com/Apoorvag21/Bubble-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666763609
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Binary-Signed-Digit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666728681
git clone --depth 1 --no-tags https://github.com/stefanioja/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668892126
git clone --depth 1 --no-tags https://github.com/Bassam-Kobasy/Controller_RTL_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668841635
git clone --depth 1 --no-tags https://github.com/ee-uet/fpga-shells.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666380598
git clone --depth 1 --no-tags https://github.com/TA-IYO/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666450757
git clone --depth 1 --no-tags https://github.com/bhumikapc/Computer-architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666459431
git clone --depth 1 --no-tags https://github.com/Codedict/intelunnati_Xperia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665960967
git clone --depth 1 --no-tags https://github.com/Ayas47/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666019465
git clone --depth 1 --no-tags https://github.com/kosmokot45/single-neuron-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665155099
git clone --depth 1 --no-tags https://github.com/106210049/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665187808
git clone --depth 1 --no-tags https://github.com/tianji22/verilog_Small_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665326878
git clone --depth 1 --no-tags https://github.com/Ritika0819/alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664352832
git clone --depth 1 --no-tags https://github.com/ozzyrob/litex-configs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/664555804
git clone --depth 1 --no-tags https://github.com/naravameghana1/I2C_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665649993
git clone --depth 1 --no-tags https://github.com/Eswar-13/CSE-BUBBLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665574033
git clone --depth 1 --no-tags https://github.com/naravameghana1/GCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/665470154
git clone --depth 1 --no-tags https://github.com/raghav0601/Pipelined-Cordic-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668391214
git clone --depth 1 --no-tags https://github.com/Thenmozhie/Academic-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667958068
git clone --depth 1 --no-tags https://github.com/ronaksharma77/Hexadecimal_Keypad_Scanner_using_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667947952
git clone --depth 1 --no-tags https://github.com/posaHarsha/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668153472
git clone --depth 1 --no-tags https://github.com/DivyamTaneja/Path-Planning-Algorithm-On-De0-Nano-FPGA-Dev-Board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666695978
git clone --depth 1 --no-tags https://github.com/Jjateen/Snake-Game-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666806924
git clone --depth 1 --no-tags https://github.com/Harsh-Kakadiya/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666873361
git clone --depth 1 --no-tags https://github.com/cybergeekdk/temp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/667466785
git clone --depth 1 --no-tags https://github.com/stcastell/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670849220
git clone --depth 1 --no-tags https://github.com/BooleanFunctionalSynthesis/benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670473586
git clone --depth 1 --no-tags https://github.com/manvi27/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670563146
git clone --depth 1 --no-tags https://github.com/Sameer3434/risk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670539871
git clone --depth 1 --no-tags https://github.com/Adarsh1Rao/FPGA_PLC-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670673968
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/myVSD_Version.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/671231297
git clone --depth 1 --no-tags https://github.com/Harshinidola/mvsort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666949851
git clone --depth 1 --no-tags https://github.com/laksh-ms/Openlane_caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668963610
git clone --depth 1 --no-tags https://github.com/Rohanth1234/Rohanth1234-Comparitive_study_on_4-bit_adders_and_multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668743135
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-007-Full_subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670100873
git clone --depth 1 --no-tags https://github.com/yilmaz0734/FPGATictactoegame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670173941
git clone --depth 1 --no-tags https://github.com/lauchinyuan/Verilog_IMG_PROC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670292589
git clone --depth 1 --no-tags https://github.com/manav4code/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670201283
git clone --depth 1 --no-tags https://github.com/URK21CS2048/intel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666062562
git clone --depth 1 --no-tags https://github.com/manoel-serafim/PIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/666813444
git clone --depth 1 --no-tags https://github.com/haoranx98/peripheral-serialport.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669396453
git clone --depth 1 --no-tags https://github.com/agrawalrahul5260/32_Bit_Floating_Point_Adder-Subtractor_with_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669272243
git clone --depth 1 --no-tags https://github.com/amitkumarbakoliya/32_bit_Risc_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670133795
git clone --depth 1 --no-tags https://github.com/toanpm1011/Project_VLSI_20222.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/670420132
git clone --depth 1 --no-tags https://github.com/openpiton/ost1-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/668202954
git clone --depth 1 --no-tags https://github.com/Prasad48432/DSD_PRA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669793991
git clone --depth 1 --no-tags https://github.com/OmriFichman/RO_FPGA_detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669523828
git clone --depth 1 --no-tags https://github.com/joshua9900sudo/iverilog_source_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/669656014
