#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Aug  1 17:05:45 2025
# Process ID         : 62104
# Current directory  : D:/Vivado_Projects/accelector_wrapper/vivado/ip_repo
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent66856 D:\Vivado_Projects\accelector_wrapper\vivado\ip_repo\edit_axi_lite_wrapper_v1_0.xpr
# Log file           : D:/Vivado_Projects/accelector_wrapper/vivado/ip_repo/vivado.log
# Journal file       : D:/Vivado_Projects/accelector_wrapper/vivado/ip_repo\vivado.jou
# Running On         : JHou
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 34070 MB
# Swap memory        : 20967 MB
# Total Virtual      : 55038 MB
# Available Virtual  : 5828 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Projects/accelector_wrapper/vivado/ip_repo/edit_axi_lite_wrapper_v1_0.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado_Projects/accelector_wrapper/vivado/ip_repo/edit_axi_lite_wrapper_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Projects/accelector_wrapper/vivado/ip_repo/axi_lite_wrapper_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:01:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1597.281 ; gain = 386.773
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  1 17:08:51 2025...
