# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../rtl/symb_det.vhd" \
"../../../../../tb/sym_det_tb.vhd" \

# Do not sort compile order
nosort
