Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Oct  1 10:04:37 2024
| Host         : DESKTOP-6HQVPMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_wrapper_timing_summary_routed.rpt -pb sistema_wrapper_timing_summary_routed.pb -rpx sistema_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.151        0.000                      0                 1741        0.029        0.000                      0                 1741        4.020        0.000                       0                   783  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.151        0.000                      0                 1736        0.029        0.000                      0                 1736        4.020        0.000                       0                   783  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.323        0.000                      0                    5        0.449        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.999ns (48.045%)  route 3.243ns (51.955%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.835     9.226    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.502    12.694    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[4]/C
                         clock pessimism              0.265    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X7Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.999ns (48.045%)  route 3.243ns (51.955%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.835     9.226    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.502    12.694    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[5]/C
                         clock pessimism              0.265    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X7Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.999ns (48.045%)  route 3.243ns (51.955%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.835     9.226    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.502    12.694    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[6]/C
                         clock pessimism              0.265    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X7Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.242ns  (logic 2.999ns (48.045%)  route 3.243ns (51.955%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.835     9.226    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.502    12.694    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y37          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[7]/C
                         clock pessimism              0.265    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X7Y37          FDRE (Setup_fdre_C_R)       -0.429    12.377    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.999ns (48.172%)  route 3.227ns (51.828%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.818     9.210    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.504    12.696    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[12]/C
                         clock pessimism              0.265    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    12.379    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[12]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.999ns (48.172%)  route 3.227ns (51.828%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.818     9.210    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.504    12.696    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[13]/C
                         clock pessimism              0.265    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    12.379    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[13]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.999ns (48.172%)  route 3.227ns (51.828%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.818     9.210    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.504    12.696    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[14]/C
                         clock pessimism              0.265    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    12.379    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[14]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.169ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.999ns (48.172%)  route 3.227ns (51.828%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.818     9.210    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.504    12.696    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y39          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[15]/C
                         clock pessimism              0.265    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X7Y39          FDRE (Setup_fdre_C_R)       -0.429    12.379    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[15]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.999ns (48.183%)  route 3.225ns (51.817%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.817     9.208    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.505    12.697    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[20]/C
                         clock pessimism              0.265    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    12.380    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[20]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 2.999ns (48.183%)  route 3.225ns (51.817%))
  Logic Levels:           10  (CARRY4=8 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.676     2.984    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y36          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     3.440 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]/Q
                         net (fo=3, routed)           0.539     3.979    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[0]
    SLICE_X6Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.574 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.574    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_7_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.691 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.691    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_6_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.808 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.808    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry_i_5_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.925 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.925    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_7_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.042 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.042    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_6_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.159 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.159    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__0_i_5_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.378 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           1.041     6.419    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_5_n_7
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.295     6.714 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.714    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/i__carry__1_i_3_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     7.250 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.828     8.078    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux0_inferred__0/i__carry__1_n_1
    SLICE_X9Y41          LUT3 (Prop_lut3_I2_O)        0.313     8.391 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1/O
                         net (fo=32, routed)          0.817     9.208    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux[0]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.505    12.697    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/s00_axi_aclk
    SLICE_X7Y41          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[21]/C
                         clock pessimism              0.265    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X7Y41          FDRE (Setup_fdre_C_R)       -0.429    12.380    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_genEna/aux_reg[21]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  3.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.226ns (58.126%)  route 0.163ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.586     0.927    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y49          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4_reg[30]/Q
                         net (fo=1, routed)           0.163     1.217    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4[30]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.098     1.315 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.315    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X2Y51          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.853     1.223    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y51          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.092     1.286    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.263%)  route 0.218ns (60.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.218     1.284    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.582     0.923    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.224     1.287    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.582     0.923    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.224     1.287    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.057%)  route 0.192ns (59.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.582     0.923    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.192     1.242    sistema_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.609%)  route 0.191ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.582     0.923    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.191     1.262    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.053     1.181    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.202%)  route 0.265ns (58.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.586     0.927    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y49          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4_reg[25]/Q
                         net (fo=1, routed)           0.265     1.333    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg4[25]
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.378 r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.378    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X2Y50          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.853     1.223    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y50          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.849%)  route 0.264ns (65.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.264     1.329    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.655%)  route 0.229ns (50.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.586     0.927    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.229     1.284    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[54]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.382 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[54]_i_1/O
                         net (fo=1, routed)           0.000     1.382    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[54]
    SLICE_X3Y50          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.853     1.223    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.268%)  route 0.225ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.225     1.278    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y44     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X1Y41     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X2Y44     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y46     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y46     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y46     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y46     sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y54     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y48     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y48     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47     sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.897%)  route 0.541ns (51.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.679     2.987    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     3.505 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.541     4.046    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.505    12.697    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.897%)  route 0.541ns (51.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.679     2.987    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     3.505 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.541     4.046    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.505    12.697    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.897%)  route 0.541ns (51.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.679     2.987    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     3.505 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.541     4.046    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.505    12.697    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.897%)  route 0.541ns (51.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.679     2.987    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     3.505 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.541     4.046    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.505    12.697    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  8.323    

Slack (MET) :             8.323ns  (required time - arrival time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.518ns (48.897%)  route 0.541ns (51.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.679     2.987    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     3.505 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.541     4.046    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         1.505    12.697    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    12.369    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg
  -------------------------------------------------------------------
                         required time                         12.369    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  8.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.797%)  route 0.228ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.565     0.906    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.228     1.298    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.833     1.203    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.797%)  route 0.228ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.565     0.906    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.228     1.298    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.833     1.203    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.797%)  route 0.228ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.565     0.906    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.228     1.298    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.833     1.203    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.797%)  route 0.228ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.565     0.906    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.228     1.298    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.833     1.203    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.797%)  route 0.228ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.565     0.906    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=20, routed)          0.228     1.298    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/Q[0]
    SLICE_X11Y40         FDCE                                         f  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=783, routed)         0.833     1.203    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg/C
                         clock pessimism             -0.262     0.941    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    sistema_i/protocheck_ip_0/U0/protocheck_ip_v1_0_S00_AXI_inst/sum_inst/inst_serializar/current_bit_reg
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.449    





