# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/src/divider_32_20.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_block.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/delay_line.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_v2_0/sim/rgb2ycbcr_v2_0.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/imports/new/centroid.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" \
"../../../../hdmi_vga_zybo.srcs/sources_1/new/vp.v" \
"../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
