// Seed: 3639620648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_6(
      .id_0(!id_3), .id_1(id_4), .id_2(1'b0)
  );
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    output supply0 id_6,
    input wor id_7,
    output tri1 id_8,
    output wor id_9,
    input wand id_10,
    output supply0 id_11,
    output wor id_12,
    output wor id_13,
    output wire id_14,
    input tri1 id_15,
    input tri1 id_16,
    input tri id_17,
    input wor id_18
);
  assign id_9 = 1;
  wire id_20;
  assign id_13 = 1;
  module_0(
      id_20, id_20, id_20, id_20, id_20
  );
endmodule
