# do tut2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:50 on Feb 09,2023
# vlog -work work tut2.vo 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:02:50 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:50 on Feb 09,2023
# vlog -work work clockdivider2.vwf.vt 
# -- Compiling module clock_divider_vlg_vec_tst
# 
# Top level modules:
# 	clock_divider_vlg_vec_tst
# End time: 14:02:50 on Feb 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.clock_divider_vlg_vec_tst 
# Start time: 14:02:50 on Feb 09,2023
# Loading work.clock_divider_vlg_vec_tst
# Loading work.clock_divider
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : clockdivider2.vwf.vt(46)
#    Time: 1 us  Iteration: 0  Instance: /clock_divider_vlg_vec_tst
# End time: 14:02:51 on Feb 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
