#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec  8 19:08:19 2024
# Process ID: 25856
# Current directory: D:/Yolo_FPGA/Sobel - timing-align
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20708 D:\Yolo_FPGA\Sobel - timing-align\Sobel.xpr
# Log file: D:/Yolo_FPGA/Sobel - timing-align/vivado.log
# Journal file: D:/Yolo_FPGA/Sobel - timing-align\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Yolo_FPGA/Sobel - timing-align/Sobel.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/yao/APP/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
[Sun Dec  8 19:13:33 2024] Launched synth_1...
Run output will be captured here: D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Dec  8 19:14:28 2024] Launched impl_1...
Run output will be captured here: D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1440.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2088.715 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 2088.715 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2088.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2299.430 ; gain = 1156.801
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/yao/APP/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Image_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj Image_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imageprocessor
INFO: [VRFC 10-311] analyzing module Rgb_to_ycrcb
INFO: [VRFC 10-311] analyzing module VIP_Matrix_Generate_3x3_8Bit
INFO: [VRFC 10-311] analyzing module c_shift_ram_0
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_HD2
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_HD3
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_legacy
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_legacy_HD5
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_viv_HD4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sim_1/new/Image_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Image_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
"xelab -wto 90c70b2b3cdd444e85174ca3a73f0189 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Image_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Image_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/yao/APP/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 90c70b2b3cdd444e85174ca3a73f0189 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Image_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Image_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Image_Processor_tb_time_impl.sdf", for root module "Image_Processor_tb/U_Imageprocessor".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Image_Processor_tb_time_impl.sdf", for root module "Image_Processor_tb/U_Imageprocessor".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Rgb_to_ycrcb
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.SRLC32E_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.c_shift_ram_0
Compiling module xil_defaultlib.c_shift_ram_0_HD2
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.VIP_Matrix_Generate_3x3_8Bit
Compiling module xil_defaultlib.Imageprocessor
Compiling module xil_defaultlib.Image_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Image_Processor_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:48 . Memory (MB): peak = 2321.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Image_Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Image_Processor_tb} -tclbatch {Image_Processor_tb.tcl} -view {{D:/Yolo_FPGA/Sobel - timing-align/Image_Processor_tb_time_impl.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/Yolo_FPGA/Sobel - timing-align/Image_Processor_tb_time_impl.wcfg}
source Image_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Image_Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2321.152 ; gain = 1178.523
run 30000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 2372.996 ; gain = 3.922
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/yao/APP/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Image_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Image_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/Imageprocessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imageprocessor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/Rgb_to_ycrcb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rgb_to_ycrcb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sources_1/new/VIP_Matrix_Generate_3x3_8Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VIP_Matrix_Generate_3x3_8Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sim_1/new/Image_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Image_Processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Image_Processor_tb_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.gen/sources_1/ip/c_shift_ram_0/sim/c_shift_ram_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_shift_ram_0'
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/synth_1

launch_runs synth_1 -jobs 10
[Sun Dec  8 19:22:31 2024] Launched synth_1...
Run output will be captured here: D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
[Sun Dec  8 19:24:55 2024] Launched impl_1...
Run output will be captured here: D:/Yolo_FPGA/Sobel - timing-align/Sobel.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
Command: launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2381.531 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2381.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2381.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2381.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  SRLC32E => SRL16E: 3 instances

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/yao/APP/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Image_Processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj Image_Processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim/Image_Processor_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imageprocessor
INFO: [VRFC 10-311] analyzing module Rgb_to_ycrcb
INFO: [VRFC 10-311] analyzing module VIP_Matrix_Generate_3x3_8Bit
INFO: [VRFC 10-311] analyzing module c_shift_ram_0
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_HD2
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_HD3
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_legacy
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_legacy_HD5
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module c_shift_ram_0_c_shift_ram_v12_0_14_viv_HD4
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Yolo_FPGA/Sobel - timing-align/Sobel.srcs/sim_1/new/Image_Processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Image_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
"xelab -wto 90c70b2b3cdd444e85174ca3a73f0189 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Image_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Image_Processor_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/yao/APP/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 90c70b2b3cdd444e85174ca3a73f0189 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Image_Processor_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Image_Processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Image_Processor_tb_time_impl.sdf", for root module "Image_Processor_tb/U_Imageprocessor".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Image_Processor_tb_time_impl.sdf", for root module "Image_Processor_tb/U_Imageprocessor".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.Rgb_to_ycrcb
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.SRLC32E_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.c_shift_ram_0
Compiling module xil_defaultlib.c_shift_ram_0_HD2
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.VIP_Matrix_Generate_3x3_8Bit
Compiling module xil_defaultlib.Imageprocessor
Compiling module xil_defaultlib.Image_Processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Image_Processor_tb_time_impl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2381.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Yolo_FPGA/Sobel - timing-align/Sobel.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Image_Processor_tb_time_impl -key {Post-Implementation:sim_1:Timing:Image_Processor_tb} -tclbatch {Image_Processor_tb.tcl} -view {{D:/Yolo_FPGA/Sobel - timing-align/Image_Processor_tb_time_impl.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/Yolo_FPGA/Sobel - timing-align/Image_Processor_tb_time_impl.wcfg}
source Image_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Image_Processor_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 2381.531 ; gain = 0.000
run 30000 us
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:01 ; elapsed = 00:37:42 . Memory (MB): peak = 2593.562 ; gain = 148.254
INFO: [Common 17-344] 'run' was cancelled
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1435] Device xc7a200t (JTAG device index = 0) is not programmed (DONE status = 0).
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 21:40:58 2024...
