#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-952-g8f873719)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1e1b550 .scope module, "not1" "not1" 2 2;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7f37efaf0018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x1f0e190 .functor NOT 1, o0x7f37efaf0018, C4<0>, C4<0>, C4<0>;
v0x1eb1f60_0 .net "a", 0 0, o0x7f37efaf0018;  0 drivers
v0x1e35600_0 .net "y", 0 0, L_0x1f0e190;  1 drivers
S_0x1e5c660 .scope module, "programable_8_bit_microprocessor_tb" "programable_8_bit_microprocessor_tb" 3 5;
 .timescale -9 -9;
v0x1f0d7c0_0 .var "DATA_IN_A", 7 0;
v0x1f0d930_0 .var "DATA_IN_B", 7 0;
v0x1f0da80_0 .net "DATA_OUT", 7 0, L_0x1f15ce0;  1 drivers
v0x1f0db20_0 .var "GO_BAR", 0 0;
v0x1f0dc50_0 .var "JAM", 0 0;
v0x1f0dcf0_0 .net "MICROADDRESS", 7 0, L_0x1f14850;  1 drivers
v0x1f0de40_0 .net "MW", 23 0, L_0x1f33ae0;  1 drivers
v0x1f0df00_0 .var "OPCODE", 3 0;
v0x1f0dfc0_0 .var "RESET", 0 0;
v0x1f0e0f0_0 .var "SYSTEM_CLK", 0 0;
S_0x1e3bdd0 .scope module, "CS" "control_store" 3 34, 4 5 0, S_0x1e5c660;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x1e34110_0 .var "ALU_DEST", 23 21;
v0x1e33540_0 .var "ALU_FUNC", 19 15;
v0x1e2c900_0 .var "A_SOURCE", 0 0;
v0x1e2c430_0 .var "BOP", 12 9;
v0x1e3a620_0 .var "B_SOURCE", 0 0;
v0x1e481b0_0 .var "CIN", 0 0;
v0x1e47740_0 .var "COUNT", 0 0;
v0x1e46cd0_0 .var "MICRO_AD_HIGH", 7 4;
v0x1e46260_0 .var "MICRO_AD_LOW", 3 0;
v0x1e44d80_0 .net *"_ivl_0", 10 0, L_0x1f33750;  1 drivers
L_0x7f37efaa0498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1e442e0_0 .net *"_ivl_5", 1 0, L_0x7f37efaa0498;  1 drivers
v0x1e3c830_0 .net *"_ivl_6", 25 0, L_0x1f33a40;  1 drivers
v0x1e49f50_0 .net "control_bits", 23 11, L_0x1f337f0;  1 drivers
v0x1e48ff0_0 .net "microaddress", 7 0, L_0x1f14850;  alias, 1 drivers
v0x1e4bf90_0 .net "microword", 23 0, L_0x1f33ae0;  alias, 1 drivers
E_0x1e34090 .event edge, v0x1e48ff0_0;
LS_0x1f33750_0_0 .concat [ 1 1 5 1], v0x1e2c900_0, v0x1e3a620_0, v0x1e33540_0, v0x1e481b0_0;
LS_0x1f33750_0_4 .concat [ 3 0 0 0], v0x1e34110_0;
L_0x1f33750 .concat [ 8 3 0 0], LS_0x1f33750_0_0, LS_0x1f33750_0_4;
L_0x1f337f0 .concat [ 11 2 0 0], L_0x1f33750, L_0x7f37efaa0498;
LS_0x1f33a40_0_0 .concat [ 4 4 1 4], v0x1e46260_0, v0x1e46cd0_0, v0x1e47740_0, v0x1e2c430_0;
LS_0x1f33a40_0_4 .concat [ 13 0 0 0], L_0x1f337f0;
L_0x1f33a40 .concat [ 13 13 0 0], LS_0x1f33a40_0_0, LS_0x1f33a40_0_4;
L_0x1f33ae0 .part L_0x1f33a40, 0, 24;
S_0x1ebeb00 .scope module, "uut" "programable_8_bit_microprocessor" 3 20, 5 4 0, S_0x1e5c660;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x1ea51e0_0 .net "CONTROL_BITS", 23 13, L_0x1f0e5c0;  1 drivers
v0x1f0cc00_0 .net "DATA_IN_A", 7 0, v0x1f0d7c0_0;  1 drivers
v0x1f0cca0_0 .net "DATA_IN_B", 7 0, v0x1f0d930_0;  1 drivers
v0x1f0cd40_0 .net "DATA_OUT", 7 0, L_0x1f15ce0;  alias, 1 drivers
v0x1f0ce00_0 .net "EIL_BAR", 0 0, L_0x1f148f0;  1 drivers
v0x1f0cef0_0 .net "GO_BAR", 0 0, v0x1f0db20_0;  1 drivers
v0x1f0cf90_0 .net "JAM", 0 0, v0x1f0dc50_0;  1 drivers
v0x1f0d0c0_0 .net "MICROADDRESS", 7 0, L_0x1f14850;  alias, 1 drivers
v0x1f0d180_0 .net "MW", 23 0, L_0x1f33ae0;  alias, 1 drivers
v0x1f0d2d0_0 .net "OPCODE", 3 0, v0x1f0df00_0;  1 drivers
v0x1f0d420_0 .net "RESET", 0 0, v0x1f0dfc0_0;  1 drivers
v0x1f0d4c0_0 .net "STATUS_BITS", 3 0, L_0x1f33660;  1 drivers
v0x1f0d580_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  1 drivers
S_0x1debac0 .scope module, "CONTROL_SECTION" "control" 5 23, 6 6 0, S_0x1ebeb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x1eb98b0_0 .net "BOP", 12 9, L_0x1f0e520;  1 drivers
v0x1e59de0_0 .net "BUFFER_IN", 7 0, L_0x1f14310;  1 drivers
v0x1e59ed0_0 .net "COND_OUT", 0 0, L_0x1f15160;  1 drivers
v0x1e599d0_0 .net "CONTROL_BITS", 23 13, L_0x1f0e5c0;  alias, 1 drivers
v0x1e59a70_0 .net "COUNT", 0 0, L_0x1f0e480;  1 drivers
v0x1e595e0_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x1dedb90_0;  1 drivers
v0x1e4a270_0 .net "EIL_BAR", 0 0, L_0x1f148f0;  alias, 1 drivers
v0x1e4a310_0 .net "GO_BAR", 0 0, v0x1f0db20_0;  alias, 1 drivers
L_0x7f37efaa0018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e39920_0 .net "HIGH", 0 0, L_0x7f37efaa0018;  1 drivers
L_0x7f37efaa0060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x1e39530_0 .net "HIGH8", 7 0, L_0x7f37efaa0060;  1 drivers
v0x1e395f0_0 .net "JAM", 0 0, v0x1f0dc50_0;  alias, 1 drivers
L_0x7f37efaa00a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e39120_0 .net "LOW", 0 0, L_0x7f37efaa00a8;  1 drivers
v0x1e3ac00_0 .net "MICROADDRESS", 7 0, L_0x1f14850;  alias, 1 drivers
v0x1e38d30_0 .net "MICRO_AD_HIGH", 7 4, L_0x1f0e350;  1 drivers
v0x1e38df0_0 .net "MICRO_AD_LOW", 3 0, L_0x1f0e220;  1 drivers
v0x1e39d10_0 .net "MPC_LOAD_BAR", 0 0, L_0x1f15a50;  1 drivers
v0x1e39db0_0 .net "MW", 23 0, L_0x1f33ae0;  alias, 1 drivers
v0x1e2a2d0_0 .net "NOTHING", 0 0, v0x1eb68b0_0;  1 drivers
v0x1e399c0_0 .net "OPCODE", 3 0, v0x1f0df00_0;  alias, 1 drivers
v0x1eb3ca0_0 .net "RESET", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1eb3d40_0 .net "STATUS_BITS", 3 0, L_0x1f33660;  alias, 1 drivers
v0x1eb38b0_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
L_0x1f0e220 .part L_0x1f33ae0, 0, 4;
L_0x1f0e350 .part L_0x1f33ae0, 4, 4;
L_0x1f0e480 .part L_0x1f33ae0, 8, 1;
L_0x1f0e520 .part L_0x1f33ae0, 9, 4;
L_0x1f0e5c0 .part L_0x1f33ae0, 13, 11;
L_0x1f15260 .part L_0x1f33660, 2, 1;
L_0x1f15340 .part L_0x1f33660, 0, 1;
L_0x1f154c0 .part L_0x1f33660, 1, 1;
L_0x1f155b0 .part L_0x1f33660, 3, 1;
L_0x1f156a0 .part L_0x1f0e520, 0, 1;
L_0x1f15790 .part L_0x1f0e520, 1, 1;
L_0x1f15940 .part L_0x1f0e520, 2, 1;
L_0x1f15ac0 .part L_0x1f0e520, 3, 1;
S_0x1deb670 .scope module, "COND_SELECT" "ta151_bar" 6 75, 7 7 0, S_0x1debac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x1f150a0 .functor NOT 1, L_0x7f37efaa00a8, C4<0>, C4<0>, C4<0>;
v0x1ebd320_0 .net "A", 0 0, L_0x1f156a0;  1 drivers
v0x1eb5ee0_0 .net "B", 0 0, L_0x1f15790;  1 drivers
v0x1ebc950_0 .net "C", 0 0, L_0x1f15940;  1 drivers
v0x1ebafe0_0 .net "D0", 0 0, L_0x1f15260;  1 drivers
v0x1e5b3f0_0 .net "D1", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1e5a660_0 .net "D2", 0 0, L_0x1f15340;  1 drivers
v0x1e5a700_0 .net "D3", 0 0, L_0x1f154c0;  1 drivers
v0x1e49b70_0 .net "D4", 0 0, v0x1f0db20_0;  alias, 1 drivers
v0x1e49790_0 .net "D5", 0 0, L_0x1f155b0;  1 drivers
v0x1e3ab60_0 .net "D6", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1e296a0_0 .net "D7", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1e29740_0 .net "EN", 0 0, L_0x1f150a0;  1 drivers
v0x1e292c0_0 .net "EN_BAR", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1e29360_0 .net "W", 0 0, L_0x1f15160;  alias, 1 drivers
v0x1e29a80_0 .net "Y", 0 0, v0x1eb68b0_0;  alias, 1 drivers
S_0x1e18220 .scope module, "U1" "jeff_74x151" 7 28, 8 2 0, S_0x1deb670;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x1f15160 .functor NOT 1, v0x1eb68b0_0, C4<0>, C4<0>, C4<0>;
v0x1e573e0_0 .net "a", 0 0, L_0x1f156a0;  alias, 1 drivers
v0x1e568f0_0 .net "b", 0 0, L_0x1f15790;  alias, 1 drivers
v0x1e55e70_0 .net "c", 0 0, L_0x1f15940;  alias, 1 drivers
v0x1e553f0_0 .net "d0", 0 0, L_0x1f15260;  alias, 1 drivers
v0x1e54940_0 .net "d1", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1e53db0_0 .net "d2", 0 0, L_0x1f15340;  alias, 1 drivers
v0x1e4d190_0 .net "d3", 0 0, L_0x1f154c0;  alias, 1 drivers
v0x1e4cd20_0 .net "d4", 0 0, v0x1f0db20_0;  alias, 1 drivers
v0x1e5aeb0_0 .net "d5", 0 0, L_0x1f155b0;  alias, 1 drivers
v0x1eb8a00_0 .net "d6", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1eb9d80_0 .net "d7", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1ebcd60_0 .net "en", 0 0, L_0x1f150a0;  alias, 1 drivers
v0x1eb7650_0 .net "w", 0 0, L_0x1f15160;  alias, 1 drivers
v0x1eb68b0_0 .var "y", 0 0;
E_0x1e44e60/0 .event edge, v0x1ebcd60_0, v0x1e55e70_0, v0x1e568f0_0, v0x1e573e0_0;
E_0x1e44e60/1 .event edge, v0x1e553f0_0, v0x1e54940_0, v0x1e53db0_0, v0x1e4d190_0;
E_0x1e44e60/2 .event edge, v0x1e4cd20_0, v0x1e5aeb0_0, v0x1e54940_0, v0x1e54940_0;
E_0x1e44e60 .event/or E_0x1e44e60/0, E_0x1e44e60/1, E_0x1e44e60/2;
S_0x1e3ba70 .scope module, "COUNTER_8" "counter8" 6 46, 9 4 0, S_0x1debac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x1e65f90_0 .net "CARRY", 0 0, L_0x1f0ea90;  1 drivers
v0x1e66050_0 .net "COUNT", 0 0, L_0x1f0e480;  alias, 1 drivers
v0x1e64820_0 .net "COUNTER_IN_HIGH", 7 4, v0x1dedb90_0;  alias, 1 drivers
v0x1e648c0_0 .net "COUNTER_IN_LOW", 3 0, L_0x1f0e220;  alias, 1 drivers
v0x1e693e0_0 .net "COUNTER_OUT", 7 0, L_0x1f14310;  alias, 1 drivers
L_0x7f37efaa00f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1e694c0_0 .net "HIGH", 0 0, L_0x7f37efaa00f0;  1 drivers
v0x1e67c70_0 .net "MPC_LOAD_BAR", 0 0, L_0x1f15a50;  alias, 1 drivers
v0x1e6c770_0 .net "NOTHING", 0 0, L_0x1f11760;  1 drivers
v0x1e6c810_0 .net "RESET", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e6b090_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
L_0x1f10ed0 .part L_0x1f0e220, 0, 1;
L_0x1f11000 .part L_0x1f0e220, 1, 1;
L_0x1f111c0 .part L_0x1f0e220, 2, 1;
L_0x1f112f0 .part L_0x1f0e220, 3, 1;
L_0x1f13d40 .part v0x1dedb90_0, 0, 1;
L_0x1f13e70 .part v0x1dedb90_0, 1, 1;
L_0x1f13fa0 .part v0x1dedb90_0, 2, 1;
L_0x1f140d0 .part v0x1dedb90_0, 3, 1;
LS_0x1f14310_0_0 .concat8 [ 1 1 1 1], v0x1ea2a20_0, v0x1e5c3a0_0, v0x1e1caa0_0, v0x1ea5420_0;
LS_0x1f14310_0_4 .concat8 [ 1 1 1 1], v0x1e0ee80_0, v0x1e3b760_0, v0x1e31720_0, v0x1e1e2a0_0;
L_0x1f14310 .concat8 [ 4 4 0 0], LS_0x1f14310_0_0, LS_0x1f14310_0_4;
S_0x1e1a9f0 .scope module, "COUNTER1" "ta161_bar" 9 22, 10 7 0, S_0x1e3ba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1e2b350_0 .net "A", 0 0, L_0x1f10ed0;  1 drivers
v0x1e2b040_0 .net "B", 0 0, L_0x1f11000;  1 drivers
v0x1e2b100_0 .net "C", 0 0, L_0x1f111c0;  1 drivers
v0x1e2aa20_0 .net "CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e2aac0_0 .net "CLR_BAR", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1eb63f0_0 .net "D", 0 0, L_0x1f112f0;  1 drivers
v0x1eb5d50_0 .net "ENP", 0 0, L_0x1f0e480;  alias, 1 drivers
v0x1eb5df0_0 .net "ENT", 0 0, L_0x7f37efaa00f0;  alias, 1 drivers
v0x1eb5a40_0 .net "LD_BAR", 0 0, L_0x1f15a50;  alias, 1 drivers
v0x1eb5ae0_0 .net "QA", 0 0, v0x1ea2a20_0;  1 drivers
v0x1eb5730_0 .net "QB", 0 0, v0x1e5c3a0_0;  1 drivers
v0x1eb57d0_0 .net "QC", 0 0, v0x1e1caa0_0;  1 drivers
v0x1eb5420_0 .net "QD", 0 0, v0x1ea5420_0;  1 drivers
v0x1eb54c0_0 .net "RCO", 0 0, L_0x1f0ea90;  alias, 1 drivers
S_0x1e1ae70 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x1e1a9f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1f0e2c0 .functor AND 1, L_0x7f37efaa00f0, v0x1ea5420_0, C4<1>, C4<1>;
L_0x1f0e890 .functor AND 1, L_0x1f0e2c0, v0x1e1caa0_0, C4<1>, C4<1>;
L_0x1f0e990 .functor AND 1, L_0x1f0e890, v0x1e5c3a0_0, C4<1>, C4<1>;
L_0x1f0ea90 .functor AND 1, L_0x1f0e990, v0x1ea2a20_0, C4<1>, C4<1>;
L_0x1f0eb90 .functor NOT 1, L_0x1f15a50, C4<0>, C4<0>, C4<0>;
L_0x1f0ec00 .functor AND 1, L_0x7f37efaa00f0, L_0x1f0e480, C4<1>, C4<1>;
L_0x1f0ec70 .functor AND 1, L_0x1f0ec00, v0x1e1caa0_0, C4<1>, C4<1>;
L_0x1f0ece0 .functor AND 1, L_0x1f0ec70, v0x1e5c3a0_0, C4<1>, C4<1>;
L_0x1f0ed50 .functor AND 1, L_0x1f0ece0, v0x1ea2a20_0, C4<1>, C4<1>;
L_0x1f0f4c0 .functor AND 1, L_0x1f0ec00, v0x1e5c3a0_0, C4<1>, C4<1>;
L_0x1f0f5b0 .functor AND 1, L_0x1f0f4c0, v0x1ea2a20_0, C4<1>, C4<1>;
L_0x1f0fcf0 .functor AND 1, L_0x1f0ec00, v0x1ea2a20_0, C4<1>, C4<1>;
L_0x1f10540 .functor BUFZ 1, L_0x1f0ec00, C4<0>, C4<0>, C4<0>;
v0x1e01fe0_0 .net *"_ivl_0", 0 0, L_0x1f0e2c0;  1 drivers
v0x1e01ba0_0 .net *"_ivl_12", 0 0, L_0x1f0ec70;  1 drivers
v0x1e00750_0 .net *"_ivl_14", 0 0, L_0x1f0ece0;  1 drivers
v0x1e02450_0 .net *"_ivl_18", 0 0, L_0x1f0f4c0;  1 drivers
v0x1e05780_0 .net *"_ivl_2", 0 0, L_0x1f0e890;  1 drivers
v0x1e05340_0 .net *"_ivl_4", 0 0, L_0x1f0e990;  1 drivers
v0x1e03ef0_0 .net "a", 0 0, L_0x1f10ed0;  alias, 1 drivers
v0x1e03f90_0 .net "b", 0 0, L_0x1f11000;  alias, 1 drivers
v0x1e05bf0_0 .net "c", 0 0, L_0x1f111c0;  alias, 1 drivers
v0x1e08ad0_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e08b70_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1dfab70_0 .net "d", 0 0, L_0x1f112f0;  alias, 1 drivers
v0x1dfa730_0 .net "enp", 0 0, L_0x1f0e480;  alias, 1 drivers
v0x1dfa7d0_0 .net "ent", 0 0, L_0x7f37efaa00f0;  alias, 1 drivers
v0x1dfafe0_0 .net "ent_and_enp", 0 0, L_0x1f0ec00;  1 drivers
v0x1dfb080_0 .net "feedback_qa", 0 0, L_0x1f10540;  1 drivers
v0x1e4c1e0_0 .net "feedback_qb", 0 0, L_0x1f0fcf0;  1 drivers
v0x1e4c280_0 .net "feedback_qc", 0 0, L_0x1f0f5b0;  1 drivers
v0x1e4b830_0 .net "feedback_qd", 0 0, L_0x1f0ed50;  1 drivers
v0x1e4b520_0 .net "ld", 0 0, L_0x1f0eb90;  1 drivers
v0x1e4b5c0_0 .net "ld_bar", 0 0, L_0x1f15a50;  alias, 1 drivers
v0x1e4b210_0 .net "qa", 0 0, v0x1ea2a20_0;  alias, 1 drivers
v0x1e4b2b0_0 .net "qb", 0 0, v0x1e5c3a0_0;  alias, 1 drivers
v0x1e2bd00_0 .net "qc", 0 0, v0x1e1caa0_0;  alias, 1 drivers
v0x1e2bda0_0 .net "qd", 0 0, v0x1ea5420_0;  alias, 1 drivers
v0x1e2b660_0 .net "rco", 0 0, L_0x1f0ea90;  alias, 1 drivers
S_0x1ebbdd0 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x1e1ae70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f10620 .functor OR 1, L_0x1f10540, L_0x1f0eb90, C4<0>, C4<0>;
L_0x1f106b0 .functor AND 1, L_0x1f0eb90, L_0x1f109c0, C4<1>, C4<1>;
L_0x1f0efd0 .functor NOT 1, L_0x1f106b0, C4<0>, C4<0>, C4<0>;
L_0x1f10950 .functor AND 1, L_0x1f10ed0, L_0x1f0eb90, C4<1>, C4<1>;
L_0x1f109c0 .functor NOT 1, L_0x1f10950, C4<0>, C4<0>, C4<0>;
L_0x1f10a80 .functor AND 1, L_0x1f0efd0, L_0x1f10620, C4<1>, C4<1>;
L_0x1f10c20 .functor AND 1, L_0x1f109c0, L_0x1f10620, C4<1>, C4<1>;
v0x1e82dd0_0 .net "NOTHING", 0 0, L_0x1f10ce0;  1 drivers
v0x1e829f0_0 .net *"_ivl_2", 0 0, L_0x1f106b0;  1 drivers
v0x1e82610_0 .net *"_ivl_6", 0 0, L_0x1f10950;  1 drivers
v0x1e81a00_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e81620_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e816c0_0 .net "data", 0 0, L_0x1f10ed0;  alias, 1 drivers
v0x1e81210_0 .net "feedback", 0 0, L_0x1f10540;  alias, 1 drivers
v0x1e812b0_0 .net "j", 0 0, L_0x1f10a80;  1 drivers
v0x1e83fa0_0 .net "k", 0 0, L_0x1f10c20;  1 drivers
v0x1dfcf40_0 .net "ld", 0 0, L_0x1f0eb90;  alias, 1 drivers
v0x1dfcfe0_0 .net "q", 0 0, v0x1ea2a20_0;  alias, 1 drivers
v0x1d356d0_0 .net "to_j", 0 0, L_0x1f0efd0;  1 drivers
v0x1d35770_0 .net "to_j_and_k", 0 0, L_0x1f10620;  1 drivers
v0x1cec830_0 .net "to_k", 0 0, L_0x1f109c0;  1 drivers
S_0x1eba440 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1ebbdd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f10ce0 .functor NOT 1, v0x1ea2a20_0, C4<0>, C4<0>, C4<0>;
v0x1ea41a0_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ea3dc0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1ea31e0_0 .net "j", 0 0, L_0x1f10a80;  alias, 1 drivers
v0x1ea2e00_0 .net "k", 0 0, L_0x1f10c20;  alias, 1 drivers
v0x1ea2a20_0 .var "q", 0 0;
v0x1ea2620_0 .net "q_bar", 0 0, L_0x1f10ce0;  alias, 1 drivers
E_0x1eb5fb0 .event posedge, v0x1ea41a0_0;
S_0x1eb90c0 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x1e1ae70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f0fed0 .functor OR 1, L_0x1f0fcf0, L_0x1f0eb90, C4<0>, C4<0>;
L_0x1f0ff60 .functor AND 1, L_0x1f0eb90, L_0x1f100d0, C4<1>, C4<1>;
L_0x1f0fff0 .functor NOT 1, L_0x1f0ff60, C4<0>, C4<0>, C4<0>;
L_0x1f10060 .functor AND 1, L_0x1f11000, L_0x1f0eb90, C4<1>, C4<1>;
L_0x1f100d0 .functor NOT 1, L_0x1f10060, C4<0>, C4<0>, C4<0>;
L_0x1f101e0 .functor AND 1, L_0x1f0fff0, L_0x1f0fed0, C4<1>, C4<1>;
L_0x1f10380 .functor AND 1, L_0x1f100d0, L_0x1f0fed0, C4<1>, C4<1>;
v0x1e5bce0_0 .net "NOTHING", 0 0, L_0x1f10440;  1 drivers
v0x1e5bda0_0 .net *"_ivl_2", 0 0, L_0x1f0ff60;  1 drivers
v0x1e5b9d0_0 .net *"_ivl_6", 0 0, L_0x1f10060;  1 drivers
v0x1e5ba90_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e5b6c0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e3cf70_0 .net "data", 0 0, L_0x1f11000;  alias, 1 drivers
v0x1e3d030_0 .net "feedback", 0 0, L_0x1f0fcf0;  alias, 1 drivers
v0x1e3cc30_0 .net "j", 0 0, L_0x1f101e0;  1 drivers
v0x1e3ccd0_0 .net "k", 0 0, L_0x1f10380;  1 drivers
v0x1e437e0_0 .net "ld", 0 0, L_0x1f0eb90;  alias, 1 drivers
v0x1e3c110_0 .net "q", 0 0, v0x1e5c3a0_0;  alias, 1 drivers
v0x1e3b450_0 .net "to_j", 0 0, L_0x1f0fff0;  1 drivers
v0x1e3b4f0_0 .net "to_j_and_k", 0 0, L_0x1f0fed0;  1 drivers
v0x1e3b140_0 .net "to_k", 0 0, L_0x1f100d0;  1 drivers
S_0x1eb7d40 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1eb90c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f10440 .functor NOT 1, v0x1e5c3a0_0, C4<0>, C4<0>, C4<0>;
v0x1e5a260_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e5c9a0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e5ca60_0 .net "j", 0 0, L_0x1f101e0;  alias, 1 drivers
v0x1e5c300_0 .net "k", 0 0, L_0x1f10380;  alias, 1 drivers
v0x1e5c3a0_0 .var "q", 0 0;
v0x1e5bff0_0 .net "q_bar", 0 0, L_0x1f10440;  alias, 1 drivers
S_0x1e4e150 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x1e1ae70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f0f670 .functor OR 1, L_0x1f0f5b0, L_0x1f0eb90, C4<0>, C4<0>;
L_0x1f0f700 .functor AND 1, L_0x1f0eb90, L_0x1f0f8c0, C4<1>, C4<1>;
L_0x1f0f790 .functor NOT 1, L_0x1f0f700, C4<0>, C4<0>, C4<0>;
L_0x1f0f850 .functor AND 1, L_0x1f111c0, L_0x1f0eb90, C4<1>, C4<1>;
L_0x1f0f8c0 .functor NOT 1, L_0x1f0f850, C4<0>, C4<0>, C4<0>;
L_0x1f0f9d0 .functor AND 1, L_0x1f0f790, L_0x1f0f670, C4<1>, C4<1>;
L_0x1f0fb30 .functor AND 1, L_0x1f0f8c0, L_0x1f0f670, C4<1>, C4<1>;
v0x1e23280_0 .net "NOTHING", 0 0, L_0x1f0fbf0;  1 drivers
v0x1e23320_0 .net *"_ivl_2", 0 0, L_0x1f0f700;  1 drivers
v0x1e60af0_0 .net *"_ivl_6", 0 0, L_0x1f0f850;  1 drivers
v0x1e60840_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e608e0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e61fe0_0 .net "data", 0 0, L_0x1f111c0;  alias, 1 drivers
v0x1e62080_0 .net "feedback", 0 0, L_0x1f0f5b0;  alias, 1 drivers
v0x1e5f0f0_0 .net "j", 0 0, L_0x1f0f9d0;  1 drivers
v0x1e5f190_0 .net "k", 0 0, L_0x1f0fb30;  1 drivers
v0x1e5df70_0 .net "ld", 0 0, L_0x1f0eb90;  alias, 1 drivers
v0x1e5dc00_0 .net "q", 0 0, v0x1e1caa0_0;  alias, 1 drivers
v0x1e5dca0_0 .net "to_j", 0 0, L_0x1f0f790;  1 drivers
v0x1e5f3a0_0 .net "to_j_and_k", 0 0, L_0x1f0f670;  1 drivers
v0x1e5f440_0 .net "to_k", 0 0, L_0x1f0f8c0;  1 drivers
S_0x1e538d0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1e4e150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f0fbf0 .functor NOT 1, v0x1e1caa0_0, C4<0>, C4<0>, C4<0>;
v0x1e1bcb0_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e1bd50_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e29ef0_0 .net "j", 0 0, L_0x1f0f9d0;  alias, 1 drivers
v0x1e1ca00_0 .net "k", 0 0, L_0x1f0fb30;  alias, 1 drivers
v0x1e1caa0_0 .var "q", 0 0;
v0x1e1c670_0 .net "q_bar", 0 0, L_0x1f0fbf0;  alias, 1 drivers
S_0x1e52c50 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x1e1ae70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f0edc0 .functor OR 1, L_0x1f0ed50, L_0x1f0eb90, C4<0>, C4<0>;
L_0x1f0ee30 .functor AND 1, L_0x1f0eb90, L_0x1f0f0e0, C4<1>, C4<1>;
L_0x1f0eea0 .functor NOT 1, L_0x1f0ee30, C4<0>, C4<0>, C4<0>;
L_0x1f0ef60 .functor AND 1, L_0x1f112f0, L_0x1f0eb90, C4<1>, C4<1>;
L_0x1f0f0e0 .functor NOT 1, L_0x1f0ef60, C4<0>, C4<0>, C4<0>;
L_0x1f0f1a0 .functor AND 1, L_0x1f0eea0, L_0x1f0edc0, C4<1>, C4<1>;
L_0x1f0f300 .functor AND 1, L_0x1f0f0e0, L_0x1f0edc0, C4<1>, C4<1>;
v0x1e83630_0 .net "NOTHING", 0 0, L_0x1f0f3c0;  1 drivers
v0x1e836f0_0 .net *"_ivl_2", 0 0, L_0x1f0ee30;  1 drivers
v0x1e84350_0 .net *"_ivl_6", 0 0, L_0x1f0ef60;  1 drivers
v0x1e84410_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e62b20_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e627b0_0 .net "data", 0 0, L_0x1f112f0;  alias, 1 drivers
v0x1e62870_0 .net "feedback", 0 0, L_0x1f0ed50;  alias, 1 drivers
v0x1dfde00_0 .net "j", 0 0, L_0x1f0f1a0;  1 drivers
v0x1dfdea0_0 .net "k", 0 0, L_0x1f0f300;  1 drivers
v0x1dfdbb0_0 .net "ld", 0 0, L_0x1f0eb90;  alias, 1 drivers
v0x1dfd7e0_0 .net "q", 0 0, v0x1ea5420_0;  alias, 1 drivers
v0x1dff1f0_0 .net "to_j", 0 0, L_0x1f0eea0;  1 drivers
v0x1dff290_0 .net "to_j_and_k", 0 0, L_0x1f0edc0;  1 drivers
v0x1dff640_0 .net "to_k", 0 0, L_0x1f0f0e0;  1 drivers
S_0x1e51fd0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1e52c50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f0f3c0 .functor NOT 1, v0x1ea5420_0, C4<0>, C4<0>, C4<0>;
v0x1ea7000_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ea70a0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1ea6c70_0 .net "j", 0 0, L_0x1f0f1a0;  alias, 1 drivers
v0x1ea6d10_0 .net "k", 0 0, L_0x1f0f300;  alias, 1 drivers
v0x1ea5420_0 .var "q", 0 0;
v0x1ea4d80_0 .net "q_bar", 0 0, L_0x1f0f3c0;  alias, 1 drivers
S_0x1e51350 .scope module, "COUNTER2" "ta161_bar" 9 40, 10 7 0, S_0x1e3ba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x1ea02b0_0 .net "A", 0 0, L_0x1f13d40;  1 drivers
v0x1e9f2f0_0 .net "B", 0 0, L_0x1f13e70;  1 drivers
v0x1e9db30_0 .net "C", 0 0, L_0x1f13fa0;  1 drivers
v0x1e9dc20_0 .net "CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ea0f10_0 .net "CLR_BAR", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1ea1000_0 .net "D", 0 0, L_0x1f140d0;  1 drivers
v0x1e740b0_0 .net "ENP", 0 0, L_0x1f0e480;  alias, 1 drivers
v0x1e74150_0 .net "ENT", 0 0, L_0x1f0ea90;  alias, 1 drivers
v0x1e76d50_0 .net "LD_BAR", 0 0, L_0x1f15a50;  alias, 1 drivers
v0x1e76df0_0 .net "QA", 0 0, v0x1e0ee80_0;  1 drivers
v0x1e789c0_0 .net "QB", 0 0, v0x1e3b760_0;  1 drivers
v0x1e78a60_0 .net "QC", 0 0, v0x1e31720_0;  1 drivers
v0x1e799f0_0 .net "QD", 0 0, v0x1e1e2a0_0;  1 drivers
v0x1e79a90_0 .net "RCO", 0 0, L_0x1f11760;  alias, 1 drivers
S_0x1e506d0 .scope module, "U1" "jeff_74x161" 10 20, 11 6 0, S_0x1e51350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x1f11420 .functor AND 1, L_0x1f0ea90, v0x1e1e2a0_0, C4<1>, C4<1>;
L_0x1f11540 .functor AND 1, L_0x1f11420, v0x1e31720_0, C4<1>, C4<1>;
L_0x1f11660 .functor AND 1, L_0x1f11540, v0x1e3b760_0, C4<1>, C4<1>;
L_0x1f11760 .functor AND 1, L_0x1f11660, v0x1e0ee80_0, C4<1>, C4<1>;
L_0x1f11860 .functor NOT 1, L_0x1f15a50, C4<0>, C4<0>, C4<0>;
L_0x1e67d10 .functor AND 1, L_0x1f0ea90, L_0x1f0e480, C4<1>, C4<1>;
L_0x1e9f400 .functor AND 1, L_0x1e67d10, v0x1e31720_0, C4<1>, C4<1>;
L_0x1f11af0 .functor AND 1, L_0x1e9f400, v0x1e3b760_0, C4<1>, C4<1>;
L_0x1f11b60 .functor AND 1, L_0x1f11af0, v0x1e0ee80_0, C4<1>, C4<1>;
L_0x1f12350 .functor AND 1, L_0x1e67d10, v0x1e3b760_0, C4<1>, C4<1>;
L_0x1f123e0 .functor AND 1, L_0x1f12350, v0x1e0ee80_0, C4<1>, C4<1>;
L_0x1f12b60 .functor AND 1, L_0x1e67d10, v0x1e0ee80_0, C4<1>, C4<1>;
L_0x1f133b0 .functor BUFZ 1, L_0x1e67d10, C4<0>, C4<0>, C4<0>;
v0x1ea88a0_0 .net *"_ivl_0", 0 0, L_0x1f11420;  1 drivers
v0x1ea89a0_0 .net *"_ivl_12", 0 0, L_0x1e9f400;  1 drivers
v0x1e61d30_0 .net *"_ivl_14", 0 0, L_0x1f11af0;  1 drivers
v0x1e61e00_0 .net *"_ivl_18", 0 0, L_0x1f12350;  1 drivers
v0x1e958f0_0 .net *"_ivl_2", 0 0, L_0x1f11540;  1 drivers
v0x1e959d0_0 .net *"_ivl_4", 0 0, L_0x1f11660;  1 drivers
v0x1e98590_0 .net "a", 0 0, L_0x1f13d40;  alias, 1 drivers
v0x1e98630_0 .net "b", 0 0, L_0x1f13e70;  alias, 1 drivers
v0x1e9a200_0 .net "c", 0 0, L_0x1f13fa0;  alias, 1 drivers
v0x1e9a2a0_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e9b230_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e9b2d0_0 .net "d", 0 0, L_0x1f140d0;  alias, 1 drivers
v0x1e877c0_0 .net "enp", 0 0, L_0x1f0e480;  alias, 1 drivers
v0x1e87860_0 .net "ent", 0 0, L_0x1f0ea90;  alias, 1 drivers
v0x1e86050_0 .net "ent_and_enp", 0 0, L_0x1e67d10;  1 drivers
v0x1e860f0_0 .net "feedback_qa", 0 0, L_0x1f133b0;  1 drivers
v0x1e8ac10_0 .net "feedback_qb", 0 0, L_0x1f12b60;  1 drivers
v0x1e8acb0_0 .net "feedback_qc", 0 0, L_0x1f123e0;  1 drivers
v0x1e8dfb0_0 .net "feedback_qd", 0 0, L_0x1f11b60;  1 drivers
v0x1e8e080_0 .net "ld", 0 0, L_0x1f11860;  1 drivers
v0x1e8c840_0 .net "ld_bar", 0 0, L_0x1f15a50;  alias, 1 drivers
v0x1e8c8e0_0 .net "qa", 0 0, v0x1e0ee80_0;  alias, 1 drivers
v0x1e91350_0 .net "qb", 0 0, v0x1e3b760_0;  alias, 1 drivers
v0x1e91440_0 .net "qc", 0 0, v0x1e31720_0;  alias, 1 drivers
v0x1e8fbe0_0 .net "qd", 0 0, v0x1e1e2a0_0;  alias, 1 drivers
v0x1e8fcd0_0 .net "rco", 0 0, L_0x1f11760;  alias, 1 drivers
S_0x1e4fa50 .scope module, "OUTPUT_QA" "output_section" 11 60, 12 4 0, S_0x1e506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f13490 .functor OR 1, L_0x1f133b0, L_0x1f11860, C4<0>, C4<0>;
L_0x1f13520 .functor AND 1, L_0x1f11860, L_0x1f13830, C4<1>, C4<1>;
L_0x1f11ea0 .functor NOT 1, L_0x1f13520, C4<0>, C4<0>, C4<0>;
L_0x1f137c0 .functor AND 1, L_0x1f13d40, L_0x1f11860, C4<1>, C4<1>;
L_0x1f13830 .functor NOT 1, L_0x1f137c0, C4<0>, C4<0>, C4<0>;
L_0x1f138f0 .functor AND 1, L_0x1f11ea0, L_0x1f13490, C4<1>, C4<1>;
L_0x1f13a90 .functor AND 1, L_0x1f13830, L_0x1f13490, C4<1>, C4<1>;
v0x1e0e860_0 .net "NOTHING", 0 0, L_0x1f13b50;  1 drivers
v0x1e0e920_0 .net *"_ivl_2", 0 0, L_0x1f13520;  1 drivers
v0x1e0d9c0_0 .net *"_ivl_6", 0 0, L_0x1f137c0;  1 drivers
v0x1e0da80_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e0a300_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e0a3a0_0 .net "data", 0 0, L_0x1f13d40;  alias, 1 drivers
v0x1e833a0_0 .net "feedback", 0 0, L_0x1f133b0;  alias, 1 drivers
v0x1e83460_0 .net "j", 0 0, L_0x1f138f0;  1 drivers
v0x1e5aa40_0 .net "k", 0 0, L_0x1f13a90;  1 drivers
v0x1e5ab10_0 .net "ld", 0 0, L_0x1f11860;  alias, 1 drivers
v0x1e5b240_0 .net "q", 0 0, v0x1e0ee80_0;  alias, 1 drivers
v0x1e5b310_0 .net "to_j", 0 0, L_0x1f11ea0;  1 drivers
v0x1e3a9b0_0 .net "to_j_and_k", 0 0, L_0x1f13490;  1 drivers
v0x1e3aa50_0 .net "to_k", 0 0, L_0x1f13830;  1 drivers
S_0x1e4d4f0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1e4fa50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f13b50 .functor NOT 1, v0x1e0ee80_0, C4<0>, C4<0>, C4<0>;
v0x1e62180_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e62220_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e18630_0 .net "j", 0 0, L_0x1f138f0;  alias, 1 drivers
v0x1e186d0_0 .net "k", 0 0, L_0x1f13a90;  alias, 1 drivers
v0x1e0ee80_0 .var "q", 0 0;
v0x1e0eb70_0 .net "q_bar", 0 0, L_0x1f13b50;  alias, 1 drivers
S_0x1e4edd0 .scope module, "OUTPUT_QB" "output_section" 11 49, 12 4 0, S_0x1e506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f12d40 .functor OR 1, L_0x1f12b60, L_0x1f11860, C4<0>, C4<0>;
L_0x1f12dd0 .functor AND 1, L_0x1f11860, L_0x1f12f40, C4<1>, C4<1>;
L_0x1f12e60 .functor NOT 1, L_0x1f12dd0, C4<0>, C4<0>, C4<0>;
L_0x1f12ed0 .functor AND 1, L_0x1f13e70, L_0x1f11860, C4<1>, C4<1>;
L_0x1f12f40 .functor NOT 1, L_0x1f12ed0, C4<0>, C4<0>, C4<0>;
L_0x1f13050 .functor AND 1, L_0x1f12e60, L_0x1f12d40, C4<1>, C4<1>;
L_0x1f131f0 .functor AND 1, L_0x1f12f40, L_0x1f12d40, C4<1>, C4<1>;
v0x1e3daf0_0 .net "NOTHING", 0 0, L_0x1f132b0;  1 drivers
v0x1e3db90_0 .net *"_ivl_2", 0 0, L_0x1f12dd0;  1 drivers
v0x1e43270_0 .net *"_ivl_6", 0 0, L_0x1f12ed0;  1 drivers
v0x1e43360_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e425f0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e426e0_0 .net "data", 0 0, L_0x1f13e70;  alias, 1 drivers
v0x1e41970_0 .net "feedback", 0 0, L_0x1f12b60;  alias, 1 drivers
v0x1e41a10_0 .net "j", 0 0, L_0x1f13050;  1 drivers
v0x1e40cf0_0 .net "k", 0 0, L_0x1f131f0;  1 drivers
v0x1e40dc0_0 .net "ld", 0 0, L_0x1f11860;  alias, 1 drivers
v0x1e40070_0 .net "q", 0 0, v0x1e3b760_0;  alias, 1 drivers
v0x1e40140_0 .net "to_j", 0 0, L_0x1f12e60;  1 drivers
v0x1e3f3f0_0 .net "to_j_and_k", 0 0, L_0x1f12d40;  1 drivers
v0x1e3f490_0 .net "to_k", 0 0, L_0x1f12f40;  1 drivers
S_0x1e3ae30 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1e4edd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f132b0 .functor NOT 1, v0x1e3b760_0, C4<0>, C4<0>, C4<0>;
v0x1e81de0_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e81ea0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1dec0f0_0 .net "j", 0 0, L_0x1f13050;  alias, 1 drivers
v0x1dec190_0 .net "k", 0 0, L_0x1f131f0;  alias, 1 drivers
v0x1e3b760_0 .var "q", 0 0;
v0x1e4af00_0 .net "q_bar", 0 0, L_0x1f132b0;  alias, 1 drivers
S_0x1e3e770 .scope module, "OUTPUT_QC" "output_section" 11 38, 12 4 0, S_0x1e506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f124a0 .functor OR 1, L_0x1f123e0, L_0x1f11860, C4<0>, C4<0>;
L_0x1f12530 .functor AND 1, L_0x1f11860, L_0x1f126f0, C4<1>, C4<1>;
L_0x1f125c0 .functor NOT 1, L_0x1f12530, C4<0>, C4<0>, C4<0>;
L_0x1f12680 .functor AND 1, L_0x1f13fa0, L_0x1f11860, C4<1>, C4<1>;
L_0x1f126f0 .functor NOT 1, L_0x1f12680, C4<0>, C4<0>, C4<0>;
L_0x1f12800 .functor AND 1, L_0x1f125c0, L_0x1f124a0, C4<1>, C4<1>;
L_0x1f129a0 .functor AND 1, L_0x1f126f0, L_0x1f124a0, C4<1>, C4<1>;
v0x1e2fe20_0 .net "NOTHING", 0 0, L_0x1f12a60;  1 drivers
v0x1e2fec0_0 .net *"_ivl_2", 0 0, L_0x1f12530;  1 drivers
v0x1e2f1a0_0 .net *"_ivl_6", 0 0, L_0x1f12680;  1 drivers
v0x1e2f290_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e2cc40_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e2cd30_0 .net "data", 0 0, L_0x1f13fa0;  alias, 1 drivers
v0x1e2e520_0 .net "feedback", 0 0, L_0x1f123e0;  alias, 1 drivers
v0x1e2e5c0_0 .net "j", 0 0, L_0x1f12800;  1 drivers
v0x1e1d620_0 .net "k", 0 0, L_0x1f129a0;  1 drivers
v0x1e1d6f0_0 .net "ld", 0 0, L_0x1f11860;  alias, 1 drivers
v0x1e22da0_0 .net "q", 0 0, v0x1e31720_0;  alias, 1 drivers
v0x1e22e40_0 .net "to_j", 0 0, L_0x1f125c0;  1 drivers
v0x1e22120_0 .net "to_j_and_k", 0 0, L_0x1f124a0;  1 drivers
v0x1e221c0_0 .net "to_k", 0 0, L_0x1f126f0;  1 drivers
S_0x1e2d8a0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1e3e770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f12a60 .functor NOT 1, v0x1e31720_0, C4<0>, C4<0>, C4<0>;
v0x1e33020_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e330c0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e323a0_0 .net "j", 0 0, L_0x1f12800;  alias, 1 drivers
v0x1e32440_0 .net "k", 0 0, L_0x1f129a0;  alias, 1 drivers
v0x1e31720_0 .var "q", 0 0;
v0x1e30aa0_0 .net "q_bar", 0 0, L_0x1f12a60;  alias, 1 drivers
S_0x1e214a0 .scope module, "OUTPUT_QD" "output_section" 11 27, 12 4 0, S_0x1e506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x1f11c70 .functor OR 1, L_0x1f11b60, L_0x1f11860, C4<0>, C4<0>;
L_0x1f11ce0 .functor AND 1, L_0x1f11860, L_0x1e1e3b0, C4<1>, C4<1>;
L_0x1f11d70 .functor NOT 1, L_0x1f11ce0, C4<0>, C4<0>, C4<0>;
L_0x1f11e30 .functor AND 1, L_0x1f140d0, L_0x1f11860, C4<1>, C4<1>;
L_0x1e1e3b0 .functor NOT 1, L_0x1f11e30, C4<0>, C4<0>, C4<0>;
L_0x1f12050 .functor AND 1, L_0x1f11d70, L_0x1f11c70, C4<1>, C4<1>;
L_0x1f121b0 .functor AND 1, L_0x1e1e3b0, L_0x1f11c70, C4<1>, C4<1>;
v0x1ea7c20_0 .net "NOTHING", 0 0, L_0x1f12270;  1 drivers
v0x1ea7cc0_0 .net *"_ivl_2", 0 0, L_0x1f11ce0;  1 drivers
v0x1ead3a0_0 .net *"_ivl_6", 0 0, L_0x1f11e30;  1 drivers
v0x1ead490_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1eac720_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1eac810_0 .net "data", 0 0, L_0x1f140d0;  alias, 1 drivers
v0x1eabaa0_0 .net "feedback", 0 0, L_0x1f11b60;  alias, 1 drivers
v0x1eabb40_0 .net "j", 0 0, L_0x1f12050;  1 drivers
v0x1eaae20_0 .net "k", 0 0, L_0x1f121b0;  1 drivers
v0x1eaaef0_0 .net "ld", 0 0, L_0x1f11860;  alias, 1 drivers
v0x1eaa1a0_0 .net "q", 0 0, v0x1e1e2a0_0;  alias, 1 drivers
v0x1eaa240_0 .net "to_j", 0 0, L_0x1f11d70;  1 drivers
v0x1ea9520_0 .net "to_j_and_k", 0 0, L_0x1f11c70;  1 drivers
v0x1ea95c0_0 .net "to_k", 0 0, L_0x1e1e3b0;  1 drivers
S_0x1e1fba0 .scope module, "JK" "jk_flip_flop" 12 24, 13 3 0, S_0x1e214a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clr_bar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "q_bar";
L_0x1f12270 .functor NOT 1, v0x1e1e2a0_0, C4<0>, C4<0>, C4<0>;
v0x1e1ef20_0 .net "clk", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1e1efc0_0 .net "clr_bar", 0 0, v0x1f0dfc0_0;  alias, 1 drivers
v0x1e08690_0 .net "j", 0 0, L_0x1f12050;  alias, 1 drivers
v0x1e08f40_0 .net "k", 0 0, L_0x1f121b0;  alias, 1 drivers
v0x1e1e2a0_0 .var "q", 0 0;
v0x1ea5ea0_0 .net "q_bar", 0 0, L_0x1f12270;  alias, 1 drivers
S_0x1e6fb10 .scope module, "MUX8" "ta157_8" 6 57, 14 7 0, S_0x1debac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1e59680 .functor NOT 1, L_0x7f37efaa00a8, C4<0>, C4<0>, C4<0>;
v0x1dfed50_0 .net "A8", 7 0, L_0x1f14310;  alias, 1 drivers
v0x1dfee30_0 .net "B8", 7 0, L_0x7f37efaa0060;  alias, 1 drivers
v0x1e00210_0 .net "EN", 0 0, L_0x1e59680;  1 drivers
v0x1e00300_0 .net "EN_BAR", 0 0, L_0x7f37efaa00a8;  alias, 1 drivers
v0x1e01730_0 .net "S", 0 0, v0x1f0dc50_0;  alias, 1 drivers
v0x1e00f40_0 .net "Y8", 7 0, L_0x1f14850;  alias, 1 drivers
L_0x1f145d0 .part L_0x1f14310, 0, 4;
L_0x1f14670 .part L_0x7f37efaa0060, 0, 4;
L_0x1f14710 .part L_0x1f14310, 4, 4;
L_0x1f147b0 .part L_0x7f37efaa0060, 4, 4;
L_0x1f14850 .concat8 [ 4 4 0 0], v0x1e7c3b0_0, v0x1dec8c0_0;
S_0x1e6e3a0 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1e6fb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1e7eaf0_0 .net "a", 3 0, L_0x1f145d0;  1 drivers
v0x1e7dab0_0 .net "b", 3 0, L_0x1f14670;  1 drivers
v0x1e7db70_0 .net "en", 0 0, L_0x1e59680;  alias, 1 drivers
v0x1e7c2f0_0 .net "s", 0 0, v0x1f0dc50_0;  alias, 1 drivers
v0x1e7c3b0_0 .var "y", 3 0;
E_0x1e54a00 .event edge, v0x1e7db70_0, v0x1e7c2f0_0, v0x1e7eaf0_0, v0x1e7dab0_0;
S_0x1e7f6d0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1e6fb10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1debd20_0 .net "a", 3 0, L_0x1f14710;  1 drivers
v0x1debe20_0 .net "b", 3 0, L_0x1f147b0;  1 drivers
v0x1e13cd0_0 .net "en", 0 0, L_0x1e59680;  alias, 1 drivers
v0x1e13d70_0 .net "s", 0 0, v0x1f0dc50_0;  alias, 1 drivers
v0x1dec8c0_0 .var "y", 3 0;
E_0x1dec580 .event edge, v0x1e7db70_0, v0x1e7c2f0_0, v0x1debd20_0, v0x1debe20_0;
S_0x1e04ed0 .scope module, "OPCODEDEC0" "opcodedec" 6 66, 16 6 0, S_0x1debac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x1f148f0 .functor BUFZ 1, L_0x1f14c30, C4<0>, C4<0>, C4<0>;
v0x1d21cd0_0 .net "EIL_BAR", 0 0, L_0x1f148f0;  alias, 1 drivers
L_0x7f37efaa0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d21db0_0 .net "LOW", 0 0, L_0x7f37efaa0138;  1 drivers
v0x1e839b0_0 .net "MW_AD_HIGH", 7 4, L_0x1f0e350;  alias, 1 drivers
v0x1e19ff0_0 .net "MW_BOP", 12 9, L_0x1f0e520;  alias, 1 drivers
v0x1e1a090_0 .net "OPCODE", 3 0, v0x1f0df00_0;  alias, 1 drivers
v0x1eb8820_0 .net "TO_COUNTER", 7 4, v0x1dedb90_0;  alias, 1 drivers
v0x1eb88c0_0 .net "W1", 0 0, L_0x1f14c30;  1 drivers
L_0x1f14ca0 .part L_0x1f0e520, 0, 1;
L_0x1f14d90 .part L_0x1f0e520, 1, 1;
L_0x1f14f10 .part L_0x1f0e520, 2, 1;
L_0x1f14fb0 .part L_0x1f0e520, 3, 1;
S_0x1e046e0 .scope module, "U1" "ta157_4" 16 22, 17 7 0, S_0x1e04ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x1f14a70 .functor NOT 1, L_0x7f37efaa0138, C4<0>, C4<0>, C4<0>;
v0x1df2800_0 .net "A4", 3 0, v0x1f0df00_0;  alias, 1 drivers
v0x1deefb0_0 .net "B4", 3 0, L_0x1f0e350;  alias, 1 drivers
v0x1def050_0 .net "EN", 0 0, L_0x1f14a70;  1 drivers
v0x1df04d0_0 .net "EN_BAR", 0 0, L_0x7f37efaa0138;  alias, 1 drivers
v0x1df0570_0 .net "S", 0 0, L_0x1f14c30;  alias, 1 drivers
v0x1defce0_0 .net "Y4", 3 0, v0x1dedb90_0;  alias, 1 drivers
S_0x1e07a30 .scope module, "MUX0" "jeff_74x157" 17 19, 15 2 0, S_0x1e046e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1e0b510_0 .net "a", 3 0, v0x1f0df00_0;  alias, 1 drivers
v0x1e0acf0_0 .net "b", 3 0, L_0x1f0e350;  alias, 1 drivers
v0x1e0add0_0 .net "en", 0 0, L_0x1f14a70;  alias, 1 drivers
v0x1dedaf0_0 .net "s", 0 0, L_0x1f14c30;  alias, 1 drivers
v0x1dedb90_0 .var "y", 3 0;
E_0x1e01890 .event edge, v0x1e0add0_0, v0x1dedaf0_0, v0x1e0b510_0, v0x1e0acf0_0;
S_0x1df3c90 .scope module, "U2" "nand4" 16 32, 18 2 0, S_0x1e04ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1f14ae0 .functor AND 1, L_0x1f14ca0, L_0x1f14d90, C4<1>, C4<1>;
L_0x1f14b50 .functor AND 1, L_0x1f14ae0, L_0x1f14f10, C4<1>, C4<1>;
L_0x1f14bc0 .functor AND 1, L_0x1f14b50, L_0x1f14fb0, C4<1>, C4<1>;
L_0x1f14c30 .functor NOT 1, L_0x1f14bc0, C4<0>, C4<0>, C4<0>;
v0x1df3540_0 .net *"_ivl_0", 0 0, L_0x1f14ae0;  1 drivers
v0x1df7010_0 .net *"_ivl_2", 0 0, L_0x1f14b50;  1 drivers
v0x1df70d0_0 .net *"_ivl_4", 0 0, L_0x1f14bc0;  1 drivers
v0x1df6840_0 .net "a", 0 0, L_0x1f14ca0;  1 drivers
v0x1df6900_0 .net "b", 0 0, L_0x1f14d90;  1 drivers
v0x1dfa310_0 .net "c", 0 0, L_0x1f14f10;  1 drivers
v0x1df9ad0_0 .net "d", 0 0, L_0x1f14fb0;  1 drivers
v0x1df9b90_0 .net "y", 0 0, L_0x1f14c30;  alias, 1 drivers
S_0x1eb7470 .scope module, "XOR_2" "xor2" 6 93, 19 2 0, S_0x1debac0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f15a50 .functor XOR 1, L_0x1f15ac0, L_0x1f15160, C4<0>, C4<0>;
v0x1eb9ba0_0 .net "a", 0 0, L_0x1f15ac0;  1 drivers
v0x1eb9c80_0 .net "b", 0 0, L_0x1f15160;  alias, 1 drivers
v0x1eb97b0_0 .net "y", 0 0, L_0x1f15a50;  alias, 1 drivers
S_0x1eb34a0 .scope module, "PROCESSOR_SECTION" "processor" 5 37, 20 4 0, S_0x1ebeb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x1f15ce0 .functor BUFZ 8, L_0x1f20510, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1f0b5f0_0 .net "ALU_DEST", 23 21, L_0x1f15fe0;  1 drivers
v0x1f0b6d0_0 .net "ALU_FUNC", 19 15, L_0x1f15ea0;  1 drivers
v0x1f0b7c0_0 .net "ALU_IN_A", 7 0, L_0x1f21750;  1 drivers
v0x1f0b8e0_0 .net "ALU_IN_B", 7 0, L_0x1f21ae0;  1 drivers
v0x1f0b9d0_0 .net "ALU_OUT", 7 0, L_0x1f2f2e0;  1 drivers
v0x1f0bae0_0 .net "A_SOURCE", 0 0, L_0x1f15bb0;  1 drivers
v0x1f0bb80_0 .net "B_SOURCE", 0 0, L_0x1f15d70;  1 drivers
v0x1f0bc20_0 .net "CIN", 0 0, L_0x1f15f40;  1 drivers
v0x1f0bd10_0 .net "CONTROL_BITS", 23 13, L_0x1f0e5c0;  alias, 1 drivers
v0x1f0be60_0 .net "DATA_IN_A", 7 0, v0x1f0d7c0_0;  alias, 1 drivers
v0x1f0bf00_0 .net "DATA_IN_B", 7 0, v0x1f0d930_0;  alias, 1 drivers
v0x1f0c010_0 .net "DATA_OUT", 7 0, L_0x1f15ce0;  alias, 1 drivers
v0x1f0c0b0_0 .net "DATA_OUT_A", 7 0, L_0x1f189d0;  1 drivers
v0x1f0c150_0 .net "DATA_OUT_B", 7 0, L_0x1f1b520;  1 drivers
v0x1f0c1f0_0 .net "DATA_OUT_TA", 7 0, L_0x1f1e060;  1 drivers
v0x1f0c2b0_0 .net "DATA_OUT_TB", 7 0, L_0x1f20d10;  1 drivers
v0x1f0c370_0 .net "EIL_BAR", 0 0, L_0x1f148f0;  alias, 1 drivers
v0x1f0c520_0 .net "IN_ZP", 7 0, L_0x1f20510;  1 drivers
L_0x7f37efaa0180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f0c5c0_0 .net "LOW", 0 0, L_0x7f37efaa0180;  1 drivers
v0x1f0c660_0 .net "STATUS_BITS", 3 0, L_0x1f33660;  alias, 1 drivers
v0x1f0c700_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
L_0x1f15bb0 .part L_0x1f0e5c0, 0, 1;
L_0x1f15d70 .part L_0x1f0e5c0, 1, 1;
L_0x1f15ea0 .part L_0x1f0e5c0, 2, 5;
L_0x1f15f40 .part L_0x1f0e5c0, 7, 1;
L_0x1f15fe0 .part L_0x1f0e5c0, 8, 3;
L_0x1f1e660 .part L_0x1f15fe0, 0, 1;
L_0x1f21310 .part L_0x1f15fe0, 1, 1;
L_0x1f32140 .part L_0x1f15fe0, 2, 1;
L_0x1f33660 .concat8 [ 1 1 1 1], L_0x1f21b80, L_0x1f288e0, L_0x1f28740, L_0x1f33080;
S_0x1eb48c0 .scope module, "ALU1" "alu" 20 92, 21 4 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x1f21b80 .functor BUFZ 1, L_0x1f21bf0, C4<0>, C4<0>, C4<0>;
v0x1e17a00_0 .net "AEQB1", 0 0, L_0x1f27d30;  1 drivers
v0x1edf270_0 .net "AEQB2", 0 0, L_0x1f2e740;  1 drivers
v0x1edf3c0_0 .net "ALU_FUNC", 19 15, L_0x1f15ea0;  alias, 1 drivers
v0x1edf460_0 .net "C4", 0 0, L_0x1f21b80;  1 drivers
v0x1edf520_0 .net "C8", 0 0, L_0x1f288e0;  1 drivers
v0x1edf5c0_0 .net "CARRY", 0 0, L_0x1f21bf0;  1 drivers
v0x1edf660_0 .net "CIN", 0 0, L_0x1f15f40;  alias, 1 drivers
v0x1edf700_0 .net "IN_A", 7 0, L_0x1f21750;  alias, 1 drivers
v0x1edf7a0_0 .net "IN_B", 7 0, L_0x1f21ae0;  alias, 1 drivers
v0x1edf910_0 .net "NOTHING1", 0 0, L_0x1f27aa0;  1 drivers
v0x1edf9b0_0 .net "NOTHING2", 0 0, L_0x1f271f0;  1 drivers
v0x1edfa50_0 .net "NOTHING3", 0 0, L_0x1f2e4d0;  1 drivers
v0x1edfaf0_0 .net "NOTHING4", 0 0, L_0x1f2dc20;  1 drivers
v0x1edfb90_0 .net "OUT8", 7 0, L_0x1f2f2e0;  alias, 1 drivers
v0x1edfc70_0 .net "Z", 0 0, L_0x1f28740;  1 drivers
L_0x1f27df0 .part L_0x1f21750, 3, 1;
L_0x1f27f40 .part L_0x1f21750, 2, 1;
L_0x1f27fe0 .part L_0x1f21750, 1, 1;
L_0x1f28080 .part L_0x1f21750, 0, 1;
L_0x1f28120 .part L_0x1f21ae0, 3, 1;
L_0x1f28250 .part L_0x1f21ae0, 2, 1;
L_0x1f282f0 .part L_0x1f21ae0, 1, 1;
L_0x1f28390 .part L_0x1f21ae0, 0, 1;
L_0x1f28430 .part L_0x1f15ea0, 3, 1;
L_0x1f284d0 .part L_0x1f15ea0, 2, 1;
L_0x1f28600 .part L_0x1f15ea0, 1, 1;
L_0x1f286a0 .part L_0x1f15ea0, 0, 1;
L_0x1f287b0 .part L_0x1f15ea0, 4, 1;
L_0x1f2e800 .part L_0x1f21750, 7, 1;
L_0x1f2e9b0 .part L_0x1f21750, 6, 1;
L_0x1f2ea50 .part L_0x1f21750, 5, 1;
L_0x1f2eaf0 .part L_0x1f21750, 4, 1;
L_0x1f2eb90 .part L_0x1f21ae0, 7, 1;
L_0x1f2ede0 .part L_0x1f21ae0, 6, 1;
L_0x1f2ee80 .part L_0x1f21ae0, 5, 1;
L_0x1f2ed40 .part L_0x1f21ae0, 4, 1;
L_0x1f2efd0 .part L_0x1f15ea0, 3, 1;
L_0x1f2ef20 .part L_0x1f15ea0, 2, 1;
L_0x1f2f240 .part L_0x1f15ea0, 1, 1;
L_0x1f2f180 .part L_0x1f15ea0, 0, 1;
L_0x1f2f3b0 .part L_0x1f15ea0, 4, 1;
LS_0x1f2f2e0_0_0 .concat8 [ 1 1 1 1], L_0x1f268f0, L_0x1f264b0, L_0x1f25f80, L_0x1f255b0;
LS_0x1f2f2e0_0_4 .concat8 [ 1 1 1 1], L_0x1f2d3c0, L_0x1f2cfd0, L_0x1f2ced0, L_0x1f2c500;
L_0x1f2f2e0 .concat8 [ 4 4 0 0], LS_0x1f2f2e0_0_0, LS_0x1f2f2e0_0_4;
S_0x1eb4480 .scope module, "AND1" "and2" 21 73, 22 2 0, S_0x1eb48c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f28740 .functor AND 1, L_0x1f27d30, L_0x1f2e740, C4<1>, C4<1>;
v0x1eb40e0_0 .net "a", 0 0, L_0x1f27d30;  alias, 1 drivers
v0x1eb4180_0 .net "b", 0 0, L_0x1f2e740;  alias, 1 drivers
v0x1deb200_0 .net "y", 0 0, L_0x1f28740;  alias, 1 drivers
S_0x1e19630 .scope module, "U1" "ta181_bar" 21 23, 23 8 0, S_0x1eb48c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x1f21bf0 .functor NOT 1, L_0x1f27610, C4<0>, C4<0>, C4<0>;
L_0x1f21cf0 .functor NOT 1, L_0x1f15f40, C4<0>, C4<0>, C4<0>;
v0x1e17ac0_0 .net "A0_BAR", 0 0, L_0x1f28080;  1 drivers
v0x1d53ee0_0 .net "A1_BAR", 0 0, L_0x1f27fe0;  1 drivers
v0x1d53fa0_0 .net "A2_BAR", 0 0, L_0x1f27f40;  1 drivers
v0x1d54040_0 .net "A3_BAR", 0 0, L_0x1f27df0;  1 drivers
v0x1d540e0_0 .net "AEQB", 0 0, L_0x1f27d30;  alias, 1 drivers
v0x1d2aa90_0 .net "B0_BAR", 0 0, L_0x1f28390;  1 drivers
v0x1d2ab30_0 .net "B1_BAR", 0 0, L_0x1f282f0;  1 drivers
v0x1d2ac20_0 .net "B2_BAR", 0 0, L_0x1f28250;  1 drivers
v0x1d2ad10_0 .net "B3_BAR", 0 0, L_0x1f28120;  1 drivers
v0x1d2adb0_0 .net "CI", 0 0, L_0x1f15f40;  alias, 1 drivers
v0x1d2ae50_0 .net "CI_BAR", 0 0, L_0x1f21cf0;  1 drivers
v0x1ecee10_0 .net "CO", 0 0, L_0x1f21bf0;  alias, 1 drivers
v0x1eceeb0_0 .net "CO_BAR", 0 0, L_0x1f27610;  1 drivers
v0x1ecef50_0 .net "F0_BAR", 0 0, L_0x1f268f0;  1 drivers
v0x1eceff0_0 .net "F1_BAR", 0 0, L_0x1f264b0;  1 drivers
v0x1ecf090_0 .net "F2_BAR", 0 0, L_0x1f25f80;  1 drivers
v0x1ecf130_0 .net "F3_BAR", 0 0, L_0x1f255b0;  1 drivers
v0x1ecf2e0_0 .net "G_BAR", 0 0, L_0x1f271f0;  alias, 1 drivers
v0x1ecf380_0 .net "M", 0 0, L_0x1f287b0;  1 drivers
v0x1ecf420_0 .net "P_BAR", 0 0, L_0x1f27aa0;  alias, 1 drivers
v0x1ecf4c0_0 .net "S0", 0 0, L_0x1f286a0;  1 drivers
v0x1ecf560_0 .net "S1", 0 0, L_0x1f28600;  1 drivers
v0x1ecf600_0 .net "S2", 0 0, L_0x1f284d0;  1 drivers
v0x1ecf6a0_0 .net "S3", 0 0, L_0x1f28430;  1 drivers
S_0x1dea8a0 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x1e19630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1d02ab0_0 .net "a0", 0 0, L_0x1f28080;  alias, 1 drivers
v0x1d02b70_0 .net "a1", 0 0, L_0x1f27fe0;  alias, 1 drivers
v0x1d02c10_0 .net "a2", 0 0, L_0x1f27f40;  alias, 1 drivers
v0x1d02cb0_0 .net "a3", 0 0, L_0x1f27df0;  alias, 1 drivers
v0x1cf9f70_0 .net "aeqb", 0 0, L_0x1f27d30;  alias, 1 drivers
v0x1cfa010_0 .net "b0", 0 0, L_0x1f28390;  alias, 1 drivers
v0x1cfa0b0_0 .net "b1", 0 0, L_0x1f282f0;  alias, 1 drivers
v0x1cfa150_0 .net "b2", 0 0, L_0x1f28250;  alias, 1 drivers
v0x1cfa1f0_0 .net "b3", 0 0, L_0x1f28120;  alias, 1 drivers
v0x1cfa320_0 .net "ci_bar", 0 0, L_0x1f21cf0;  alias, 1 drivers
v0x1cea3b0_0 .net "co_bar", 0 0, L_0x1f27610;  alias, 1 drivers
v0x1cea480_0 .net "f0", 0 0, L_0x1f268f0;  alias, 1 drivers
v0x1cea520_0 .net "f1", 0 0, L_0x1f264b0;  alias, 1 drivers
v0x1cea5c0_0 .net "f2", 0 0, L_0x1f25f80;  alias, 1 drivers
v0x1cea660_0 .net "f3", 0 0, L_0x1f255b0;  alias, 1 drivers
v0x1cea750_0 .net "input0_out1", 0 0, L_0x1f24070;  1 drivers
v0x1d31f40_0 .net "input0_out2", 0 0, L_0x1f24510;  1 drivers
v0x1d320f0_0 .net "input1_out1", 0 0, L_0x1f23500;  1 drivers
v0x1d32190_0 .net "input1_out2", 0 0, L_0x1f23ae0;  1 drivers
v0x1d32230_0 .net "input2_out1", 0 0, L_0x1f22a30;  1 drivers
v0x1d322d0_0 .net "input2_out2", 0 0, L_0x1f22e30;  1 drivers
v0x1d1ba70_0 .net "input3_out1", 0 0, L_0x1f221b0;  1 drivers
v0x1d1bb10_0 .net "input3_out2", 0 0, L_0x1f22550;  1 drivers
v0x1d1bbb0_0 .net "m", 0 0, L_0x1f287b0;  alias, 1 drivers
v0x1d1bc50_0 .net "m_bar", 0 0, L_0x1f245d0;  1 drivers
v0x1d1bcf0_0 .net "s0", 0 0, L_0x1f286a0;  alias, 1 drivers
v0x1d1be20_0 .net "s1", 0 0, L_0x1f28600;  alias, 1 drivers
v0x1d0e6c0_0 .net "s2", 0 0, L_0x1f284d0;  alias, 1 drivers
v0x1d0e7f0_0 .net "s3", 0 0, L_0x1f28430;  alias, 1 drivers
v0x1d0e920_0 .net "x", 0 0, L_0x1f27aa0;  alias, 1 drivers
v0x1d0e9c0_0 .net "y", 0 0, L_0x1f271f0;  alias, 1 drivers
S_0x1e14c20 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1f279b0 .functor AND 1, L_0x1f255b0, L_0x1f25f80, C4<1>, C4<1>;
L_0x1f27c50 .functor AND 1, L_0x1f279b0, L_0x1f264b0, C4<1>, C4<1>;
L_0x1f27d30 .functor AND 1, L_0x1f27c50, L_0x1f268f0, C4<1>, C4<1>;
v0x1e148f0_0 .net *"_ivl_0", 0 0, L_0x1f279b0;  1 drivers
v0x1e831b0_0 .net *"_ivl_2", 0 0, L_0x1f27c50;  1 drivers
v0x1e83270_0 .net "aeqb", 0 0, L_0x1f27d30;  alias, 1 drivers
v0x1dead10_0 .net "f0", 0 0, L_0x1f268f0;  alias, 1 drivers
v0x1deadb0_0 .net "f1", 0 0, L_0x1f264b0;  alias, 1 drivers
v0x1ebd120_0 .net "f2", 0 0, L_0x1f25f80;  alias, 1 drivers
v0x1ebd1e0_0 .net "f3", 0 0, L_0x1f255b0;  alias, 1 drivers
S_0x1d3ac30 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1f269f0 .functor AND 1, L_0x1f221b0, L_0x1f22e30, C4<1>, C4<1>;
L_0x1d32370 .functor OR 1, L_0x1f22550, L_0x1f269f0, C4<0>, C4<0>;
L_0x1f26bc0 .functor AND 1, L_0x1f221b0, L_0x1f22a30, C4<1>, C4<1>;
L_0x1f26c30 .functor AND 1, L_0x1f26bc0, L_0x1f23ae0, C4<1>, C4<1>;
L_0x1f26cf0 .functor OR 1, L_0x1d32370, L_0x1f26c30, C4<0>, C4<0>;
L_0x1f26e00 .functor AND 1, L_0x1f221b0, L_0x1f22a30, C4<1>, C4<1>;
L_0x1f22220 .functor AND 1, L_0x1f26e00, L_0x1f23500, C4<1>, C4<1>;
L_0x1f26fd0 .functor AND 1, L_0x1f22220, L_0x1f24510, C4<1>, C4<1>;
L_0x1f270e0 .functor OR 1, L_0x1f26cf0, L_0x1f26fd0, C4<0>, C4<0>;
L_0x1f271f0 .functor NOT 1, L_0x1f270e0, C4<0>, C4<0>, C4<0>;
L_0x1f27340 .functor NOT 1, L_0x1f271f0, C4<0>, C4<0>, C4<0>;
L_0x1f273b0 .functor AND 1, L_0x1f221b0, L_0x1f22a30, C4<1>, C4<1>;
L_0x1f27490 .functor AND 1, L_0x1f273b0, L_0x1f23500, C4<1>, C4<1>;
L_0x1f27500 .functor AND 1, L_0x1f27490, L_0x1f24070, C4<1>, C4<1>;
L_0x1f27420 .functor AND 1, L_0x1f27500, L_0x1f21cf0, C4<1>, C4<1>;
L_0x1f27610 .functor OR 1, L_0x1f27340, L_0x1f27420, C4<0>, C4<0>;
L_0x1f27860 .functor AND 1, L_0x1f221b0, L_0x1f22a30, C4<1>, C4<1>;
L_0x1f278f0 .functor AND 1, L_0x1f27860, L_0x1f23500, C4<1>, C4<1>;
L_0x1f277d0 .functor AND 1, L_0x1f278f0, L_0x1f24070, C4<1>, C4<1>;
L_0x1f27aa0 .functor NOT 1, L_0x1f277d0, C4<0>, C4<0>, C4<0>;
v0x1e4a680_0 .net *"_ivl_0", 0 0, L_0x1f269f0;  1 drivers
v0x1e4a760_0 .net *"_ivl_10", 0 0, L_0x1f26e00;  1 drivers
v0x1e189b0_0 .net *"_ivl_12", 0 0, L_0x1f22220;  1 drivers
v0x1e18a70_0 .net *"_ivl_14", 0 0, L_0x1f26fd0;  1 drivers
v0x1e17dd0_0 .net *"_ivl_16", 0 0, L_0x1f270e0;  1 drivers
v0x1e17f00_0 .net *"_ivl_2", 0 0, L_0x1d32370;  1 drivers
v0x1e14410_0 .net *"_ivl_20", 0 0, L_0x1f27340;  1 drivers
v0x1e144f0_0 .net *"_ivl_22", 0 0, L_0x1f273b0;  1 drivers
v0x1e11d30_0 .net *"_ivl_24", 0 0, L_0x1f27490;  1 drivers
v0x1e11250_0 .net *"_ivl_26", 0 0, L_0x1f27500;  1 drivers
v0x1e11330_0 .net *"_ivl_28", 0 0, L_0x1f27420;  1 drivers
v0x1e2ad30_0 .net *"_ivl_32", 0 0, L_0x1f27860;  1 drivers
v0x1e2ae10_0 .net *"_ivl_34", 0 0, L_0x1f278f0;  1 drivers
v0x1e0fd40_0 .net *"_ivl_36", 0 0, L_0x1f277d0;  1 drivers
v0x1e0fe20_0 .net *"_ivl_4", 0 0, L_0x1f26bc0;  1 drivers
v0x1e19ac0_0 .net *"_ivl_6", 0 0, L_0x1f26c30;  1 drivers
v0x1e19ba0_0 .net *"_ivl_8", 0 0, L_0x1f26cf0;  1 drivers
v0x1e83de0_0 .net "ci_bar", 0 0, L_0x1f21cf0;  alias, 1 drivers
v0x1e18da0_0 .net "co_bar", 0 0, L_0x1f27610;  alias, 1 drivers
v0x1e18e60_0 .net "input0_out1", 0 0, L_0x1f24070;  alias, 1 drivers
v0x1e14ff0_0 .net "input0_out2", 0 0, L_0x1f24510;  alias, 1 drivers
v0x1e150b0_0 .net "input1_out1", 0 0, L_0x1f23500;  alias, 1 drivers
v0x1e3c520_0 .net "input1_out2", 0 0, L_0x1f23ae0;  alias, 1 drivers
v0x1e3c5e0_0 .net "input2_out1", 0 0, L_0x1f22a30;  alias, 1 drivers
v0x1e3c6a0_0 .net "input2_out2", 0 0, L_0x1f22e30;  alias, 1 drivers
v0x1dfd3b0_0 .net "input3_out1", 0 0, L_0x1f221b0;  alias, 1 drivers
v0x1dfd470_0 .net "input3_out2", 0 0, L_0x1f22550;  alias, 1 drivers
v0x1dfd530_0 .net "x", 0 0, L_0x1f27aa0;  alias, 1 drivers
v0x1e0e430_0 .net "y", 0 0, L_0x1f271f0;  alias, 1 drivers
S_0x1e4aa60 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f23ba0 .functor AND 1, L_0x1f28390, L_0x1f28430, C4<1>, C4<1>;
L_0x1f23c10 .functor AND 1, L_0x1f23ba0, L_0x1f28080, C4<1>, C4<1>;
L_0x1f23cf0 .functor AND 1, L_0x1f28080, L_0x1f284d0, C4<1>, C4<1>;
L_0x1f23df0 .functor NOT 1, L_0x1f28390, C4<0>, C4<0>, C4<0>;
L_0x1f23ef0 .functor AND 1, L_0x1f23cf0, L_0x1f23df0, C4<1>, C4<1>;
L_0x1f23f60 .functor OR 1, L_0x1f23c10, L_0x1f23ef0, C4<0>, C4<0>;
L_0x1f24070 .functor NOT 1, L_0x1f23f60, C4<0>, C4<0>, C4<0>;
L_0x1f24130 .functor NOT 1, L_0x1f28390, C4<0>, C4<0>, C4<0>;
L_0x1f241f0 .functor AND 1, L_0x1f24130, L_0x1f28600, C4<1>, C4<1>;
L_0x1f242b0 .functor AND 1, L_0x1f286a0, L_0x1f28390, C4<1>, C4<1>;
L_0x1f24320 .functor OR 1, L_0x1f241f0, L_0x1f242b0, C4<0>, C4<0>;
L_0x1f243e0 .functor OR 1, L_0x1f24320, L_0x1f28080, C4<0>, C4<0>;
L_0x1f24510 .functor NOT 1, L_0x1f243e0, C4<0>, C4<0>, C4<0>;
v0x1e2a580_0 .net *"_ivl_0", 0 0, L_0x1f23ba0;  1 drivers
v0x1e2a640_0 .net *"_ivl_10", 0 0, L_0x1f23f60;  1 drivers
v0x1e2a720_0 .net *"_ivl_14", 0 0, L_0x1f24130;  1 drivers
v0x1eb4c90_0 .net *"_ivl_16", 0 0, L_0x1f241f0;  1 drivers
v0x1eb4d70_0 .net *"_ivl_18", 0 0, L_0x1f242b0;  1 drivers
v0x1eb4ea0_0 .net *"_ivl_2", 0 0, L_0x1f23c10;  1 drivers
v0x1e10070_0 .net *"_ivl_20", 0 0, L_0x1f24320;  1 drivers
v0x1e10150_0 .net *"_ivl_22", 0 0, L_0x1f243e0;  1 drivers
v0x1e10230_0 .net *"_ivl_4", 0 0, L_0x1f23cf0;  1 drivers
v0x1ea4960_0 .net *"_ivl_6", 0 0, L_0x1f23df0;  1 drivers
v0x1ea4a40_0 .net *"_ivl_8", 0 0, L_0x1f23ef0;  1 drivers
v0x1ea4b20_0 .net "a", 0 0, L_0x1f28080;  alias, 1 drivers
v0x1ea4be0_0 .net "b", 0 0, L_0x1f28390;  alias, 1 drivers
v0x1e4c6a0_0 .net "out1", 0 0, L_0x1f24070;  alias, 1 drivers
v0x1e4c740_0 .net "out2", 0 0, L_0x1f24510;  alias, 1 drivers
v0x1e4c810_0 .net "s0", 0 0, L_0x1f286a0;  alias, 1 drivers
v0x1e4c8b0_0 .net "s1", 0 0, L_0x1f28600;  alias, 1 drivers
v0x1e4c950_0 .net "s2", 0 0, L_0x1f284d0;  alias, 1 drivers
v0x1ea5b30_0 .net "s3", 0 0, L_0x1f28430;  alias, 1 drivers
S_0x1d52d20 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f22ef0 .functor AND 1, L_0x1f282f0, L_0x1f28430, C4<1>, C4<1>;
L_0x1d0e890 .functor AND 1, L_0x1f22ef0, L_0x1f27fe0, C4<1>, C4<1>;
L_0x1f230e0 .functor AND 1, L_0x1f27fe0, L_0x1f284d0, C4<1>, C4<1>;
L_0x1d0e760 .functor NOT 1, L_0x1f282f0, C4<0>, C4<0>, C4<0>;
L_0x1f23380 .functor AND 1, L_0x1f230e0, L_0x1d0e760, C4<1>, C4<1>;
L_0x1f233f0 .functor OR 1, L_0x1d0e890, L_0x1f23380, C4<0>, C4<0>;
L_0x1f23500 .functor NOT 1, L_0x1f233f0, C4<0>, C4<0>, C4<0>;
L_0x1f235c0 .functor NOT 1, L_0x1f282f0, C4<0>, C4<0>, C4<0>;
L_0x1f23680 .functor AND 1, L_0x1f235c0, L_0x1f28600, C4<1>, C4<1>;
L_0x1d0e630 .functor AND 1, L_0x1f286a0, L_0x1f282f0, C4<1>, C4<1>;
L_0x1d1bd90 .functor OR 1, L_0x1f23680, L_0x1d0e630, C4<0>, C4<0>;
L_0x1f239b0 .functor OR 1, L_0x1d1bd90, L_0x1f27fe0, C4<0>, C4<0>;
L_0x1f23ae0 .functor NOT 1, L_0x1f239b0, C4<0>, C4<0>, C4<0>;
v0x1d52f80_0 .net *"_ivl_0", 0 0, L_0x1f22ef0;  1 drivers
v0x1d53080_0 .net *"_ivl_10", 0 0, L_0x1f233f0;  1 drivers
v0x1ea5cd0_0 .net *"_ivl_14", 0 0, L_0x1f235c0;  1 drivers
v0x1cdd140_0 .net *"_ivl_16", 0 0, L_0x1f23680;  1 drivers
v0x1cdd220_0 .net *"_ivl_18", 0 0, L_0x1d0e630;  1 drivers
v0x1cdd350_0 .net *"_ivl_2", 0 0, L_0x1d0e890;  1 drivers
v0x1cdd430_0 .net *"_ivl_20", 0 0, L_0x1d1bd90;  1 drivers
v0x1cdd510_0 .net *"_ivl_22", 0 0, L_0x1f239b0;  1 drivers
v0x1cc11b0_0 .net *"_ivl_4", 0 0, L_0x1f230e0;  1 drivers
v0x1cc1290_0 .net *"_ivl_6", 0 0, L_0x1d0e760;  1 drivers
v0x1cc1370_0 .net *"_ivl_8", 0 0, L_0x1f23380;  1 drivers
v0x1cc1450_0 .net "a", 0 0, L_0x1f27fe0;  alias, 1 drivers
v0x1cc1510_0 .net "b", 0 0, L_0x1f282f0;  alias, 1 drivers
v0x1cc15d0_0 .net "out1", 0 0, L_0x1f23500;  alias, 1 drivers
v0x1ce59e0_0 .net "out2", 0 0, L_0x1f23ae0;  alias, 1 drivers
v0x1ce5ab0_0 .net "s0", 0 0, L_0x1f286a0;  alias, 1 drivers
v0x1ce5b80_0 .net "s1", 0 0, L_0x1f28600;  alias, 1 drivers
v0x1ce5d30_0 .net "s2", 0 0, L_0x1f284d0;  alias, 1 drivers
v0x1ce5e00_0 .net "s3", 0 0, L_0x1f28430;  alias, 1 drivers
S_0x1d28710 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f22650 .functor AND 1, L_0x1f28250, L_0x1f28430, C4<1>, C4<1>;
L_0x1f226c0 .functor AND 1, L_0x1f22650, L_0x1f27f40, C4<1>, C4<1>;
L_0x1f22750 .functor AND 1, L_0x1f27f40, L_0x1f284d0, C4<1>, C4<1>;
L_0x1f22850 .functor NOT 1, L_0x1f28250, C4<0>, C4<0>, C4<0>;
L_0x1f22950 .functor AND 1, L_0x1f22750, L_0x1f22850, C4<1>, C4<1>;
L_0x1f229c0 .functor OR 1, L_0x1f226c0, L_0x1f22950, C4<0>, C4<0>;
L_0x1f22a30 .functor NOT 1, L_0x1f229c0, C4<0>, C4<0>, C4<0>;
L_0x1f22aa0 .functor NOT 1, L_0x1f28250, C4<0>, C4<0>, C4<0>;
L_0x1f22b10 .functor AND 1, L_0x1f22aa0, L_0x1f28600, C4<1>, C4<1>;
L_0x1f22bd0 .functor AND 1, L_0x1f286a0, L_0x1f28250, C4<1>, C4<1>;
L_0x1f22c40 .functor OR 1, L_0x1f22b10, L_0x1f22bd0, C4<0>, C4<0>;
L_0x1f22d00 .functor OR 1, L_0x1f22c40, L_0x1f27f40, C4<0>, C4<0>;
L_0x1f22e30 .functor NOT 1, L_0x1f22d00, C4<0>, C4<0>, C4<0>;
v0x1d28a10_0 .net *"_ivl_0", 0 0, L_0x1f22650;  1 drivers
v0x1d28b10_0 .net *"_ivl_10", 0 0, L_0x1f229c0;  1 drivers
v0x1d4d240_0 .net *"_ivl_14", 0 0, L_0x1f22aa0;  1 drivers
v0x1d4d2e0_0 .net *"_ivl_16", 0 0, L_0x1f22b10;  1 drivers
v0x1d4d3c0_0 .net *"_ivl_18", 0 0, L_0x1f22bd0;  1 drivers
v0x1d4d4f0_0 .net *"_ivl_2", 0 0, L_0x1f226c0;  1 drivers
v0x1d4d5d0_0 .net *"_ivl_20", 0 0, L_0x1f22c40;  1 drivers
v0x1d41740_0 .net *"_ivl_22", 0 0, L_0x1f22d00;  1 drivers
v0x1d41820_0 .net *"_ivl_4", 0 0, L_0x1f22750;  1 drivers
v0x1d41900_0 .net *"_ivl_6", 0 0, L_0x1f22850;  1 drivers
v0x1d419e0_0 .net *"_ivl_8", 0 0, L_0x1f22950;  1 drivers
v0x1d41ac0_0 .net "a", 0 0, L_0x1f27f40;  alias, 1 drivers
v0x1d43c60_0 .net "b", 0 0, L_0x1f28250;  alias, 1 drivers
v0x1d43d20_0 .net "out1", 0 0, L_0x1f22a30;  alias, 1 drivers
v0x1d43dc0_0 .net "out2", 0 0, L_0x1f22e30;  alias, 1 drivers
v0x1d43e90_0 .net "s0", 0 0, L_0x1f286a0;  alias, 1 drivers
v0x1d43f30_0 .net "s1", 0 0, L_0x1f28600;  alias, 1 drivers
v0x1d09880_0 .net "s2", 0 0, L_0x1f284d0;  alias, 1 drivers
v0x1d09970_0 .net "s3", 0 0, L_0x1f28430;  alias, 1 drivers
S_0x1d09b70 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f21df0 .functor AND 1, L_0x1f28120, L_0x1f28430, C4<1>, C4<1>;
L_0x1f21e60 .functor AND 1, L_0x1f21df0, L_0x1f27df0, C4<1>, C4<1>;
L_0x1f21ed0 .functor AND 1, L_0x1f27df0, L_0x1f284d0, C4<1>, C4<1>;
L_0x1f21fd0 .functor NOT 1, L_0x1f28120, C4<0>, C4<0>, C4<0>;
L_0x1f220d0 .functor AND 1, L_0x1f21ed0, L_0x1f21fd0, C4<1>, C4<1>;
L_0x1f22140 .functor OR 1, L_0x1f21e60, L_0x1f220d0, C4<0>, C4<0>;
L_0x1f221b0 .functor NOT 1, L_0x1f22140, C4<0>, C4<0>, C4<0>;
L_0x1f222b0 .functor NOT 1, L_0x1f28120, C4<0>, C4<0>, C4<0>;
L_0x1f22320 .functor AND 1, L_0x1f222b0, L_0x1f28600, C4<1>, C4<1>;
L_0x1f22390 .functor AND 1, L_0x1f286a0, L_0x1f28120, C4<1>, C4<1>;
L_0x1f22400 .functor OR 1, L_0x1f22320, L_0x1f22390, C4<0>, C4<0>;
L_0x1f22470 .functor OR 1, L_0x1f22400, L_0x1f27df0, C4<0>, C4<0>;
L_0x1f22550 .functor NOT 1, L_0x1f22470, C4<0>, C4<0>, C4<0>;
v0x1cfcf00_0 .net *"_ivl_0", 0 0, L_0x1f21df0;  1 drivers
v0x1cfd000_0 .net *"_ivl_10", 0 0, L_0x1f22140;  1 drivers
v0x1cfd0e0_0 .net *"_ivl_14", 0 0, L_0x1f222b0;  1 drivers
v0x1cfd1a0_0 .net *"_ivl_16", 0 0, L_0x1f22320;  1 drivers
v0x1ced810_0 .net *"_ivl_18", 0 0, L_0x1f22390;  1 drivers
v0x1ced940_0 .net *"_ivl_2", 0 0, L_0x1f21e60;  1 drivers
v0x1ceda20_0 .net *"_ivl_20", 0 0, L_0x1f22400;  1 drivers
v0x1cedb00_0 .net *"_ivl_22", 0 0, L_0x1f22470;  1 drivers
v0x1cedbe0_0 .net *"_ivl_4", 0 0, L_0x1f21ed0;  1 drivers
v0x1d374b0_0 .net *"_ivl_6", 0 0, L_0x1f21fd0;  1 drivers
v0x1d37590_0 .net *"_ivl_8", 0 0, L_0x1f220d0;  1 drivers
v0x1d37670_0 .net "a", 0 0, L_0x1f27df0;  alias, 1 drivers
v0x1d37730_0 .net "b", 0 0, L_0x1f28120;  alias, 1 drivers
v0x1d377f0_0 .net "out1", 0 0, L_0x1f221b0;  alias, 1 drivers
v0x1d37890_0 .net "out2", 0 0, L_0x1f22550;  alias, 1 drivers
v0x1d1ee20_0 .net "s0", 0 0, L_0x1f286a0;  alias, 1 drivers
v0x1d1eec0_0 .net "s1", 0 0, L_0x1f28600;  alias, 1 drivers
v0x1d1f070_0 .net "s2", 0 0, L_0x1f284d0;  alias, 1 drivers
v0x1d1f110_0 .net "s3", 0 0, L_0x1f28430;  alias, 1 drivers
S_0x1cf6e30 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1f245d0 .functor NOT 1, L_0x1f287b0, C4<0>, C4<0>, C4<0>;
v0x1cf7030_0 .net "a", 0 0, L_0x1f287b0;  alias, 1 drivers
v0x1cf7110_0 .net "y", 0 0, L_0x1f245d0;  alias, 1 drivers
S_0x1d049b0 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1f26600 .functor XOR 1, L_0x1f24070, L_0x1f24510, C4<0>, C4<0>;
L_0x1f26670 .functor AND 1, L_0x1f21cf0, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f24e70 .functor NOT 1, L_0x1f26670, C4<0>, C4<0>, C4<0>;
L_0x1f268f0 .functor XOR 1, L_0x1f26600, L_0x1f24e70, C4<0>, C4<0>;
v0x1d04b90_0 .net *"_ivl_0", 0 0, L_0x1f26600;  1 drivers
v0x1d04c70_0 .net *"_ivl_2", 0 0, L_0x1f26670;  1 drivers
v0x1d04d50_0 .net *"_ivl_4", 0 0, L_0x1f24e70;  1 drivers
v0x1cf7230_0 .net "ci_bar", 0 0, L_0x1f21cf0;  alias, 1 drivers
v0x1d56f50_0 .net "f0", 0 0, L_0x1f268f0;  alias, 1 drivers
v0x1d57040_0 .net "input0_out1", 0 0, L_0x1f24070;  alias, 1 drivers
v0x1d57130_0 .net "input0_out2", 0 0, L_0x1f24510;  alias, 1 drivers
v0x1d57220_0 .net "m_bar", 0 0, L_0x1f245d0;  alias, 1 drivers
S_0x1d520a0 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1f260d0 .functor XOR 1, L_0x1f23500, L_0x1f23ae0, C4<0>, C4<0>;
L_0x1f26140 .functor AND 1, L_0x1f21cf0, L_0x1f24070, C4<1>, C4<1>;
L_0x1f261b0 .functor AND 1, L_0x1f26140, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f26270 .functor AND 1, L_0x1f24510, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f262e0 .functor OR 1, L_0x1f261b0, L_0x1f26270, C4<0>, C4<0>;
L_0x1f263f0 .functor NOT 1, L_0x1f262e0, C4<0>, C4<0>, C4<0>;
L_0x1f264b0 .functor XOR 1, L_0x1f260d0, L_0x1f263f0, C4<0>, C4<0>;
v0x1d52330_0 .net *"_ivl_0", 0 0, L_0x1f260d0;  1 drivers
v0x1d52430_0 .net *"_ivl_10", 0 0, L_0x1f263f0;  1 drivers
v0x1d572e0_0 .net *"_ivl_2", 0 0, L_0x1f26140;  1 drivers
v0x1cff8e0_0 .net *"_ivl_4", 0 0, L_0x1f261b0;  1 drivers
v0x1cff9c0_0 .net *"_ivl_6", 0 0, L_0x1f26270;  1 drivers
v0x1cffaa0_0 .net *"_ivl_8", 0 0, L_0x1f262e0;  1 drivers
v0x1cffb80_0 .net "ci_bar", 0 0, L_0x1f21cf0;  alias, 1 drivers
v0x1cffc20_0 .net "f1", 0 0, L_0x1f264b0;  alias, 1 drivers
v0x1cffcc0_0 .net "input0_out1", 0 0, L_0x1f24070;  alias, 1 drivers
v0x1d1ab80_0 .net "input0_out2", 0 0, L_0x1f24510;  alias, 1 drivers
v0x1d1ac20_0 .net "input1_out1", 0 0, L_0x1f23500;  alias, 1 drivers
v0x1d1acc0_0 .net "input1_out2", 0 0, L_0x1f23ae0;  alias, 1 drivers
v0x1d1adb0_0 .net "m_bar", 0 0, L_0x1f245d0;  alias, 1 drivers
S_0x1d4bbd0 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1f25790 .functor XOR 1, L_0x1f22a30, L_0x1f22e30, C4<0>, C4<0>;
L_0x1f25800 .functor AND 1, L_0x1f21cf0, L_0x1f24070, C4<1>, C4<1>;
L_0x1f25870 .functor AND 1, L_0x1f25800, L_0x1f23500, C4<1>, C4<1>;
L_0x1f25930 .functor AND 1, L_0x1f25870, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f259f0 .functor AND 1, L_0x1f23500, L_0x1f24510, C4<1>, C4<1>;
L_0x1f25a60 .functor AND 1, L_0x1f259f0, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f25b20 .functor OR 1, L_0x1f25930, L_0x1f25a60, C4<0>, C4<0>;
L_0x1f25c30 .functor AND 1, L_0x1f23ae0, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f25db0 .functor OR 1, L_0x1f25b20, L_0x1f25c30, C4<0>, C4<0>;
L_0x1f25ec0 .functor NOT 1, L_0x1f25db0, C4<0>, C4<0>, C4<0>;
L_0x1f25f80 .functor XOR 1, L_0x1f25790, L_0x1f25ec0, C4<0>, C4<0>;
v0x1d4be00_0 .net *"_ivl_0", 0 0, L_0x1f25790;  1 drivers
v0x1d4bf00_0 .net *"_ivl_10", 0 0, L_0x1f25a60;  1 drivers
v0x1d4bfe0_0 .net *"_ivl_12", 0 0, L_0x1f25b20;  1 drivers
v0x1d49dd0_0 .net *"_ivl_14", 0 0, L_0x1f25c30;  1 drivers
v0x1d49e90_0 .net *"_ivl_16", 0 0, L_0x1f25db0;  1 drivers
v0x1d49fc0_0 .net *"_ivl_18", 0 0, L_0x1f25ec0;  1 drivers
v0x1d4a0a0_0 .net *"_ivl_2", 0 0, L_0x1f25800;  1 drivers
v0x1d4a180_0 .net *"_ivl_4", 0 0, L_0x1f25870;  1 drivers
v0x1d47830_0 .net *"_ivl_6", 0 0, L_0x1f25930;  1 drivers
v0x1d479a0_0 .net *"_ivl_8", 0 0, L_0x1f259f0;  1 drivers
v0x1d47a80_0 .net "ci_bar", 0 0, L_0x1f21cf0;  alias, 1 drivers
v0x1d47b20_0 .net "f2", 0 0, L_0x1f25f80;  alias, 1 drivers
v0x1d47bc0_0 .net "input0_out1", 0 0, L_0x1f24070;  alias, 1 drivers
v0x1d448e0_0 .net "input0_out2", 0 0, L_0x1f24510;  alias, 1 drivers
v0x1d44a10_0 .net "input1_out1", 0 0, L_0x1f23500;  alias, 1 drivers
v0x1d44ab0_0 .net "input1_out2", 0 0, L_0x1f23ae0;  alias, 1 drivers
v0x1d44b50_0 .net "input2_out1", 0 0, L_0x1f22a30;  alias, 1 drivers
v0x1d44d00_0 .net "input2_out2", 0 0, L_0x1f22e30;  alias, 1 drivers
v0x1cf3c00_0 .net "m_bar", 0 0, L_0x1f245d0;  alias, 1 drivers
S_0x1cf3da0 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1dea8a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1f24680 .functor XOR 1, L_0x1f221b0, L_0x1f22550, C4<0>, C4<0>;
L_0x1f24710 .functor AND 1, L_0x1f21cf0, L_0x1f24070, C4<1>, C4<1>;
L_0x1d18ac0 .functor AND 1, L_0x1f24710, L_0x1f23500, C4<1>, C4<1>;
L_0x1f249c0 .functor AND 1, L_0x1d18ac0, L_0x1f22a30, C4<1>, C4<1>;
L_0x1f24a80 .functor AND 1, L_0x1f249c0, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f24b40 .functor AND 1, L_0x1f23500, L_0x1f22a30, C4<1>, C4<1>;
L_0x1d478d0 .functor AND 1, L_0x1f24b40, L_0x1f24510, C4<1>, C4<1>;
L_0x1d44980 .functor AND 1, L_0x1d478d0, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f24f80 .functor OR 1, L_0x1f24a80, L_0x1d44980, C4<0>, C4<0>;
L_0x1f25090 .functor AND 1, L_0x1f22a30, L_0x1f23ae0, C4<1>, C4<1>;
L_0x1cfa290 .functor AND 1, L_0x1f25090, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f25260 .functor OR 1, L_0x1f24f80, L_0x1cfa290, C4<0>, C4<0>;
L_0x1f253e0 .functor AND 1, L_0x1f22e30, L_0x1f245d0, C4<1>, C4<1>;
L_0x1f25450 .functor OR 1, L_0x1f25260, L_0x1f253e0, C4<0>, C4<0>;
L_0x1f25370 .functor NOT 1, L_0x1f25450, C4<0>, C4<0>, C4<0>;
L_0x1f255b0 .functor XOR 1, L_0x1f24680, L_0x1f25370, C4<0>, C4<0>;
v0x1d0f630_0 .net *"_ivl_0", 0 0, L_0x1f24680;  1 drivers
v0x1d0f730_0 .net *"_ivl_10", 0 0, L_0x1f24b40;  1 drivers
v0x1d0f810_0 .net *"_ivl_12", 0 0, L_0x1d478d0;  1 drivers
v0x1d0f8d0_0 .net *"_ivl_14", 0 0, L_0x1d44980;  1 drivers
v0x1d0f9b0_0 .net *"_ivl_16", 0 0, L_0x1f24f80;  1 drivers
v0x1cbcec0_0 .net *"_ivl_18", 0 0, L_0x1f25090;  1 drivers
v0x1cbcfa0_0 .net *"_ivl_2", 0 0, L_0x1f24710;  1 drivers
v0x1cbd080_0 .net *"_ivl_20", 0 0, L_0x1cfa290;  1 drivers
v0x1cbd160_0 .net *"_ivl_22", 0 0, L_0x1f25260;  1 drivers
v0x1cbd240_0 .net *"_ivl_24", 0 0, L_0x1f253e0;  1 drivers
v0x1cb5530_0 .net *"_ivl_26", 0 0, L_0x1f25450;  1 drivers
v0x1cb5610_0 .net *"_ivl_28", 0 0, L_0x1f25370;  1 drivers
v0x1cb56f0_0 .net *"_ivl_4", 0 0, L_0x1d18ac0;  1 drivers
v0x1cb57d0_0 .net *"_ivl_6", 0 0, L_0x1f249c0;  1 drivers
v0x1cb58b0_0 .net *"_ivl_8", 0 0, L_0x1f24a80;  1 drivers
v0x1d18a20_0 .net "ci_bar", 0 0, L_0x1f21cf0;  alias, 1 drivers
v0x1d18b50_0 .net "f3", 0 0, L_0x1f255b0;  alias, 1 drivers
v0x1d18d00_0 .net "input0_out1", 0 0, L_0x1f24070;  alias, 1 drivers
v0x1d18da0_0 .net "input0_out2", 0 0, L_0x1f24510;  alias, 1 drivers
v0x1d18e40_0 .net "input1_out1", 0 0, L_0x1f23500;  alias, 1 drivers
v0x1d05f70_0 .net "input1_out2", 0 0, L_0x1f23ae0;  alias, 1 drivers
v0x1d060a0_0 .net "input2_out1", 0 0, L_0x1f22a30;  alias, 1 drivers
v0x1d06140_0 .net "input2_out2", 0 0, L_0x1f22e30;  alias, 1 drivers
v0x1d061e0_0 .net "input3_out1", 0 0, L_0x1f221b0;  alias, 1 drivers
v0x1d06280_0 .net "input3_out2", 0 0, L_0x1f22550;  alias, 1 drivers
v0x1d06320_0 .net "m_bar", 0 0, L_0x1f245d0;  alias, 1 drivers
S_0x1ecf800 .scope module, "U2" "ta181_bar" 21 48, 23 8 0, S_0x1eb48c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x1f288e0 .functor NOT 1, L_0x1f2e0d0, C4<0>, C4<0>, C4<0>;
L_0x1f28970 .functor NOT 1, L_0x1f21bf0, C4<0>, C4<0>, C4<0>;
v0x1ecfd40_0 .net "A0_BAR", 0 0, L_0x1f2eaf0;  1 drivers
v0x1eddd30_0 .net "A1_BAR", 0 0, L_0x1f2ea50;  1 drivers
v0x1edddf0_0 .net "A2_BAR", 0 0, L_0x1f2e9b0;  1 drivers
v0x1edde90_0 .net "A3_BAR", 0 0, L_0x1f2e800;  1 drivers
v0x1eddf30_0 .net "AEQB", 0 0, L_0x1f2e740;  alias, 1 drivers
v0x1eddfd0_0 .net "B0_BAR", 0 0, L_0x1f2ed40;  1 drivers
v0x1ede070_0 .net "B1_BAR", 0 0, L_0x1f2ee80;  1 drivers
v0x1ede160_0 .net "B2_BAR", 0 0, L_0x1f2ede0;  1 drivers
v0x1ede250_0 .net "B3_BAR", 0 0, L_0x1f2eb90;  1 drivers
v0x1ede380_0 .net "CI", 0 0, L_0x1f21bf0;  alias, 1 drivers
v0x1ede420_0 .net "CI_BAR", 0 0, L_0x1f28970;  1 drivers
v0x1ede4c0_0 .net "CO", 0 0, L_0x1f288e0;  alias, 1 drivers
v0x1ede560_0 .net "CO_BAR", 0 0, L_0x1f2e0d0;  1 drivers
v0x1ede650_0 .net "F0_BAR", 0 0, L_0x1f2d3c0;  1 drivers
v0x1ede6f0_0 .net "F1_BAR", 0 0, L_0x1f2cfd0;  1 drivers
v0x1ede790_0 .net "F2_BAR", 0 0, L_0x1f2ced0;  1 drivers
v0x1ede830_0 .net "F3_BAR", 0 0, L_0x1f2c500;  1 drivers
v0x1ede9e0_0 .net "G_BAR", 0 0, L_0x1f2dc20;  alias, 1 drivers
v0x1edea80_0 .net "M", 0 0, L_0x1f2f3b0;  1 drivers
v0x1edeb70_0 .net "P_BAR", 0 0, L_0x1f2e4d0;  alias, 1 drivers
v0x1edec60_0 .net "S0", 0 0, L_0x1f2f180;  1 drivers
v0x1eded00_0 .net "S1", 0 0, L_0x1f2f240;  1 drivers
v0x1ededa0_0 .net "S2", 0 0, L_0x1f2ef20;  1 drivers
v0x1edee40_0 .net "S3", 0 0, L_0x1f2efd0;  1 drivers
S_0x1ecfbb0 .scope module, "U1" "jeff_74x181" 23 31, 24 15 0, S_0x1ecf800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x1edc270_0 .net "a0", 0 0, L_0x1f2eaf0;  alias, 1 drivers
v0x1edc330_0 .net "a1", 0 0, L_0x1f2ea50;  alias, 1 drivers
v0x1edc3d0_0 .net "a2", 0 0, L_0x1f2e9b0;  alias, 1 drivers
v0x1edc470_0 .net "a3", 0 0, L_0x1f2e800;  alias, 1 drivers
v0x1edc510_0 .net "aeqb", 0 0, L_0x1f2e740;  alias, 1 drivers
v0x1edc5b0_0 .net "b0", 0 0, L_0x1f2ed40;  alias, 1 drivers
v0x1edc650_0 .net "b1", 0 0, L_0x1f2ee80;  alias, 1 drivers
v0x1edc6f0_0 .net "b2", 0 0, L_0x1f2ede0;  alias, 1 drivers
v0x1edc790_0 .net "b3", 0 0, L_0x1f2eb90;  alias, 1 drivers
v0x1edc8c0_0 .net "ci_bar", 0 0, L_0x1f28970;  alias, 1 drivers
v0x1edc960_0 .net "co_bar", 0 0, L_0x1f2e0d0;  alias, 1 drivers
v0x1edca30_0 .net "f0", 0 0, L_0x1f2d3c0;  alias, 1 drivers
v0x1edcad0_0 .net "f1", 0 0, L_0x1f2cfd0;  alias, 1 drivers
v0x1edcb70_0 .net "f2", 0 0, L_0x1f2ced0;  alias, 1 drivers
v0x1edcc60_0 .net "f3", 0 0, L_0x1f2c500;  alias, 1 drivers
v0x1edcd50_0 .net "input0_out1", 0 0, L_0x1f2afe0;  1 drivers
v0x1edcdf0_0 .net "input0_out2", 0 0, L_0x1f2b480;  1 drivers
v0x1edcfa0_0 .net "input1_out1", 0 0, L_0x1f2a490;  1 drivers
v0x1edd040_0 .net "input1_out2", 0 0, L_0x1f2aa70;  1 drivers
v0x1edd0e0_0 .net "input2_out1", 0 0, L_0x1f29920;  1 drivers
v0x1edd180_0 .net "input2_out2", 0 0, L_0x1f29dc0;  1 drivers
v0x1edd2b0_0 .net "input3_out1", 0 0, L_0x1f28e50;  1 drivers
v0x1edd350_0 .net "input3_out2", 0 0, L_0x1f29330;  1 drivers
v0x1edd3f0_0 .net "m", 0 0, L_0x1f2f3b0;  alias, 1 drivers
v0x1edd490_0 .net "m_bar", 0 0, L_0x1f2b540;  1 drivers
v0x1edd530_0 .net "s0", 0 0, L_0x1f2f180;  alias, 1 drivers
v0x1edd660_0 .net "s1", 0 0, L_0x1f2f240;  alias, 1 drivers
v0x1edd790_0 .net "s2", 0 0, L_0x1f2ef20;  alias, 1 drivers
v0x1edd8c0_0 .net "s3", 0 0, L_0x1f2efd0;  alias, 1 drivers
v0x1edd9f0_0 .net "x", 0 0, L_0x1f2e4d0;  alias, 1 drivers
v0x1edda90_0 .net "y", 0 0, L_0x1f2dc20;  alias, 1 drivers
S_0x1ed0020 .scope module, "AEQB" "aeqb" 24 155, 25 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x1f2e3e0 .functor AND 1, L_0x1f2c500, L_0x1f2ced0, C4<1>, C4<1>;
L_0x1f2e680 .functor AND 1, L_0x1f2e3e0, L_0x1f2cfd0, C4<1>, C4<1>;
L_0x1f2e740 .functor AND 1, L_0x1f2e680, L_0x1f2d3c0, C4<1>, C4<1>;
v0x1ed01b0_0 .net *"_ivl_0", 0 0, L_0x1f2e3e0;  1 drivers
v0x1ed0250_0 .net *"_ivl_2", 0 0, L_0x1f2e680;  1 drivers
v0x1ed02f0_0 .net "aeqb", 0 0, L_0x1f2e740;  alias, 1 drivers
v0x1ed0390_0 .net "f0", 0 0, L_0x1f2d3c0;  alias, 1 drivers
v0x1ed0430_0 .net "f1", 0 0, L_0x1f2cfd0;  alias, 1 drivers
v0x1ed04d0_0 .net "f2", 0 0, L_0x1f2ced0;  alias, 1 drivers
v0x1ed0570_0 .net "f3", 0 0, L_0x1f2c500;  alias, 1 drivers
S_0x1ed0670 .scope module, "GPC" "g_p_carry_section" 24 140, 26 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x1f2d4c0 .functor AND 1, L_0x1f28e50, L_0x1f29dc0, C4<1>, C4<1>;
L_0x1edd220 .functor OR 1, L_0x1f29330, L_0x1f2d4c0, C4<0>, C4<0>;
L_0x1f2d640 .functor AND 1, L_0x1f28e50, L_0x1f29920, C4<1>, C4<1>;
L_0x1f2d6b0 .functor AND 1, L_0x1f2d640, L_0x1f2aa70, C4<1>, C4<1>;
L_0x1f2d720 .functor OR 1, L_0x1edd220, L_0x1f2d6b0, C4<0>, C4<0>;
L_0x1f2d830 .functor AND 1, L_0x1f28e50, L_0x1f29920, C4<1>, C4<1>;
L_0x1f28ec0 .functor AND 1, L_0x1f2d830, L_0x1f2a490, C4<1>, C4<1>;
L_0x1f2da00 .functor AND 1, L_0x1f28ec0, L_0x1f2b480, C4<1>, C4<1>;
L_0x1f2db10 .functor OR 1, L_0x1f2d720, L_0x1f2da00, C4<0>, C4<0>;
L_0x1f2dc20 .functor NOT 1, L_0x1f2db10, C4<0>, C4<0>, C4<0>;
L_0x1f2dd80 .functor NOT 1, L_0x1f2dc20, C4<0>, C4<0>, C4<0>;
L_0x1f2ddf0 .functor AND 1, L_0x1f28e50, L_0x1f29920, C4<1>, C4<1>;
L_0x1f2ded0 .functor AND 1, L_0x1f2ddf0, L_0x1f2a490, C4<1>, C4<1>;
L_0x1f2df40 .functor AND 1, L_0x1f2ded0, L_0x1f2afe0, C4<1>, C4<1>;
L_0x1f2de60 .functor AND 1, L_0x1f2df40, L_0x1f28970, C4<1>, C4<1>;
L_0x1f2e0d0 .functor OR 1, L_0x1f2dd80, L_0x1f2de60, C4<0>, C4<0>;
L_0x1f2e2b0 .functor AND 1, L_0x1f28e50, L_0x1f29920, C4<1>, C4<1>;
L_0x1f2e320 .functor AND 1, L_0x1f2e2b0, L_0x1f2a490, C4<1>, C4<1>;
L_0x1f2e220 .functor AND 1, L_0x1f2e320, L_0x1f2afe0, C4<1>, C4<1>;
L_0x1f2e4d0 .functor NOT 1, L_0x1f2e220, C4<0>, C4<0>, C4<0>;
v0x1ed09a0_0 .net *"_ivl_0", 0 0, L_0x1f2d4c0;  1 drivers
v0x1ed0aa0_0 .net *"_ivl_10", 0 0, L_0x1f2d830;  1 drivers
v0x1ed0b80_0 .net *"_ivl_12", 0 0, L_0x1f28ec0;  1 drivers
v0x1ed0c40_0 .net *"_ivl_14", 0 0, L_0x1f2da00;  1 drivers
v0x1ed0d20_0 .net *"_ivl_16", 0 0, L_0x1f2db10;  1 drivers
v0x1ed0e50_0 .net *"_ivl_2", 0 0, L_0x1edd220;  1 drivers
v0x1ed0f30_0 .net *"_ivl_20", 0 0, L_0x1f2dd80;  1 drivers
v0x1ed1010_0 .net *"_ivl_22", 0 0, L_0x1f2ddf0;  1 drivers
v0x1ed10f0_0 .net *"_ivl_24", 0 0, L_0x1f2ded0;  1 drivers
v0x1ed1260_0 .net *"_ivl_26", 0 0, L_0x1f2df40;  1 drivers
v0x1ed1340_0 .net *"_ivl_28", 0 0, L_0x1f2de60;  1 drivers
v0x1ed1420_0 .net *"_ivl_32", 0 0, L_0x1f2e2b0;  1 drivers
v0x1ed1500_0 .net *"_ivl_34", 0 0, L_0x1f2e320;  1 drivers
v0x1ed15e0_0 .net *"_ivl_36", 0 0, L_0x1f2e220;  1 drivers
v0x1ed16c0_0 .net *"_ivl_4", 0 0, L_0x1f2d640;  1 drivers
v0x1ed17a0_0 .net *"_ivl_6", 0 0, L_0x1f2d6b0;  1 drivers
v0x1ed1880_0 .net *"_ivl_8", 0 0, L_0x1f2d720;  1 drivers
v0x1ed1a30_0 .net "ci_bar", 0 0, L_0x1f28970;  alias, 1 drivers
v0x1ed1ad0_0 .net "co_bar", 0 0, L_0x1f2e0d0;  alias, 1 drivers
v0x1ed1b70_0 .net "input0_out1", 0 0, L_0x1f2afe0;  alias, 1 drivers
v0x1ed1c30_0 .net "input0_out2", 0 0, L_0x1f2b480;  alias, 1 drivers
v0x1ed1cf0_0 .net "input1_out1", 0 0, L_0x1f2a490;  alias, 1 drivers
v0x1ed1db0_0 .net "input1_out2", 0 0, L_0x1f2aa70;  alias, 1 drivers
v0x1ed1e70_0 .net "input2_out1", 0 0, L_0x1f29920;  alias, 1 drivers
v0x1ed1f30_0 .net "input2_out2", 0 0, L_0x1f29dc0;  alias, 1 drivers
v0x1ed1ff0_0 .net "input3_out1", 0 0, L_0x1f28e50;  alias, 1 drivers
v0x1ed20b0_0 .net "input3_out2", 0 0, L_0x1f29330;  alias, 1 drivers
v0x1ed2170_0 .net "x", 0 0, L_0x1f2e4d0;  alias, 1 drivers
v0x1ed2230_0 .net "y", 0 0, L_0x1f2dc20;  alias, 1 drivers
S_0x1ed24e0 .scope module, "INPUT0" "input_section" 24 80, 27 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f2ab30 .functor AND 1, L_0x1f2ed40, L_0x1f2efd0, C4<1>, C4<1>;
L_0x1f2aba0 .functor AND 1, L_0x1f2ab30, L_0x1f2eaf0, C4<1>, C4<1>;
L_0x1f2ac60 .functor AND 1, L_0x1f2eaf0, L_0x1f2ef20, C4<1>, C4<1>;
L_0x1f2ad60 .functor NOT 1, L_0x1f2ed40, C4<0>, C4<0>, C4<0>;
L_0x1f2ae60 .functor AND 1, L_0x1f2ac60, L_0x1f2ad60, C4<1>, C4<1>;
L_0x1f2aed0 .functor OR 1, L_0x1f2aba0, L_0x1f2ae60, C4<0>, C4<0>;
L_0x1f2afe0 .functor NOT 1, L_0x1f2aed0, C4<0>, C4<0>, C4<0>;
L_0x1f2b0a0 .functor NOT 1, L_0x1f2ed40, C4<0>, C4<0>, C4<0>;
L_0x1f2b160 .functor AND 1, L_0x1f2b0a0, L_0x1f2f240, C4<1>, C4<1>;
L_0x1f2b220 .functor AND 1, L_0x1f2f180, L_0x1f2ed40, C4<1>, C4<1>;
L_0x1f2b290 .functor OR 1, L_0x1f2b160, L_0x1f2b220, C4<0>, C4<0>;
L_0x1f2b350 .functor OR 1, L_0x1f2b290, L_0x1f2eaf0, C4<0>, C4<0>;
L_0x1f2b480 .functor NOT 1, L_0x1f2b350, C4<0>, C4<0>, C4<0>;
v0x1ed2790_0 .net *"_ivl_0", 0 0, L_0x1f2ab30;  1 drivers
v0x1ed2870_0 .net *"_ivl_10", 0 0, L_0x1f2aed0;  1 drivers
v0x1ed2950_0 .net *"_ivl_14", 0 0, L_0x1f2b0a0;  1 drivers
v0x1ed2a10_0 .net *"_ivl_16", 0 0, L_0x1f2b160;  1 drivers
v0x1ed2af0_0 .net *"_ivl_18", 0 0, L_0x1f2b220;  1 drivers
v0x1ed2c20_0 .net *"_ivl_2", 0 0, L_0x1f2aba0;  1 drivers
v0x1ed2d00_0 .net *"_ivl_20", 0 0, L_0x1f2b290;  1 drivers
v0x1ed2de0_0 .net *"_ivl_22", 0 0, L_0x1f2b350;  1 drivers
v0x1ed2ec0_0 .net *"_ivl_4", 0 0, L_0x1f2ac60;  1 drivers
v0x1ed3030_0 .net *"_ivl_6", 0 0, L_0x1f2ad60;  1 drivers
v0x1ed3110_0 .net *"_ivl_8", 0 0, L_0x1f2ae60;  1 drivers
v0x1ed31f0_0 .net "a", 0 0, L_0x1f2eaf0;  alias, 1 drivers
v0x1ed32b0_0 .net "b", 0 0, L_0x1f2ed40;  alias, 1 drivers
v0x1ed3370_0 .net "out1", 0 0, L_0x1f2afe0;  alias, 1 drivers
v0x1ed3410_0 .net "out2", 0 0, L_0x1f2b480;  alias, 1 drivers
v0x1ed34b0_0 .net "s0", 0 0, L_0x1f2f180;  alias, 1 drivers
v0x1ed3550_0 .net "s1", 0 0, L_0x1f2f240;  alias, 1 drivers
v0x1ed3700_0 .net "s2", 0 0, L_0x1f2ef20;  alias, 1 drivers
v0x1ed37a0_0 .net "s3", 0 0, L_0x1f2efd0;  alias, 1 drivers
S_0x1ed3900 .scope module, "INPUT1" "input_section" 24 69, 27 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f29e80 .functor AND 1, L_0x1f2ee80, L_0x1f2efd0, C4<1>, C4<1>;
L_0x1edd960 .functor AND 1, L_0x1f29e80, L_0x1f2ea50, C4<1>, C4<1>;
L_0x1f2a070 .functor AND 1, L_0x1f2ea50, L_0x1f2ef20, C4<1>, C4<1>;
L_0x1edd830 .functor NOT 1, L_0x1f2ee80, C4<0>, C4<0>, C4<0>;
L_0x1f2a310 .functor AND 1, L_0x1f2a070, L_0x1edd830, C4<1>, C4<1>;
L_0x1f2a380 .functor OR 1, L_0x1edd960, L_0x1f2a310, C4<0>, C4<0>;
L_0x1f2a490 .functor NOT 1, L_0x1f2a380, C4<0>, C4<0>, C4<0>;
L_0x1f2a550 .functor NOT 1, L_0x1f2ee80, C4<0>, C4<0>, C4<0>;
L_0x1f2a610 .functor AND 1, L_0x1f2a550, L_0x1f2f240, C4<1>, C4<1>;
L_0x1edd700 .functor AND 1, L_0x1f2f180, L_0x1f2ee80, C4<1>, C4<1>;
L_0x1edd5d0 .functor OR 1, L_0x1f2a610, L_0x1edd700, C4<0>, C4<0>;
L_0x1f2a940 .functor OR 1, L_0x1edd5d0, L_0x1f2ea50, C4<0>, C4<0>;
L_0x1f2aa70 .functor NOT 1, L_0x1f2a940, C4<0>, C4<0>, C4<0>;
v0x1ed3bb0_0 .net *"_ivl_0", 0 0, L_0x1f29e80;  1 drivers
v0x1ed3cb0_0 .net *"_ivl_10", 0 0, L_0x1f2a380;  1 drivers
v0x1ed3d90_0 .net *"_ivl_14", 0 0, L_0x1f2a550;  1 drivers
v0x1ed3e50_0 .net *"_ivl_16", 0 0, L_0x1f2a610;  1 drivers
v0x1ed3f30_0 .net *"_ivl_18", 0 0, L_0x1edd700;  1 drivers
v0x1ed4060_0 .net *"_ivl_2", 0 0, L_0x1edd960;  1 drivers
v0x1ed4140_0 .net *"_ivl_20", 0 0, L_0x1edd5d0;  1 drivers
v0x1ed4220_0 .net *"_ivl_22", 0 0, L_0x1f2a940;  1 drivers
v0x1ed4300_0 .net *"_ivl_4", 0 0, L_0x1f2a070;  1 drivers
v0x1ed4470_0 .net *"_ivl_6", 0 0, L_0x1edd830;  1 drivers
v0x1ed4550_0 .net *"_ivl_8", 0 0, L_0x1f2a310;  1 drivers
v0x1ed4630_0 .net "a", 0 0, L_0x1f2ea50;  alias, 1 drivers
v0x1ed46f0_0 .net "b", 0 0, L_0x1f2ee80;  alias, 1 drivers
v0x1ed47b0_0 .net "out1", 0 0, L_0x1f2a490;  alias, 1 drivers
v0x1ed4850_0 .net "out2", 0 0, L_0x1f2aa70;  alias, 1 drivers
v0x1ed48f0_0 .net "s0", 0 0, L_0x1f2f180;  alias, 1 drivers
v0x1ed4990_0 .net "s1", 0 0, L_0x1f2f240;  alias, 1 drivers
v0x1ed4b40_0 .net "s2", 0 0, L_0x1f2ef20;  alias, 1 drivers
v0x1ed4be0_0 .net "s3", 0 0, L_0x1f2efd0;  alias, 1 drivers
S_0x1ed4c80 .scope module, "INPUT2" "input_section" 24 58, 27 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f29430 .functor AND 1, L_0x1f2ede0, L_0x1f2efd0, C4<1>, C4<1>;
L_0x1f294c0 .functor AND 1, L_0x1f29430, L_0x1f2e9b0, C4<1>, C4<1>;
L_0x1f295a0 .functor AND 1, L_0x1f2e9b0, L_0x1f2ef20, C4<1>, C4<1>;
L_0x1f296a0 .functor NOT 1, L_0x1f2ede0, C4<0>, C4<0>, C4<0>;
L_0x1f297a0 .functor AND 1, L_0x1f295a0, L_0x1f296a0, C4<1>, C4<1>;
L_0x1f29810 .functor OR 1, L_0x1f294c0, L_0x1f297a0, C4<0>, C4<0>;
L_0x1f29920 .functor NOT 1, L_0x1f29810, C4<0>, C4<0>, C4<0>;
L_0x1f299e0 .functor NOT 1, L_0x1f2ede0, C4<0>, C4<0>, C4<0>;
L_0x1f29aa0 .functor AND 1, L_0x1f299e0, L_0x1f2f240, C4<1>, C4<1>;
L_0x1f29b60 .functor AND 1, L_0x1f2f180, L_0x1f2ede0, C4<1>, C4<1>;
L_0x1f29bd0 .functor OR 1, L_0x1f29aa0, L_0x1f29b60, C4<0>, C4<0>;
L_0x1f29c90 .functor OR 1, L_0x1f29bd0, L_0x1f2e9b0, C4<0>, C4<0>;
L_0x1f29dc0 .functor NOT 1, L_0x1f29c90, C4<0>, C4<0>, C4<0>;
v0x1ed4f30_0 .net *"_ivl_0", 0 0, L_0x1f29430;  1 drivers
v0x1ed5030_0 .net *"_ivl_10", 0 0, L_0x1f29810;  1 drivers
v0x1ed5110_0 .net *"_ivl_14", 0 0, L_0x1f299e0;  1 drivers
v0x1ed51d0_0 .net *"_ivl_16", 0 0, L_0x1f29aa0;  1 drivers
v0x1ed52b0_0 .net *"_ivl_18", 0 0, L_0x1f29b60;  1 drivers
v0x1ed53e0_0 .net *"_ivl_2", 0 0, L_0x1f294c0;  1 drivers
v0x1ed54c0_0 .net *"_ivl_20", 0 0, L_0x1f29bd0;  1 drivers
v0x1ed55a0_0 .net *"_ivl_22", 0 0, L_0x1f29c90;  1 drivers
v0x1ed5680_0 .net *"_ivl_4", 0 0, L_0x1f295a0;  1 drivers
v0x1ed57f0_0 .net *"_ivl_6", 0 0, L_0x1f296a0;  1 drivers
v0x1ed58d0_0 .net *"_ivl_8", 0 0, L_0x1f297a0;  1 drivers
v0x1ed59b0_0 .net "a", 0 0, L_0x1f2e9b0;  alias, 1 drivers
v0x1ed5a70_0 .net "b", 0 0, L_0x1f2ede0;  alias, 1 drivers
v0x1ed5b30_0 .net "out1", 0 0, L_0x1f29920;  alias, 1 drivers
v0x1ed5bd0_0 .net "out2", 0 0, L_0x1f29dc0;  alias, 1 drivers
v0x1ed5c70_0 .net "s0", 0 0, L_0x1f2f180;  alias, 1 drivers
v0x1ed5d10_0 .net "s1", 0 0, L_0x1f2f240;  alias, 1 drivers
v0x1ed5ec0_0 .net "s2", 0 0, L_0x1f2ef20;  alias, 1 drivers
v0x1ed5fb0_0 .net "s3", 0 0, L_0x1f2efd0;  alias, 1 drivers
S_0x1ed6170 .scope module, "INPUT3" "input_section" 24 47, 27 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x1f28a00 .functor AND 1, L_0x1f2eb90, L_0x1f2efd0, C4<1>, C4<1>;
L_0x1f28a90 .functor AND 1, L_0x1f28a00, L_0x1f2e800, C4<1>, C4<1>;
L_0x1f28b20 .functor AND 1, L_0x1f2e800, L_0x1f2ef20, C4<1>, C4<1>;
L_0x1f28c20 .functor NOT 1, L_0x1f2eb90, C4<0>, C4<0>, C4<0>;
L_0x1f28d20 .functor AND 1, L_0x1f28b20, L_0x1f28c20, C4<1>, C4<1>;
L_0x1f28d90 .functor OR 1, L_0x1f28a90, L_0x1f28d20, C4<0>, C4<0>;
L_0x1f28e50 .functor NOT 1, L_0x1f28d90, C4<0>, C4<0>, C4<0>;
L_0x1f28f50 .functor NOT 1, L_0x1f2eb90, C4<0>, C4<0>, C4<0>;
L_0x1f29010 .functor AND 1, L_0x1f28f50, L_0x1f2f240, C4<1>, C4<1>;
L_0x1f290d0 .functor AND 1, L_0x1f2f180, L_0x1f2eb90, C4<1>, C4<1>;
L_0x1f29140 .functor OR 1, L_0x1f29010, L_0x1f290d0, C4<0>, C4<0>;
L_0x1f29200 .functor OR 1, L_0x1f29140, L_0x1f2e800, C4<0>, C4<0>;
L_0x1f29330 .functor NOT 1, L_0x1f29200, C4<0>, C4<0>, C4<0>;
v0x1ed6420_0 .net *"_ivl_0", 0 0, L_0x1f28a00;  1 drivers
v0x1ed6520_0 .net *"_ivl_10", 0 0, L_0x1f28d90;  1 drivers
v0x1ed6600_0 .net *"_ivl_14", 0 0, L_0x1f28f50;  1 drivers
v0x1ed66c0_0 .net *"_ivl_16", 0 0, L_0x1f29010;  1 drivers
v0x1ed67a0_0 .net *"_ivl_18", 0 0, L_0x1f290d0;  1 drivers
v0x1ed68d0_0 .net *"_ivl_2", 0 0, L_0x1f28a90;  1 drivers
v0x1ed69b0_0 .net *"_ivl_20", 0 0, L_0x1f29140;  1 drivers
v0x1ed6a90_0 .net *"_ivl_22", 0 0, L_0x1f29200;  1 drivers
v0x1ed6b70_0 .net *"_ivl_4", 0 0, L_0x1f28b20;  1 drivers
v0x1ed6ce0_0 .net *"_ivl_6", 0 0, L_0x1f28c20;  1 drivers
v0x1ed6dc0_0 .net *"_ivl_8", 0 0, L_0x1f28d20;  1 drivers
v0x1ed6ea0_0 .net "a", 0 0, L_0x1f2e800;  alias, 1 drivers
v0x1ed6f60_0 .net "b", 0 0, L_0x1f2eb90;  alias, 1 drivers
v0x1ed7020_0 .net "out1", 0 0, L_0x1f28e50;  alias, 1 drivers
v0x1ed70c0_0 .net "out2", 0 0, L_0x1f29330;  alias, 1 drivers
v0x1ed7160_0 .net "s0", 0 0, L_0x1f2f180;  alias, 1 drivers
v0x1ed7200_0 .net "s1", 0 0, L_0x1f2f240;  alias, 1 drivers
v0x1ed73b0_0 .net "s2", 0 0, L_0x1f2ef20;  alias, 1 drivers
v0x1ed7450_0 .net "s3", 0 0, L_0x1f2efd0;  alias, 1 drivers
S_0x1ed7530 .scope module, "M_BAR" "invert_m" 24 91, 28 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x1f2b540 .functor NOT 1, L_0x1f2f3b0, C4<0>, C4<0>, C4<0>;
v0x1ed76e0_0 .net "a", 0 0, L_0x1f2f3b0;  alias, 1 drivers
v0x1ed77c0_0 .net "y", 0 0, L_0x1f2b540;  alias, 1 drivers
S_0x1ed78e0 .scope module, "OUT_F0" "out_section_f0" 24 132, 29 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x1f2d0d0 .functor XOR 1, L_0x1f2afe0, L_0x1f2b480, C4<0>, C4<0>;
L_0x1f2d140 .functor AND 1, L_0x1f28970, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2bdc0 .functor NOT 1, L_0x1f2d140, C4<0>, C4<0>, C4<0>;
L_0x1f2d3c0 .functor XOR 1, L_0x1f2d0d0, L_0x1f2bdc0, C4<0>, C4<0>;
v0x1ed7b40_0 .net *"_ivl_0", 0 0, L_0x1f2d0d0;  1 drivers
v0x1ed7c20_0 .net *"_ivl_2", 0 0, L_0x1f2d140;  1 drivers
v0x1ed7d00_0 .net *"_ivl_4", 0 0, L_0x1f2bdc0;  1 drivers
v0x1ed7dc0_0 .net "ci_bar", 0 0, L_0x1f28970;  alias, 1 drivers
v0x1ed7e60_0 .net "f0", 0 0, L_0x1f2d3c0;  alias, 1 drivers
v0x1ed7f50_0 .net "input0_out1", 0 0, L_0x1f2afe0;  alias, 1 drivers
v0x1ed8040_0 .net "input0_out2", 0 0, L_0x1f2b480;  alias, 1 drivers
v0x1ed8130_0 .net "m_bar", 0 0, L_0x1f2b540;  alias, 1 drivers
S_0x1ed8210 .scope module, "OUT_F1" "out_section_f1" 24 122, 30 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x1f16fb0 .functor XOR 1, L_0x1f2a490, L_0x1f2aa70, C4<0>, C4<0>;
L_0x1efc6a0 .functor AND 1, L_0x1f28970, L_0x1f2afe0, C4<1>, C4<1>;
L_0x1ef4c80 .functor AND 1, L_0x1efc6a0, L_0x1f2b540, C4<1>, C4<1>;
L_0x1eed280 .functor AND 1, L_0x1f2b480, L_0x1f2b540, C4<1>, C4<1>;
L_0x1edc040 .functor OR 1, L_0x1ef4c80, L_0x1eed280, C4<0>, C4<0>;
L_0x1d028e0 .functor NOT 1, L_0x1edc040, C4<0>, C4<0>, C4<0>;
L_0x1f2cfd0 .functor XOR 1, L_0x1f16fb0, L_0x1d028e0, C4<0>, C4<0>;
v0x1ed8570_0 .net *"_ivl_0", 0 0, L_0x1f16fb0;  1 drivers
v0x1ed8670_0 .net *"_ivl_10", 0 0, L_0x1d028e0;  1 drivers
v0x1ed8750_0 .net *"_ivl_2", 0 0, L_0x1efc6a0;  1 drivers
v0x1ed8810_0 .net *"_ivl_4", 0 0, L_0x1ef4c80;  1 drivers
v0x1ed88f0_0 .net *"_ivl_6", 0 0, L_0x1eed280;  1 drivers
v0x1ed89d0_0 .net *"_ivl_8", 0 0, L_0x1edc040;  1 drivers
v0x1ed8ab0_0 .net "ci_bar", 0 0, L_0x1f28970;  alias, 1 drivers
v0x1ed8ba0_0 .net "f1", 0 0, L_0x1f2cfd0;  alias, 1 drivers
v0x1ed8c40_0 .net "input0_out1", 0 0, L_0x1f2afe0;  alias, 1 drivers
v0x1ed8d70_0 .net "input0_out2", 0 0, L_0x1f2b480;  alias, 1 drivers
v0x1ed8e10_0 .net "input1_out1", 0 0, L_0x1f2a490;  alias, 1 drivers
v0x1ed8eb0_0 .net "input1_out2", 0 0, L_0x1f2aa70;  alias, 1 drivers
v0x1ed8fa0_0 .net "m_bar", 0 0, L_0x1f2b540;  alias, 1 drivers
S_0x1ed9190 .scope module, "OUT_F2" "out_section_f2" 24 110, 31 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x1f2c6e0 .functor XOR 1, L_0x1f29920, L_0x1f29dc0, C4<0>, C4<0>;
L_0x1f2c750 .functor AND 1, L_0x1f28970, L_0x1f2afe0, C4<1>, C4<1>;
L_0x1f2c7c0 .functor AND 1, L_0x1f2c750, L_0x1f2a490, C4<1>, C4<1>;
L_0x1f2c880 .functor AND 1, L_0x1f2c7c0, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2c940 .functor AND 1, L_0x1f2a490, L_0x1f2b480, C4<1>, C4<1>;
L_0x1f2c9b0 .functor AND 1, L_0x1f2c940, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2ca70 .functor OR 1, L_0x1f2c880, L_0x1f2c9b0, C4<0>, C4<0>;
L_0x1f2cb80 .functor AND 1, L_0x1f2aa70, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2cd00 .functor OR 1, L_0x1f2ca70, L_0x1f2cb80, C4<0>, C4<0>;
L_0x1f2ce10 .functor NOT 1, L_0x1f2cd00, C4<0>, C4<0>, C4<0>;
L_0x1f2ced0 .functor XOR 1, L_0x1f2c6e0, L_0x1f2ce10, C4<0>, C4<0>;
v0x1ed94a0_0 .net *"_ivl_0", 0 0, L_0x1f2c6e0;  1 drivers
v0x1ed95a0_0 .net *"_ivl_10", 0 0, L_0x1f2c9b0;  1 drivers
v0x1ed9680_0 .net *"_ivl_12", 0 0, L_0x1f2ca70;  1 drivers
v0x1ed9740_0 .net *"_ivl_14", 0 0, L_0x1f2cb80;  1 drivers
v0x1ed9820_0 .net *"_ivl_16", 0 0, L_0x1f2cd00;  1 drivers
v0x1ed9950_0 .net *"_ivl_18", 0 0, L_0x1f2ce10;  1 drivers
v0x1ed9a30_0 .net *"_ivl_2", 0 0, L_0x1f2c750;  1 drivers
v0x1ed9b10_0 .net *"_ivl_4", 0 0, L_0x1f2c7c0;  1 drivers
v0x1ed9bf0_0 .net *"_ivl_6", 0 0, L_0x1f2c880;  1 drivers
v0x1ed9d60_0 .net *"_ivl_8", 0 0, L_0x1f2c940;  1 drivers
v0x1ed9e40_0 .net "ci_bar", 0 0, L_0x1f28970;  alias, 1 drivers
v0x1ed9ee0_0 .net "f2", 0 0, L_0x1f2ced0;  alias, 1 drivers
v0x1ed9f80_0 .net "input0_out1", 0 0, L_0x1f2afe0;  alias, 1 drivers
v0x1eda0b0_0 .net "input0_out2", 0 0, L_0x1f2b480;  alias, 1 drivers
v0x1eda1e0_0 .net "input1_out1", 0 0, L_0x1f2a490;  alias, 1 drivers
v0x1eda280_0 .net "input1_out2", 0 0, L_0x1f2aa70;  alias, 1 drivers
v0x1eda320_0 .net "input2_out1", 0 0, L_0x1f29920;  alias, 1 drivers
v0x1eda4d0_0 .net "input2_out2", 0 0, L_0x1f29dc0;  alias, 1 drivers
v0x1eda570_0 .net "m_bar", 0 0, L_0x1f2b540;  alias, 1 drivers
S_0x1eda690 .scope module, "OUT_F3" "out_section_f3" 24 96, 32 1 0, S_0x1ecfbb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x1f2b5d0 .functor XOR 1, L_0x1f28e50, L_0x1f29330, C4<0>, C4<0>;
L_0x1f2b660 .functor AND 1, L_0x1f28970, L_0x1f2afe0, C4<1>, C4<1>;
L_0x1edb7d0 .functor AND 1, L_0x1f2b660, L_0x1f2a490, C4<1>, C4<1>;
L_0x1f2b910 .functor AND 1, L_0x1edb7d0, L_0x1f29920, C4<1>, C4<1>;
L_0x1f2b9d0 .functor AND 1, L_0x1f2b910, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2ba90 .functor AND 1, L_0x1f2a490, L_0x1f29920, C4<1>, C4<1>;
L_0x1edb120 .functor AND 1, L_0x1f2ba90, L_0x1f2b480, C4<1>, C4<1>;
L_0x1eda150 .functor AND 1, L_0x1edb120, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2bed0 .functor OR 1, L_0x1f2b9d0, L_0x1eda150, C4<0>, C4<0>;
L_0x1f2bfe0 .functor AND 1, L_0x1f29920, L_0x1f2aa70, C4<1>, C4<1>;
L_0x1edc830 .functor AND 1, L_0x1f2bfe0, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2c1b0 .functor OR 1, L_0x1f2bed0, L_0x1edc830, C4<0>, C4<0>;
L_0x1f2c330 .functor AND 1, L_0x1f29dc0, L_0x1f2b540, C4<1>, C4<1>;
L_0x1f2c3a0 .functor OR 1, L_0x1f2c1b0, L_0x1f2c330, C4<0>, C4<0>;
L_0x1f2c2c0 .functor NOT 1, L_0x1f2c3a0, C4<0>, C4<0>, C4<0>;
L_0x1f2c500 .functor XOR 1, L_0x1f2b5d0, L_0x1f2c2c0, C4<0>, C4<0>;
v0x1eda930_0 .net *"_ivl_0", 0 0, L_0x1f2b5d0;  1 drivers
v0x1edaa30_0 .net *"_ivl_10", 0 0, L_0x1f2ba90;  1 drivers
v0x1edab10_0 .net *"_ivl_12", 0 0, L_0x1edb120;  1 drivers
v0x1edabd0_0 .net *"_ivl_14", 0 0, L_0x1eda150;  1 drivers
v0x1edacb0_0 .net *"_ivl_16", 0 0, L_0x1f2bed0;  1 drivers
v0x1edade0_0 .net *"_ivl_18", 0 0, L_0x1f2bfe0;  1 drivers
v0x1edaec0_0 .net *"_ivl_2", 0 0, L_0x1f2b660;  1 drivers
v0x1edafa0_0 .net *"_ivl_20", 0 0, L_0x1edc830;  1 drivers
v0x1edb080_0 .net *"_ivl_22", 0 0, L_0x1f2c1b0;  1 drivers
v0x1edb1f0_0 .net *"_ivl_24", 0 0, L_0x1f2c330;  1 drivers
v0x1edb2d0_0 .net *"_ivl_26", 0 0, L_0x1f2c3a0;  1 drivers
v0x1edb3b0_0 .net *"_ivl_28", 0 0, L_0x1f2c2c0;  1 drivers
v0x1edb490_0 .net *"_ivl_4", 0 0, L_0x1edb7d0;  1 drivers
v0x1edb570_0 .net *"_ivl_6", 0 0, L_0x1f2b910;  1 drivers
v0x1edb650_0 .net *"_ivl_8", 0 0, L_0x1f2b9d0;  1 drivers
v0x1edb730_0 .net "ci_bar", 0 0, L_0x1f28970;  alias, 1 drivers
v0x1edb860_0 .net "f3", 0 0, L_0x1f2c500;  alias, 1 drivers
v0x1edba10_0 .net "input0_out1", 0 0, L_0x1f2afe0;  alias, 1 drivers
v0x1edbab0_0 .net "input0_out2", 0 0, L_0x1f2b480;  alias, 1 drivers
v0x1edbb50_0 .net "input1_out1", 0 0, L_0x1f2a490;  alias, 1 drivers
v0x1edbbf0_0 .net "input1_out2", 0 0, L_0x1f2aa70;  alias, 1 drivers
v0x1edbd20_0 .net "input2_out1", 0 0, L_0x1f29920;  alias, 1 drivers
v0x1edbdc0_0 .net "input2_out2", 0 0, L_0x1f29dc0;  alias, 1 drivers
v0x1edbe60_0 .net "input3_out1", 0 0, L_0x1f28e50;  alias, 1 drivers
v0x1edbf00_0 .net "input3_out2", 0 0, L_0x1f29330;  alias, 1 drivers
v0x1edbfa0_0 .net "m_bar", 0 0, L_0x1f2b540;  alias, 1 drivers
S_0x1edfdf0 .scope module, "F_REGISTER" "register_ab8" 20 104, 33 6 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1ee6fe0_0 .net "DATA_IN", 7 0, L_0x1f2f2e0;  alias, 1 drivers
v0x1ee70f0_0 .net "DATA_OUT", 7 0, L_0x1f20510;  alias, 1 drivers
v0x1ee71b0_0 .net "ENABLE_CLK", 0 0, L_0x1f32140;  1 drivers
L_0x7f37efaa0408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ee72b0_0 .net "LOW", 0 0, L_0x7f37efaa0408;  1 drivers
v0x1ee73a0_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ee7490_0 .net "W1", 0 0, L_0x1f28570;  1 drivers
S_0x1edffa0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1edfdf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1f2f580 .functor NOT 1, L_0x7f37efaa0408, C4<0>, C4<0>, C4<0>;
v0x1ee03f0_0 .net "CLK", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee6760_0 .net "D", 7 0, L_0x1f2f2e0;  alias, 1 drivers
v0x1ee6850_0 .net "EN", 0 0, L_0x1f2f580;  1 drivers
v0x1ee6920_0 .net "EN_BAR", 0 0, L_0x7f37efaa0408;  alias, 1 drivers
v0x1ee69f0_0 .net "Q", 7 0, L_0x1f20510;  alias, 1 drivers
L_0x1ee3ed0 .part L_0x1f2f2e0, 0, 1;
L_0x1f313d0 .part L_0x1f2f2e0, 1, 1;
L_0x1f314c0 .part L_0x1f2f2e0, 2, 1;
L_0x1f315b0 .part L_0x1f2f2e0, 3, 1;
L_0x1f316a0 .part L_0x1f2f2e0, 4, 1;
L_0x1f31790 .part L_0x1f2f2e0, 5, 1;
L_0x1f31880 .part L_0x1f2f2e0, 6, 1;
L_0x1f31970 .part L_0x1f2f2e0, 7, 1;
LS_0x1f20510_0_0 .concat8 [ 1 1 1 1], v0x1ee0b50_0, v0x1ee1220_0, v0x1ee1910_0, v0x1ee2010_0;
LS_0x1f20510_0_4 .concat8 [ 1 1 1 1], v0x1ee2830_0, v0x1ee2ed0_0, v0x1ee3530_0, v0x1ee3be0_0;
L_0x1f20510 .concat8 [ 4 4 0 0], LS_0x1f20510_0_0, LS_0x1f20510_0_4;
S_0x1ee01f0 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1edffa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1f2f680 .functor NOT 1, L_0x7f37efaa0408, C4<0>, C4<0>, C4<0>;
L_0x1f2f6f0 .functor AND 1, L_0x1f31970, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f2f760 .functor AND 1, L_0x7f37efaa0408, v0x1ee3be0_0, C4<1>, C4<1>;
L_0x1f2f820 .functor OR 1, L_0x1f2f6f0, L_0x1f2f760, C4<0>, C4<0>;
L_0x1f2f980 .functor AND 1, L_0x1f31880, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f2f9f0 .functor AND 1, L_0x7f37efaa0408, v0x1ee3530_0, C4<1>, C4<1>;
L_0x1f2fab0 .functor OR 1, L_0x1f2f980, L_0x1f2f9f0, C4<0>, C4<0>;
L_0x1f2fc10 .functor AND 1, L_0x1f31790, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f2fd10 .functor AND 1, L_0x7f37efaa0408, v0x1ee2ed0_0, C4<1>, C4<1>;
L_0x1f2fe90 .functor OR 1, L_0x1f2fc10, L_0x1f2fd10, C4<0>, C4<0>;
L_0x1f2fff0 .functor AND 1, L_0x1f316a0, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f30060 .functor AND 1, L_0x7f37efaa0408, v0x1ee2830_0, C4<1>, C4<1>;
L_0x1f30140 .functor OR 1, L_0x1f2fff0, L_0x1f30060, C4<0>, C4<0>;
L_0x1f302a0 .functor AND 1, L_0x1f315b0, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f300d0 .functor AND 1, L_0x7f37efaa0408, v0x1ee2010_0, C4<1>, C4<1>;
L_0x1f30360 .functor OR 1, L_0x1f302a0, L_0x1f300d0, C4<0>, C4<0>;
L_0x1f30550 .functor AND 1, L_0x1f314c0, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f305c0 .functor AND 1, L_0x7f37efaa0408, v0x1ee1910_0, C4<1>, C4<1>;
L_0x1f304c0 .functor OR 1, L_0x1f30550, L_0x1f305c0, C4<0>, C4<0>;
L_0x1f30810 .functor AND 1, L_0x1f313d0, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f2fc80 .functor AND 1, L_0x7f37efaa0408, v0x1ee1220_0, C4<1>, C4<1>;
L_0x1f30a40 .functor OR 1, L_0x1f30810, L_0x1f2fc80, C4<0>, C4<0>;
L_0x1f30990 .functor AND 1, L_0x1ee3ed0, L_0x1f2f680, C4<1>, C4<1>;
L_0x1f30c10 .functor AND 1, L_0x7f37efaa0408, v0x1ee0b50_0, C4<1>, C4<1>;
L_0x1f30b50 .functor OR 1, L_0x1f30990, L_0x1f30c10, C4<0>, C4<0>;
RS_0x7f37efafb0e8 .resolv tri, L_0x1f30e40, L_0x1f30eb0, L_0x1f30f20, L_0x1f30f90, L_0x1f31000, L_0x1f31070, L_0x1f310e0, L_0x1f31150;
v0x1ee3e10_0 .net8 "NOTHING", 0 0, RS_0x7f37efafb0e8;  8 drivers
v0x1ee3fe0_0 .net *"_ivl_10", 0 0, L_0x1f2f980;  1 drivers
v0x1ee4080_0 .net *"_ivl_12", 0 0, L_0x1f2f9f0;  1 drivers
v0x1ee4120_0 .net *"_ivl_16", 0 0, L_0x1f2fc10;  1 drivers
v0x1ee41e0_0 .net *"_ivl_18", 0 0, L_0x1f2fd10;  1 drivers
v0x1ee4310_0 .net *"_ivl_22", 0 0, L_0x1f2fff0;  1 drivers
v0x1ee43f0_0 .net *"_ivl_24", 0 0, L_0x1f30060;  1 drivers
v0x1ee44d0_0 .net *"_ivl_28", 0 0, L_0x1f302a0;  1 drivers
v0x1ee45b0_0 .net *"_ivl_30", 0 0, L_0x1f300d0;  1 drivers
v0x1ee4720_0 .net *"_ivl_34", 0 0, L_0x1f30550;  1 drivers
v0x1ee4800_0 .net *"_ivl_36", 0 0, L_0x1f305c0;  1 drivers
v0x1ee48e0_0 .net *"_ivl_4", 0 0, L_0x1f2f6f0;  1 drivers
v0x1ee49c0_0 .net *"_ivl_40", 0 0, L_0x1f30810;  1 drivers
v0x1ee4aa0_0 .net *"_ivl_42", 0 0, L_0x1f2fc80;  1 drivers
v0x1ee4b80_0 .net *"_ivl_46", 0 0, L_0x1f30990;  1 drivers
v0x1ee4c60_0 .net *"_ivl_48", 0 0, L_0x1f30c10;  1 drivers
v0x1ee4d40_0 .net *"_ivl_6", 0 0, L_0x1f2f760;  1 drivers
v0x1ee4ef0_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee50a0_0 .net "d0", 0 0, L_0x1ee3ed0;  1 drivers
v0x1ee5140_0 .net "d1", 0 0, L_0x1f313d0;  1 drivers
v0x1ee51e0_0 .net "d2", 0 0, L_0x1f314c0;  1 drivers
v0x1ee5280_0 .net "d3", 0 0, L_0x1f315b0;  1 drivers
v0x1ee5320_0 .net "d4", 0 0, L_0x1f316a0;  1 drivers
v0x1ee53c0_0 .net "d5", 0 0, L_0x1f31790;  1 drivers
v0x1ee5460_0 .net "d6", 0 0, L_0x1f31880;  1 drivers
v0x1ee5520_0 .net "d7", 0 0, L_0x1f31970;  1 drivers
v0x1ee55e0_0 .net "en", 0 0, L_0x1f2f680;  1 drivers
v0x1ee56a0_0 .net "en_bar", 0 0, L_0x7f37efaa0408;  alias, 1 drivers
v0x1ee5760_0 .net "from_d0", 0 0, L_0x1f30b50;  1 drivers
v0x1ee5800_0 .net "from_d1", 0 0, L_0x1f30a40;  1 drivers
v0x1ee58d0_0 .net "from_d2", 0 0, L_0x1f304c0;  1 drivers
v0x1ee59a0_0 .net "from_d3", 0 0, L_0x1f30360;  1 drivers
v0x1ee5a70_0 .net "from_d4", 0 0, L_0x1f30140;  1 drivers
v0x1ee4e10_0 .net "from_d5", 0 0, L_0x1f2fe90;  1 drivers
v0x1ee5d20_0 .net "from_d6", 0 0, L_0x1f2fab0;  1 drivers
v0x1ee5df0_0 .net "from_d7", 0 0, L_0x1f2f820;  1 drivers
L_0x7f37efaa0450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ee5ec0_0 .net "high", 0 0, L_0x7f37efaa0450;  1 drivers
v0x1ee6070_0 .net "q0", 0 0, v0x1ee0b50_0;  1 drivers
v0x1ee6110_0 .net "q1", 0 0, v0x1ee1220_0;  1 drivers
v0x1ee61b0_0 .net "q2", 0 0, v0x1ee1910_0;  1 drivers
v0x1ee6250_0 .net "q3", 0 0, v0x1ee2010_0;  1 drivers
v0x1ee6320_0 .net "q4", 0 0, v0x1ee2830_0;  1 drivers
v0x1ee63f0_0 .net "q5", 0 0, v0x1ee2ed0_0;  1 drivers
v0x1ee64c0_0 .net "q6", 0 0, v0x1ee3530_0;  1 drivers
v0x1ee6590_0 .net "q7", 0 0, v0x1ee3be0_0;  1 drivers
S_0x1ee0650 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f31150 .functor NOT 1, v0x1ee0b50_0, C4<0>, C4<0>, C4<0>;
v0x1ee0910_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee09f0_0 .net "d", 0 0, L_0x1f30b50;  alias, 1 drivers
v0x1ee0ab0_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee0b50_0 .var "q", 0 0;
v0x1ee0c10_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
E_0x1ed8480 .event posedge, v0x1ee0910_0;
S_0x1ee0dc0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f310e0 .functor NOT 1, v0x1ee1220_0, C4<0>, C4<0>, C4<0>;
v0x1ee1040_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee10e0_0 .net "d", 0 0, L_0x1f30a40;  alias, 1 drivers
v0x1ee1180_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee1220_0 .var "q", 0 0;
v0x1ee12c0_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
S_0x1ee1410 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f31070 .functor NOT 1, v0x1ee1910_0, C4<0>, C4<0>, C4<0>;
v0x1ee1670_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee1760_0 .net "d", 0 0, L_0x1f304c0;  alias, 1 drivers
v0x1ee1820_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee1910_0 .var "q", 0 0;
v0x1ee19b0_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
S_0x1ee1b90 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f31000 .functor NOT 1, v0x1ee2010_0, C4<0>, C4<0>, C4<0>;
v0x1ee1df0_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee1eb0_0 .net "d", 0 0, L_0x1f30360;  alias, 1 drivers
v0x1ee1f70_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee2010_0 .var "q", 0 0;
v0x1ee20b0_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
S_0x1ee2240 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f30f90 .functor NOT 1, v0x1ee2830_0, C4<0>, C4<0>, C4<0>;
v0x1ee24f0_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee2640_0 .net "d", 0 0, L_0x1f30140;  alias, 1 drivers
v0x1ee2700_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee2830_0 .var "q", 0 0;
v0x1ee28d0_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
S_0x1ee2aa0 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f30f20 .functor NOT 1, v0x1ee2ed0_0, C4<0>, C4<0>, C4<0>;
v0x1ee2cb0_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee2d70_0 .net "d", 0 0, L_0x1f2fe90;  alias, 1 drivers
v0x1ee2e30_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee2ed0_0 .var "q", 0 0;
v0x1ee2f70_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
S_0x1ee30b0 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f30eb0 .functor NOT 1, v0x1ee3530_0, C4<0>, C4<0>, C4<0>;
v0x1ee3310_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee33d0_0 .net "d", 0 0, L_0x1f2fab0;  alias, 1 drivers
v0x1ee3490_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee3530_0 .var "q", 0 0;
v0x1ee35d0_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
S_0x1ee3760 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1ee01f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f30e40 .functor NOT 1, v0x1ee3be0_0, C4<0>, C4<0>, C4<0>;
v0x1ee39c0_0 .net "clk", 0 0, L_0x1f28570;  alias, 1 drivers
v0x1ee3a80_0 .net "d", 0 0, L_0x1f2f820;  alias, 1 drivers
v0x1ee3b40_0 .net "en", 0 0, L_0x7f37efaa0450;  alias, 1 drivers
v0x1ee3be0_0 .var "q", 0 0;
v0x1ee3c80_0 .net8 "q_bar", 0 0, RS_0x7f37efafb0e8;  alias, 8 drivers
S_0x1ee6b10 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1edfdf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f28570 .functor OR 1, v0x1f0e0f0_0, L_0x1f32140, C4<0>, C4<0>;
v0x1ee6d60_0 .net "a", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ee6e20_0 .net "b", 0 0, L_0x1f32140;  alias, 1 drivers
v0x1ee6ee0_0 .net "y", 0 0, L_0x1f28570;  alias, 1 drivers
S_0x1ee7550 .scope module, "MUX_A" "ta157_8" 20 74, 14 7 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1f213b0 .functor NOT 1, L_0x7f37efaa0180, C4<0>, C4<0>, C4<0>;
v0x1ee8820_0 .net "A8", 7 0, L_0x1f1e060;  alias, 1 drivers
v0x1ee8920_0 .net "B8", 7 0, L_0x1f189d0;  alias, 1 drivers
v0x1ee8a00_0 .net "EN", 0 0, L_0x1f213b0;  1 drivers
v0x1ee8af0_0 .net "EN_BAR", 0 0, L_0x7f37efaa0180;  alias, 1 drivers
v0x1ee8b90_0 .net "S", 0 0, L_0x1f15bb0;  alias, 1 drivers
v0x1ee8cd0_0 .net "Y8", 7 0, L_0x1f21750;  alias, 1 drivers
L_0x1f214d0 .part L_0x1f1e060, 0, 4;
L_0x1f21570 .part L_0x1f189d0, 0, 4;
L_0x1f21610 .part L_0x1f1e060, 4, 4;
L_0x1f216b0 .part L_0x1f189d0, 4, 4;
L_0x1f21750 .concat8 [ 4 4 0 0], v0x1ee7e40_0, v0x1ee86b0_0;
S_0x1ee77b0 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1ee7550;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ee7ad0_0 .net "a", 3 0, L_0x1f214d0;  1 drivers
v0x1ee7bd0_0 .net "b", 3 0, L_0x1f21570;  1 drivers
v0x1ee7cb0_0 .net "en", 0 0, L_0x1f213b0;  alias, 1 drivers
v0x1ee7d80_0 .net "s", 0 0, L_0x1f15bb0;  alias, 1 drivers
v0x1ee7e40_0 .var "y", 3 0;
E_0x1ee7a40 .event edge, v0x1ee7cb0_0, v0x1ee7d80_0, v0x1ee7ad0_0, v0x1ee7bd0_0;
S_0x1ee8010 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1ee7550;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ee8300_0 .net "a", 3 0, L_0x1f21610;  1 drivers
v0x1ee8400_0 .net "b", 3 0, L_0x1f216b0;  1 drivers
v0x1ee84e0_0 .net "en", 0 0, L_0x1f213b0;  alias, 1 drivers
v0x1ee85e0_0 .net "s", 0 0, L_0x1f15bb0;  alias, 1 drivers
v0x1ee86b0_0 .var "y", 3 0;
E_0x1ee8290 .event edge, v0x1ee7cb0_0, v0x1ee7d80_0, v0x1ee8300_0, v0x1ee8400_0;
S_0x1ee8e10 .scope module, "MUX_B" "ta157_8" 20 83, 14 7 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x1f217f0 .functor NOT 1, L_0x7f37efaa0180, C4<0>, C4<0>, C4<0>;
v0x1eea0d0_0 .net "A8", 7 0, L_0x1f20d10;  alias, 1 drivers
v0x1eea1d0_0 .net "B8", 7 0, L_0x1f1b520;  alias, 1 drivers
v0x1eea2b0_0 .net "EN", 0 0, L_0x1f217f0;  1 drivers
v0x1eea3a0_0 .net "EN_BAR", 0 0, L_0x7f37efaa0180;  alias, 1 drivers
v0x1eea440_0 .net "S", 0 0, L_0x1f15d70;  alias, 1 drivers
v0x1eea580_0 .net "Y8", 7 0, L_0x1f21ae0;  alias, 1 drivers
L_0x1f21860 .part L_0x1f20d10, 0, 4;
L_0x1f21900 .part L_0x1f1b520, 0, 4;
L_0x1f219a0 .part L_0x1f20d10, 4, 4;
L_0x1f21a40 .part L_0x1f1b520, 4, 4;
L_0x1f21ae0 .concat8 [ 4 4 0 0], v0x1ee96f0_0, v0x1ee9f60_0;
S_0x1ee9070 .scope module, "MUX0" "jeff_74x157" 14 20, 15 2 0, S_0x1ee8e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ee9380_0 .net "a", 3 0, L_0x1f21860;  1 drivers
v0x1ee9480_0 .net "b", 3 0, L_0x1f21900;  1 drivers
v0x1ee9560_0 .net "en", 0 0, L_0x1f217f0;  alias, 1 drivers
v0x1ee9630_0 .net "s", 0 0, L_0x1f15d70;  alias, 1 drivers
v0x1ee96f0_0 .var "y", 3 0;
E_0x1ee92f0 .event edge, v0x1ee9560_0, v0x1ee9630_0, v0x1ee9380_0, v0x1ee9480_0;
S_0x1ee98c0 .scope module, "MUX1" "jeff_74x157" 14 29, 15 2 0, S_0x1ee8e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x1ee9bb0_0 .net "a", 3 0, L_0x1f219a0;  1 drivers
v0x1ee9cb0_0 .net "b", 3 0, L_0x1f21a40;  1 drivers
v0x1ee9d90_0 .net "en", 0 0, L_0x1f217f0;  alias, 1 drivers
v0x1ee9e90_0 .net "s", 0 0, L_0x1f15d70;  alias, 1 drivers
v0x1ee9f60_0 .var "y", 3 0;
E_0x1ee9b40 .event edge, v0x1ee9560_0, v0x1ee9630_0, v0x1ee9bb0_0, v0x1ee9cb0_0;
S_0x1eea680 .scope module, "REGISTERA" "register_ab8" 20 42, 33 6 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1ef1b50_0 .net "DATA_IN", 7 0, v0x1f0d7c0_0;  alias, 1 drivers
v0x1ef1c10_0 .net "DATA_OUT", 7 0, L_0x1f189d0;  alias, 1 drivers
v0x1ef1d00_0 .net "ENABLE_CLK", 0 0, L_0x1f148f0;  alias, 1 drivers
L_0x7f37efaa01c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ef1da0_0 .net "LOW", 0 0, L_0x7f37efaa01c8;  1 drivers
v0x1ef1e90_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ef1f80_0 .net "W1", 0 0, L_0x1f16220;  1 drivers
S_0x1eea920 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1eea680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1f162b0 .functor NOT 1, L_0x7f37efaa01c8, C4<0>, C4<0>, C4<0>;
v0x1eead90_0 .net "CLK", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1ef12a0_0 .net "D", 7 0, v0x1f0d7c0_0;  alias, 1 drivers
v0x1ef1380_0 .net "EN", 0 0, L_0x1f162b0;  1 drivers
v0x1ef1450_0 .net "EN_BAR", 0 0, L_0x7f37efaa01c8;  alias, 1 drivers
v0x1ef1520_0 .net "Q", 7 0, L_0x1f189d0;  alias, 1 drivers
L_0x1eeea30 .part v0x1f0d7c0_0, 0, 1;
L_0x1f18230 .part v0x1f0d7c0_0, 1, 1;
L_0x1f18320 .part v0x1f0d7c0_0, 2, 1;
L_0x1f18410 .part v0x1f0d7c0_0, 3, 1;
L_0x1f18610 .part v0x1f0d7c0_0, 4, 1;
L_0x1f186b0 .part v0x1f0d7c0_0, 5, 1;
L_0x1f187a0 .part v0x1f0d7c0_0, 6, 1;
L_0x1f18890 .part v0x1f0d7c0_0, 7, 1;
LS_0x1f189d0_0_0 .concat8 [ 1 1 1 1], v0x1eeb540_0, v0x1eebca0_0, v0x1eec3f0_0, v0x1eecaf0_0;
LS_0x1f189d0_0_4 .concat8 [ 1 1 1 1], v0x1eed310_0, v0x1eed9b0_0, v0x1eee040_0, v0x1eee720_0;
L_0x1f189d0 .concat8 [ 4 4 0 0], LS_0x1f189d0_0_0, LS_0x1f189d0_0_4;
S_0x1eeab90 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1eea920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1f163d0 .functor NOT 1, L_0x7f37efaa01c8, C4<0>, C4<0>, C4<0>;
L_0x1f16460 .functor AND 1, L_0x1f18890, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f164f0 .functor AND 1, L_0x7f37efaa01c8, v0x1eee720_0, C4<1>, C4<1>;
L_0x1f16560 .functor OR 1, L_0x1f16460, L_0x1f164f0, C4<0>, C4<0>;
L_0x1f16620 .functor AND 1, L_0x1f187a0, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f16690 .functor AND 1, L_0x7f37efaa01c8, v0x1eee040_0, C4<1>, C4<1>;
L_0x1f16750 .functor OR 1, L_0x1f16620, L_0x1f16690, C4<0>, C4<0>;
L_0x1f168b0 .functor AND 1, L_0x1f186b0, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f169b0 .functor AND 1, L_0x7f37efaa01c8, v0x1eed9b0_0, C4<1>, C4<1>;
L_0x1f16b30 .functor OR 1, L_0x1f168b0, L_0x1f169b0, C4<0>, C4<0>;
L_0x1f16c90 .functor AND 1, L_0x1f18610, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f16d00 .functor AND 1, L_0x7f37efaa01c8, v0x1eed310_0, C4<1>, C4<1>;
L_0x1f16de0 .functor OR 1, L_0x1f16c90, L_0x1f16d00, C4<0>, C4<0>;
L_0x1f16f40 .functor AND 1, L_0x1f18410, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f16d70 .functor AND 1, L_0x7f37efaa01c8, v0x1eecaf0_0, C4<1>, C4<1>;
L_0x1f17080 .functor OR 1, L_0x1f16f40, L_0x1f16d70, C4<0>, C4<0>;
L_0x1f17270 .functor AND 1, L_0x1f18320, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f172e0 .functor AND 1, L_0x7f37efaa01c8, v0x1eec3f0_0, C4<1>, C4<1>;
L_0x1f171e0 .functor OR 1, L_0x1f17270, L_0x1f172e0, C4<0>, C4<0>;
L_0x1f17530 .functor AND 1, L_0x1f18230, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f16920 .functor AND 1, L_0x7f37efaa01c8, v0x1eebca0_0, C4<1>, C4<1>;
L_0x1f17760 .functor OR 1, L_0x1f17530, L_0x1f16920, C4<0>, C4<0>;
L_0x1f176b0 .functor AND 1, L_0x1eeea30, L_0x1f163d0, C4<1>, C4<1>;
L_0x1f17930 .functor AND 1, L_0x7f37efaa01c8, v0x1eeb540_0, C4<1>, C4<1>;
L_0x1f17870 .functor OR 1, L_0x1f176b0, L_0x1f17930, C4<0>, C4<0>;
RS_0x7f37efafd068 .resolv tri, L_0x1f17b60, L_0x1f17bd0, L_0x1f17c40, L_0x1f17cb0, L_0x1f17d60, L_0x1f17e10, L_0x1f17ec0, L_0x1f17f70;
v0x1eee950_0 .net8 "NOTHING", 0 0, RS_0x7f37efafd068;  8 drivers
v0x1eeeb20_0 .net *"_ivl_10", 0 0, L_0x1f16620;  1 drivers
v0x1eeebc0_0 .net *"_ivl_12", 0 0, L_0x1f16690;  1 drivers
v0x1eeec60_0 .net *"_ivl_16", 0 0, L_0x1f168b0;  1 drivers
v0x1eeed20_0 .net *"_ivl_18", 0 0, L_0x1f169b0;  1 drivers
v0x1eeee50_0 .net *"_ivl_22", 0 0, L_0x1f16c90;  1 drivers
v0x1eeef30_0 .net *"_ivl_24", 0 0, L_0x1f16d00;  1 drivers
v0x1eef010_0 .net *"_ivl_28", 0 0, L_0x1f16f40;  1 drivers
v0x1eef0f0_0 .net *"_ivl_30", 0 0, L_0x1f16d70;  1 drivers
v0x1eef260_0 .net *"_ivl_34", 0 0, L_0x1f17270;  1 drivers
v0x1eef340_0 .net *"_ivl_36", 0 0, L_0x1f172e0;  1 drivers
v0x1eef420_0 .net *"_ivl_4", 0 0, L_0x1f16460;  1 drivers
v0x1eef500_0 .net *"_ivl_40", 0 0, L_0x1f17530;  1 drivers
v0x1eef5e0_0 .net *"_ivl_42", 0 0, L_0x1f16920;  1 drivers
v0x1eef6c0_0 .net *"_ivl_46", 0 0, L_0x1f176b0;  1 drivers
v0x1eef7a0_0 .net *"_ivl_48", 0 0, L_0x1f17930;  1 drivers
v0x1eef880_0 .net *"_ivl_6", 0 0, L_0x1f164f0;  1 drivers
v0x1eefa30_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eefbe0_0 .net "d0", 0 0, L_0x1eeea30;  1 drivers
v0x1eefc80_0 .net "d1", 0 0, L_0x1f18230;  1 drivers
v0x1eefd20_0 .net "d2", 0 0, L_0x1f18320;  1 drivers
v0x1eefdc0_0 .net "d3", 0 0, L_0x1f18410;  1 drivers
v0x1eefe60_0 .net "d4", 0 0, L_0x1f18610;  1 drivers
v0x1eeff00_0 .net "d5", 0 0, L_0x1f186b0;  1 drivers
v0x1eeffa0_0 .net "d6", 0 0, L_0x1f187a0;  1 drivers
v0x1ef0060_0 .net "d7", 0 0, L_0x1f18890;  1 drivers
v0x1ef0120_0 .net "en", 0 0, L_0x1f163d0;  1 drivers
v0x1ef01e0_0 .net "en_bar", 0 0, L_0x7f37efaa01c8;  alias, 1 drivers
v0x1ef02a0_0 .net "from_d0", 0 0, L_0x1f17870;  1 drivers
v0x1ef0340_0 .net "from_d1", 0 0, L_0x1f17760;  1 drivers
v0x1ef0410_0 .net "from_d2", 0 0, L_0x1f171e0;  1 drivers
v0x1ef04e0_0 .net "from_d3", 0 0, L_0x1f17080;  1 drivers
v0x1ef05b0_0 .net "from_d4", 0 0, L_0x1f16de0;  1 drivers
v0x1eef950_0 .net "from_d5", 0 0, L_0x1f16b30;  1 drivers
v0x1ef0860_0 .net "from_d6", 0 0, L_0x1f16750;  1 drivers
v0x1ef0930_0 .net "from_d7", 0 0, L_0x1f16560;  1 drivers
L_0x7f37efaa0210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ef0a00_0 .net "high", 0 0, L_0x7f37efaa0210;  1 drivers
v0x1ef0bb0_0 .net "q0", 0 0, v0x1eeb540_0;  1 drivers
v0x1ef0c50_0 .net "q1", 0 0, v0x1eebca0_0;  1 drivers
v0x1ef0cf0_0 .net "q2", 0 0, v0x1eec3f0_0;  1 drivers
v0x1ef0d90_0 .net "q3", 0 0, v0x1eecaf0_0;  1 drivers
v0x1ef0e60_0 .net "q4", 0 0, v0x1eed310_0;  1 drivers
v0x1ef0f30_0 .net "q5", 0 0, v0x1eed9b0_0;  1 drivers
v0x1ef1000_0 .net "q6", 0 0, v0x1eee040_0;  1 drivers
v0x1ef10d0_0 .net "q7", 0 0, v0x1eee720_0;  1 drivers
S_0x1eeaff0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17f70 .functor NOT 1, v0x1eeb540_0, C4<0>, C4<0>, C4<0>;
v0x1eeb2d0_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eeb3b0_0 .net "d", 0 0, L_0x1f17870;  alias, 1 drivers
v0x1eeb470_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eeb540_0 .var "q", 0 0;
v0x1eeb600_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
E_0x1eeb250 .event posedge, v0x1eeb2d0_0;
S_0x1eeb7b0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17ec0 .functor NOT 1, v0x1eebca0_0, C4<0>, C4<0>, C4<0>;
v0x1eeba30_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eebb00_0 .net "d", 0 0, L_0x1f17760;  alias, 1 drivers
v0x1eebba0_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eebca0_0 .var "q", 0 0;
v0x1eebd40_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
S_0x1eebec0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17e10 .functor NOT 1, v0x1eec3f0_0, C4<0>, C4<0>, C4<0>;
v0x1eec150_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eec240_0 .net "d", 0 0, L_0x1f171e0;  alias, 1 drivers
v0x1eec300_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eec3f0_0 .var "q", 0 0;
v0x1eec490_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
S_0x1eec670 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17d60 .functor NOT 1, v0x1eecaf0_0, C4<0>, C4<0>, C4<0>;
v0x1eec8d0_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eec990_0 .net "d", 0 0, L_0x1f17080;  alias, 1 drivers
v0x1eeca50_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eecaf0_0 .var "q", 0 0;
v0x1eecb90_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
S_0x1eecd20 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17cb0 .functor NOT 1, v0x1eed310_0, C4<0>, C4<0>, C4<0>;
v0x1eecfd0_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eed120_0 .net "d", 0 0, L_0x1f16de0;  alias, 1 drivers
v0x1eed1e0_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eed310_0 .var "q", 0 0;
v0x1eed3b0_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
S_0x1eed580 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17c40 .functor NOT 1, v0x1eed9b0_0, C4<0>, C4<0>, C4<0>;
v0x1eed790_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eed850_0 .net "d", 0 0, L_0x1f16b30;  alias, 1 drivers
v0x1eed910_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eed9b0_0 .var "q", 0 0;
v0x1eeda50_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
S_0x1eedb90 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17bd0 .functor NOT 1, v0x1eee040_0, C4<0>, C4<0>, C4<0>;
v0x1eeddf0_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eedeb0_0 .net "d", 0 0, L_0x1f16750;  alias, 1 drivers
v0x1eedf70_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eee040_0 .var "q", 0 0;
v0x1eee0e0_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
S_0x1eee270 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1eeab90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f17b60 .functor NOT 1, v0x1eee720_0, C4<0>, C4<0>, C4<0>;
v0x1eee4d0_0 .net "clk", 0 0, L_0x1f16220;  alias, 1 drivers
v0x1eee590_0 .net "d", 0 0, L_0x1f16560;  alias, 1 drivers
v0x1eee650_0 .net "en", 0 0, L_0x7f37efaa0210;  alias, 1 drivers
v0x1eee720_0 .var "q", 0 0;
v0x1eee7c0_0 .net8 "q_bar", 0 0, RS_0x7f37efafd068;  alias, 8 drivers
S_0x1ef1650 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1eea680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f16220 .functor OR 1, v0x1f0e0f0_0, L_0x1f148f0, C4<0>, C4<0>;
v0x1ef18a0_0 .net "a", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ef1960_0 .net "b", 0 0, L_0x1f148f0;  alias, 1 drivers
v0x1ef1a70_0 .net "y", 0 0, L_0x1f16220;  alias, 1 drivers
S_0x1ef2080 .scope module, "REGISTERB" "register_ab8" 20 50, 33 6 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1ef9590_0 .net "DATA_IN", 7 0, v0x1f0d930_0;  alias, 1 drivers
v0x1ef9680_0 .net "DATA_OUT", 7 0, L_0x1f1b520;  alias, 1 drivers
v0x1ef9720_0 .net "ENABLE_CLK", 0 0, L_0x1f148f0;  alias, 1 drivers
L_0x7f37efaa0258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ef97c0_0 .net "LOW", 0 0, L_0x7f37efaa0258;  1 drivers
v0x1ef98b0_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ef99a0_0 .net "W1", 0 0, L_0x1f19060;  1 drivers
S_0x1ef22d0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1ef2080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1f190d0 .functor NOT 1, L_0x7f37efaa0258, C4<0>, C4<0>, C4<0>;
v0x1ef2740_0 .net "CLK", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef8ca0_0 .net "D", 7 0, v0x1f0d930_0;  alias, 1 drivers
v0x1ef8d80_0 .net "EN", 0 0, L_0x1f190d0;  1 drivers
v0x1ef8e50_0 .net "EN_BAR", 0 0, L_0x7f37efaa0258;  alias, 1 drivers
v0x1ef8f20_0 .net "Q", 7 0, L_0x1f1b520;  alias, 1 drivers
L_0x1ef6430 .part v0x1f0d930_0, 0, 1;
L_0x1f1ad80 .part v0x1f0d930_0, 1, 1;
L_0x1f1ae70 .part v0x1f0d930_0, 2, 1;
L_0x1f1af60 .part v0x1f0d930_0, 3, 1;
L_0x1f1b160 .part v0x1f0d930_0, 4, 1;
L_0x1f1b200 .part v0x1f0d930_0, 5, 1;
L_0x1f1b2f0 .part v0x1f0d930_0, 6, 1;
L_0x1f1b3e0 .part v0x1f0d930_0, 7, 1;
LS_0x1f1b520_0_0 .concat8 [ 1 1 1 1], v0x1ef2f40_0, v0x1ef36a0_0, v0x1ef3df0_0, v0x1ef44f0_0;
LS_0x1f1b520_0_4 .concat8 [ 1 1 1 1], v0x1ef4d10_0, v0x1ef53b0_0, v0x1ef5a40_0, v0x1ef6120_0;
L_0x1f1b520 .concat8 [ 4 4 0 0], LS_0x1f1b520_0_0, LS_0x1f1b520_0_4;
S_0x1ef2540 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1ef22d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1f191d0 .functor NOT 1, L_0x7f37efaa0258, C4<0>, C4<0>, C4<0>;
L_0x1f19260 .functor AND 1, L_0x1f1b3e0, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f192f0 .functor AND 1, L_0x7f37efaa0258, v0x1ef6120_0, C4<1>, C4<1>;
L_0x1f19360 .functor OR 1, L_0x1f19260, L_0x1f192f0, C4<0>, C4<0>;
L_0x1f193d0 .functor AND 1, L_0x1f1b2f0, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f19440 .functor AND 1, L_0x7f37efaa0258, v0x1ef5a40_0, C4<1>, C4<1>;
L_0x1f194b0 .functor OR 1, L_0x1f193d0, L_0x1f19440, C4<0>, C4<0>;
L_0x1f19520 .functor AND 1, L_0x1f1b200, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f19620 .functor AND 1, L_0x7f37efaa0258, v0x1ef53b0_0, C4<1>, C4<1>;
L_0x1f19140 .functor OR 1, L_0x1f19520, L_0x1f19620, C4<0>, C4<0>;
L_0x1f19840 .functor AND 1, L_0x1f1b160, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f198b0 .functor AND 1, L_0x7f37efaa0258, v0x1ef4d10_0, C4<1>, C4<1>;
L_0x1f19990 .functor OR 1, L_0x1f19840, L_0x1f198b0, C4<0>, C4<0>;
L_0x1f19af0 .functor AND 1, L_0x1f1af60, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f19920 .functor AND 1, L_0x7f37efaa0258, v0x1ef44f0_0, C4<1>, C4<1>;
L_0x1f19bb0 .functor OR 1, L_0x1f19af0, L_0x1f19920, C4<0>, C4<0>;
L_0x1f19da0 .functor AND 1, L_0x1f1ae70, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f19e10 .functor AND 1, L_0x7f37efaa0258, v0x1ef3df0_0, C4<1>, C4<1>;
L_0x1f19d10 .functor OR 1, L_0x1f19da0, L_0x1f19e10, C4<0>, C4<0>;
L_0x1f1a060 .functor AND 1, L_0x1f1ad80, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f19590 .functor AND 1, L_0x7f37efaa0258, v0x1ef36a0_0, C4<1>, C4<1>;
L_0x1f1a290 .functor OR 1, L_0x1f1a060, L_0x1f19590, C4<0>, C4<0>;
L_0x1f1a1e0 .functor AND 1, L_0x1ef6430, L_0x1f191d0, C4<1>, C4<1>;
L_0x1f1a460 .functor AND 1, L_0x7f37efaa0258, v0x1ef2f40_0, C4<1>, C4<1>;
L_0x1f1a3a0 .functor OR 1, L_0x1f1a1e0, L_0x1f1a460, C4<0>, C4<0>;
RS_0x7f37efafe628 .resolv tri, L_0x1f1a690, L_0x1f1a700, L_0x1f1a770, L_0x1f1a800, L_0x1f1a8b0, L_0x1f1a960, L_0x1f1aa10, L_0x1f1aac0;
v0x1ef6350_0 .net8 "NOTHING", 0 0, RS_0x7f37efafe628;  8 drivers
v0x1ef6520_0 .net *"_ivl_10", 0 0, L_0x1f193d0;  1 drivers
v0x1ef65c0_0 .net *"_ivl_12", 0 0, L_0x1f19440;  1 drivers
v0x1ef6660_0 .net *"_ivl_16", 0 0, L_0x1f19520;  1 drivers
v0x1ef6720_0 .net *"_ivl_18", 0 0, L_0x1f19620;  1 drivers
v0x1ef6850_0 .net *"_ivl_22", 0 0, L_0x1f19840;  1 drivers
v0x1ef6930_0 .net *"_ivl_24", 0 0, L_0x1f198b0;  1 drivers
v0x1ef6a10_0 .net *"_ivl_28", 0 0, L_0x1f19af0;  1 drivers
v0x1ef6af0_0 .net *"_ivl_30", 0 0, L_0x1f19920;  1 drivers
v0x1ef6c60_0 .net *"_ivl_34", 0 0, L_0x1f19da0;  1 drivers
v0x1ef6d40_0 .net *"_ivl_36", 0 0, L_0x1f19e10;  1 drivers
v0x1ef6e20_0 .net *"_ivl_4", 0 0, L_0x1f19260;  1 drivers
v0x1ef6f00_0 .net *"_ivl_40", 0 0, L_0x1f1a060;  1 drivers
v0x1ef6fe0_0 .net *"_ivl_42", 0 0, L_0x1f19590;  1 drivers
v0x1ef70c0_0 .net *"_ivl_46", 0 0, L_0x1f1a1e0;  1 drivers
v0x1ef71a0_0 .net *"_ivl_48", 0 0, L_0x1f1a460;  1 drivers
v0x1ef7280_0 .net *"_ivl_6", 0 0, L_0x1f192f0;  1 drivers
v0x1ef7430_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef75e0_0 .net "d0", 0 0, L_0x1ef6430;  1 drivers
v0x1ef7680_0 .net "d1", 0 0, L_0x1f1ad80;  1 drivers
v0x1ef7720_0 .net "d2", 0 0, L_0x1f1ae70;  1 drivers
v0x1ef77c0_0 .net "d3", 0 0, L_0x1f1af60;  1 drivers
v0x1ef7860_0 .net "d4", 0 0, L_0x1f1b160;  1 drivers
v0x1ef7900_0 .net "d5", 0 0, L_0x1f1b200;  1 drivers
v0x1ef79a0_0 .net "d6", 0 0, L_0x1f1b2f0;  1 drivers
v0x1ef7a60_0 .net "d7", 0 0, L_0x1f1b3e0;  1 drivers
v0x1ef7b20_0 .net "en", 0 0, L_0x1f191d0;  1 drivers
v0x1ef7be0_0 .net "en_bar", 0 0, L_0x7f37efaa0258;  alias, 1 drivers
v0x1ef7ca0_0 .net "from_d0", 0 0, L_0x1f1a3a0;  1 drivers
v0x1ef7d40_0 .net "from_d1", 0 0, L_0x1f1a290;  1 drivers
v0x1ef7e10_0 .net "from_d2", 0 0, L_0x1f19d10;  1 drivers
v0x1ef7ee0_0 .net "from_d3", 0 0, L_0x1f19bb0;  1 drivers
v0x1ef7fb0_0 .net "from_d4", 0 0, L_0x1f19990;  1 drivers
v0x1ef7350_0 .net "from_d5", 0 0, L_0x1f19140;  1 drivers
v0x1ef8260_0 .net "from_d6", 0 0, L_0x1f194b0;  1 drivers
v0x1ef8330_0 .net "from_d7", 0 0, L_0x1f19360;  1 drivers
L_0x7f37efaa02a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ef8400_0 .net "high", 0 0, L_0x7f37efaa02a0;  1 drivers
v0x1ef85b0_0 .net "q0", 0 0, v0x1ef2f40_0;  1 drivers
v0x1ef8650_0 .net "q1", 0 0, v0x1ef36a0_0;  1 drivers
v0x1ef86f0_0 .net "q2", 0 0, v0x1ef3df0_0;  1 drivers
v0x1ef8790_0 .net "q3", 0 0, v0x1ef44f0_0;  1 drivers
v0x1ef8860_0 .net "q4", 0 0, v0x1ef4d10_0;  1 drivers
v0x1ef8930_0 .net "q5", 0 0, v0x1ef53b0_0;  1 drivers
v0x1ef8a00_0 .net "q6", 0 0, v0x1ef5a40_0;  1 drivers
v0x1ef8ad0_0 .net "q7", 0 0, v0x1ef6120_0;  1 drivers
S_0x1ef29a0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1aac0 .functor NOT 1, v0x1ef2f40_0, C4<0>, C4<0>, C4<0>;
v0x1ef2cd0_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef2db0_0 .net "d", 0 0, L_0x1f1a3a0;  alias, 1 drivers
v0x1ef2e70_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef2f40_0 .var "q", 0 0;
v0x1ef3000_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
E_0x1ef2c50 .event posedge, v0x1ef2cd0_0;
S_0x1ef31b0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1aa10 .functor NOT 1, v0x1ef36a0_0, C4<0>, C4<0>, C4<0>;
v0x1ef3430_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef3500_0 .net "d", 0 0, L_0x1f1a290;  alias, 1 drivers
v0x1ef35a0_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef36a0_0 .var "q", 0 0;
v0x1ef3740_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
S_0x1ef38c0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1a960 .functor NOT 1, v0x1ef3df0_0, C4<0>, C4<0>, C4<0>;
v0x1ef3b50_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef3c40_0 .net "d", 0 0, L_0x1f19d10;  alias, 1 drivers
v0x1ef3d00_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef3df0_0 .var "q", 0 0;
v0x1ef3e90_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
S_0x1ef4070 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1a8b0 .functor NOT 1, v0x1ef44f0_0, C4<0>, C4<0>, C4<0>;
v0x1ef42d0_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef4390_0 .net "d", 0 0, L_0x1f19bb0;  alias, 1 drivers
v0x1ef4450_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef44f0_0 .var "q", 0 0;
v0x1ef4590_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
S_0x1ef4720 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1a800 .functor NOT 1, v0x1ef4d10_0, C4<0>, C4<0>, C4<0>;
v0x1ef49d0_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef4b20_0 .net "d", 0 0, L_0x1f19990;  alias, 1 drivers
v0x1ef4be0_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef4d10_0 .var "q", 0 0;
v0x1ef4db0_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
S_0x1ef4f80 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1a770 .functor NOT 1, v0x1ef53b0_0, C4<0>, C4<0>, C4<0>;
v0x1ef5190_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef5250_0 .net "d", 0 0, L_0x1f19140;  alias, 1 drivers
v0x1ef5310_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef53b0_0 .var "q", 0 0;
v0x1ef5450_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
S_0x1ef5590 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1a700 .functor NOT 1, v0x1ef5a40_0, C4<0>, C4<0>, C4<0>;
v0x1ef57f0_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef58b0_0 .net "d", 0 0, L_0x1f194b0;  alias, 1 drivers
v0x1ef5970_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef5a40_0 .var "q", 0 0;
v0x1ef5ae0_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
S_0x1ef5c70 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1ef2540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1a690 .functor NOT 1, v0x1ef6120_0, C4<0>, C4<0>, C4<0>;
v0x1ef5ed0_0 .net "clk", 0 0, L_0x1f19060;  alias, 1 drivers
v0x1ef5f90_0 .net "d", 0 0, L_0x1f19360;  alias, 1 drivers
v0x1ef6050_0 .net "en", 0 0, L_0x7f37efaa02a0;  alias, 1 drivers
v0x1ef6120_0 .var "q", 0 0;
v0x1ef61c0_0 .net8 "q_bar", 0 0, RS_0x7f37efafe628;  alias, 8 drivers
S_0x1ef9050 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1ef2080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f19060 .functor OR 1, v0x1f0e0f0_0, L_0x1f148f0, C4<0>, C4<0>;
v0x1ef92a0_0 .net "a", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1ef9360_0 .net "b", 0 0, L_0x1f148f0;  alias, 1 drivers
v0x1ef94b0_0 .net "y", 0 0, L_0x1f19060;  alias, 1 drivers
S_0x1ef9aa0 .scope module, "TEMP_REGISTER_A" "register_ab8" 20 58, 33 6 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1f00f20_0 .net "DATA_IN", 7 0, L_0x1f2f2e0;  alias, 1 drivers
v0x1f01070_0 .net "DATA_OUT", 7 0, L_0x1f1e060;  alias, 1 drivers
v0x1f01130_0 .net "ENABLE_CLK", 0 0, L_0x1f1e660;  1 drivers
L_0x7f37efaa02e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f01200_0 .net "LOW", 0 0, L_0x7f37efaa02e8;  1 drivers
v0x1f012f0_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1f013e0_0 .net "W1", 0 0, L_0x1f1bb20;  1 drivers
S_0x1ef9cf0 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1ef9aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1f1bb90 .functor NOT 1, L_0x7f37efaa02e8, C4<0>, C4<0>, C4<0>;
v0x1efa160_0 .net "CLK", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1f006c0_0 .net "D", 7 0, L_0x1f2f2e0;  alias, 1 drivers
v0x1f00780_0 .net "EN", 0 0, L_0x1f1bb90;  1 drivers
v0x1f00850_0 .net "EN_BAR", 0 0, L_0x7f37efaa02e8;  alias, 1 drivers
v0x1f00920_0 .net "Q", 7 0, L_0x1f1e060;  alias, 1 drivers
L_0x1efde50 .part L_0x1f2f2e0, 0, 1;
L_0x1f1d9d0 .part L_0x1f2f2e0, 1, 1;
L_0x1f1da70 .part L_0x1f2f2e0, 2, 1;
L_0x1f1db60 .part L_0x1f2f2e0, 3, 1;
L_0x1f1dc50 .part L_0x1f2f2e0, 4, 1;
L_0x1f1dd40 .part L_0x1f2f2e0, 5, 1;
L_0x1f1de30 .part L_0x1f2f2e0, 6, 1;
L_0x1f1df20 .part L_0x1f2f2e0, 7, 1;
LS_0x1f1e060_0_0 .concat8 [ 1 1 1 1], v0x1efa960_0, v0x1efb0c0_0, v0x1efb810_0, v0x1efbf10_0;
LS_0x1f1e060_0_4 .concat8 [ 1 1 1 1], v0x1efc730_0, v0x1efcdd0_0, v0x1efd460_0, v0x1efdb40_0;
L_0x1f1e060 .concat8 [ 4 4 0 0], LS_0x1f1e060_0_0, LS_0x1f1e060_0_4;
S_0x1ef9f60 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1ef9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1f1bc90 .functor NOT 1, L_0x7f37efaa02e8, C4<0>, C4<0>, C4<0>;
L_0x1f1bd20 .functor AND 1, L_0x1f1df20, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1bdb0 .functor AND 1, L_0x7f37efaa02e8, v0x1efdb40_0, C4<1>, C4<1>;
L_0x1f1be20 .functor OR 1, L_0x1f1bd20, L_0x1f1bdb0, C4<0>, C4<0>;
L_0x1f1be90 .functor AND 1, L_0x1f1de30, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1bf00 .functor AND 1, L_0x7f37efaa02e8, v0x1efd460_0, C4<1>, C4<1>;
L_0x1f1bf70 .functor OR 1, L_0x1f1be90, L_0x1f1bf00, C4<0>, C4<0>;
L_0x1f1bfe0 .functor AND 1, L_0x1f1dd40, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1c0e0 .functor AND 1, L_0x7f37efaa02e8, v0x1efcdd0_0, C4<1>, C4<1>;
L_0x1f1c260 .functor OR 1, L_0x1f1bfe0, L_0x1f1c0e0, C4<0>, C4<0>;
L_0x1f1c3c0 .functor AND 1, L_0x1f1dc50, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1c430 .functor AND 1, L_0x7f37efaa02e8, v0x1efc730_0, C4<1>, C4<1>;
L_0x1f1c510 .functor OR 1, L_0x1f1c3c0, L_0x1f1c430, C4<0>, C4<0>;
L_0x1f1c670 .functor AND 1, L_0x1f1db60, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1c4a0 .functor AND 1, L_0x7f37efaa02e8, v0x1efbf10_0, C4<1>, C4<1>;
L_0x1f1c730 .functor OR 1, L_0x1f1c670, L_0x1f1c4a0, C4<0>, C4<0>;
L_0x1f1c920 .functor AND 1, L_0x1f1da70, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1c990 .functor AND 1, L_0x7f37efaa02e8, v0x1efb810_0, C4<1>, C4<1>;
L_0x1f1c890 .functor OR 1, L_0x1f1c920, L_0x1f1c990, C4<0>, C4<0>;
L_0x1f1cbe0 .functor AND 1, L_0x1f1d9d0, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1c050 .functor AND 1, L_0x7f37efaa02e8, v0x1efb0c0_0, C4<1>, C4<1>;
L_0x1f1ce10 .functor OR 1, L_0x1f1cbe0, L_0x1f1c050, C4<0>, C4<0>;
L_0x1f1cd60 .functor AND 1, L_0x1efde50, L_0x1f1bc90, C4<1>, C4<1>;
L_0x1f1cfe0 .functor AND 1, L_0x7f37efaa02e8, v0x1efa960_0, C4<1>, C4<1>;
L_0x1f1cf20 .functor OR 1, L_0x1f1cd60, L_0x1f1cfe0, C4<0>, C4<0>;
RS_0x7f37efaffbe8 .resolv tri, L_0x1f1d210, L_0x1f1d280, L_0x1f1d2f0, L_0x1f1d360, L_0x1f1d410, L_0x1f1d4c0, L_0x1f1d570, L_0x1f1d620;
v0x1efdd70_0 .net8 "NOTHING", 0 0, RS_0x7f37efaffbe8;  8 drivers
v0x1efdf40_0 .net *"_ivl_10", 0 0, L_0x1f1be90;  1 drivers
v0x1efdfe0_0 .net *"_ivl_12", 0 0, L_0x1f1bf00;  1 drivers
v0x1efe080_0 .net *"_ivl_16", 0 0, L_0x1f1bfe0;  1 drivers
v0x1efe140_0 .net *"_ivl_18", 0 0, L_0x1f1c0e0;  1 drivers
v0x1efe270_0 .net *"_ivl_22", 0 0, L_0x1f1c3c0;  1 drivers
v0x1efe350_0 .net *"_ivl_24", 0 0, L_0x1f1c430;  1 drivers
v0x1efe430_0 .net *"_ivl_28", 0 0, L_0x1f1c670;  1 drivers
v0x1efe510_0 .net *"_ivl_30", 0 0, L_0x1f1c4a0;  1 drivers
v0x1efe680_0 .net *"_ivl_34", 0 0, L_0x1f1c920;  1 drivers
v0x1efe760_0 .net *"_ivl_36", 0 0, L_0x1f1c990;  1 drivers
v0x1efe840_0 .net *"_ivl_4", 0 0, L_0x1f1bd20;  1 drivers
v0x1efe920_0 .net *"_ivl_40", 0 0, L_0x1f1cbe0;  1 drivers
v0x1efea00_0 .net *"_ivl_42", 0 0, L_0x1f1c050;  1 drivers
v0x1efeae0_0 .net *"_ivl_46", 0 0, L_0x1f1cd60;  1 drivers
v0x1efebc0_0 .net *"_ivl_48", 0 0, L_0x1f1cfe0;  1 drivers
v0x1efeca0_0 .net *"_ivl_6", 0 0, L_0x1f1bdb0;  1 drivers
v0x1efee50_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1eff000_0 .net "d0", 0 0, L_0x1efde50;  1 drivers
v0x1eff0a0_0 .net "d1", 0 0, L_0x1f1d9d0;  1 drivers
v0x1eff140_0 .net "d2", 0 0, L_0x1f1da70;  1 drivers
v0x1eff1e0_0 .net "d3", 0 0, L_0x1f1db60;  1 drivers
v0x1eff280_0 .net "d4", 0 0, L_0x1f1dc50;  1 drivers
v0x1eff320_0 .net "d5", 0 0, L_0x1f1dd40;  1 drivers
v0x1eff3c0_0 .net "d6", 0 0, L_0x1f1de30;  1 drivers
v0x1eff480_0 .net "d7", 0 0, L_0x1f1df20;  1 drivers
v0x1eff540_0 .net "en", 0 0, L_0x1f1bc90;  1 drivers
v0x1eff600_0 .net "en_bar", 0 0, L_0x7f37efaa02e8;  alias, 1 drivers
v0x1eff6c0_0 .net "from_d0", 0 0, L_0x1f1cf20;  1 drivers
v0x1eff760_0 .net "from_d1", 0 0, L_0x1f1ce10;  1 drivers
v0x1eff830_0 .net "from_d2", 0 0, L_0x1f1c890;  1 drivers
v0x1eff900_0 .net "from_d3", 0 0, L_0x1f1c730;  1 drivers
v0x1eff9d0_0 .net "from_d4", 0 0, L_0x1f1c510;  1 drivers
v0x1efed70_0 .net "from_d5", 0 0, L_0x1f1c260;  1 drivers
v0x1effc80_0 .net "from_d6", 0 0, L_0x1f1bf70;  1 drivers
v0x1effd50_0 .net "from_d7", 0 0, L_0x1f1be20;  1 drivers
L_0x7f37efaa0330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1effe20_0 .net "high", 0 0, L_0x7f37efaa0330;  1 drivers
v0x1efffd0_0 .net "q0", 0 0, v0x1efa960_0;  1 drivers
v0x1f00070_0 .net "q1", 0 0, v0x1efb0c0_0;  1 drivers
v0x1f00110_0 .net "q2", 0 0, v0x1efb810_0;  1 drivers
v0x1f001b0_0 .net "q3", 0 0, v0x1efbf10_0;  1 drivers
v0x1f00280_0 .net "q4", 0 0, v0x1efc730_0;  1 drivers
v0x1f00350_0 .net "q5", 0 0, v0x1efcdd0_0;  1 drivers
v0x1f00420_0 .net "q6", 0 0, v0x1efd460_0;  1 drivers
v0x1f004f0_0 .net "q7", 0 0, v0x1efdb40_0;  1 drivers
S_0x1efa3c0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d620 .functor NOT 1, v0x1efa960_0, C4<0>, C4<0>, C4<0>;
v0x1efa6f0_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efa7d0_0 .net "d", 0 0, L_0x1f1cf20;  alias, 1 drivers
v0x1efa890_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efa960_0 .var "q", 0 0;
v0x1efaa20_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
E_0x1efa670 .event posedge, v0x1efa6f0_0;
S_0x1efabd0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d570 .functor NOT 1, v0x1efb0c0_0, C4<0>, C4<0>, C4<0>;
v0x1efae50_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efaf20_0 .net "d", 0 0, L_0x1f1ce10;  alias, 1 drivers
v0x1efafc0_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efb0c0_0 .var "q", 0 0;
v0x1efb160_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
S_0x1efb2e0 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d4c0 .functor NOT 1, v0x1efb810_0, C4<0>, C4<0>, C4<0>;
v0x1efb570_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efb660_0 .net "d", 0 0, L_0x1f1c890;  alias, 1 drivers
v0x1efb720_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efb810_0 .var "q", 0 0;
v0x1efb8b0_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
S_0x1efba90 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d410 .functor NOT 1, v0x1efbf10_0, C4<0>, C4<0>, C4<0>;
v0x1efbcf0_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efbdb0_0 .net "d", 0 0, L_0x1f1c730;  alias, 1 drivers
v0x1efbe70_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efbf10_0 .var "q", 0 0;
v0x1efbfb0_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
S_0x1efc140 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d360 .functor NOT 1, v0x1efc730_0, C4<0>, C4<0>, C4<0>;
v0x1efc3f0_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efc540_0 .net "d", 0 0, L_0x1f1c510;  alias, 1 drivers
v0x1efc600_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efc730_0 .var "q", 0 0;
v0x1efc7d0_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
S_0x1efc9a0 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d2f0 .functor NOT 1, v0x1efcdd0_0, C4<0>, C4<0>, C4<0>;
v0x1efcbb0_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efcc70_0 .net "d", 0 0, L_0x1f1c260;  alias, 1 drivers
v0x1efcd30_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efcdd0_0 .var "q", 0 0;
v0x1efce70_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
S_0x1efcfb0 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d280 .functor NOT 1, v0x1efd460_0, C4<0>, C4<0>, C4<0>;
v0x1efd210_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efd2d0_0 .net "d", 0 0, L_0x1f1bf70;  alias, 1 drivers
v0x1efd390_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efd460_0 .var "q", 0 0;
v0x1efd500_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
S_0x1efd690 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1ef9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1d210 .functor NOT 1, v0x1efdb40_0, C4<0>, C4<0>, C4<0>;
v0x1efd8f0_0 .net "clk", 0 0, L_0x1f1bb20;  alias, 1 drivers
v0x1efd9b0_0 .net "d", 0 0, L_0x1f1be20;  alias, 1 drivers
v0x1efda70_0 .net "en", 0 0, L_0x7f37efaa0330;  alias, 1 drivers
v0x1efdb40_0 .var "q", 0 0;
v0x1efdbe0_0 .net8 "q_bar", 0 0, RS_0x7f37efaffbe8;  alias, 8 drivers
S_0x1f00a50 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1ef9aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f1bb20 .functor OR 1, v0x1f0e0f0_0, L_0x1f1e660, C4<0>, C4<0>;
v0x1f00ca0_0 .net "a", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1f00d60_0 .net "b", 0 0, L_0x1f1e660;  alias, 1 drivers
v0x1f00e20_0 .net "y", 0 0, L_0x1f1bb20;  alias, 1 drivers
S_0x1f014c0 .scope module, "TEMP_REGISTER_B" "register_ab8" 20 66, 33 6 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x1f08940_0 .net "DATA_IN", 7 0, L_0x1f2f2e0;  alias, 1 drivers
v0x1f08a00_0 .net "DATA_OUT", 7 0, L_0x1f20d10;  alias, 1 drivers
v0x1f08b10_0 .net "ENABLE_CLK", 0 0, L_0x1f21310;  1 drivers
L_0x7f37efaa0378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f08be0_0 .net "LOW", 0 0, L_0x7f37efaa0378;  1 drivers
v0x1f08cd0_0 .net "SYSTEM_CLK", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1f08dc0_0 .net "W1", 0 0, L_0x1f1e700;  1 drivers
S_0x1f01710 .scope module, "DFFS" "ta377_bar" 33 28, 34 7 0, S_0x1f014c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x1f1e770 .functor NOT 1, L_0x7f37efaa0378, C4<0>, C4<0>, C4<0>;
v0x1f01b80_0 .net "CLK", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f080e0_0 .net "D", 7 0, L_0x1f2f2e0;  alias, 1 drivers
v0x1f081a0_0 .net "EN", 0 0, L_0x1f1e770;  1 drivers
v0x1f08270_0 .net "EN_BAR", 0 0, L_0x7f37efaa0378;  alias, 1 drivers
v0x1f08340_0 .net "Q", 7 0, L_0x1f20d10;  alias, 1 drivers
L_0x1f05870 .part L_0x1f2f2e0, 0, 1;
L_0x1f1d8e0 .part L_0x1f2f2e0, 1, 1;
L_0x1f20720 .part L_0x1f2f2e0, 2, 1;
L_0x1f20810 .part L_0x1f2f2e0, 3, 1;
L_0x1f20900 .part L_0x1f2f2e0, 4, 1;
L_0x1f209f0 .part L_0x1f2f2e0, 5, 1;
L_0x1f20ae0 .part L_0x1f2f2e0, 6, 1;
L_0x1f20bd0 .part L_0x1f2f2e0, 7, 1;
LS_0x1f20d10_0_0 .concat8 [ 1 1 1 1], v0x1f02380_0, v0x1f02ae0_0, v0x1f03230_0, v0x1f03930_0;
LS_0x1f20d10_0_4 .concat8 [ 1 1 1 1], v0x1f04150_0, v0x1f047f0_0, v0x1f04e80_0, v0x1f05560_0;
L_0x1f20d10 .concat8 [ 4 4 0 0], LS_0x1f20d10_0_0, LS_0x1f20d10_0_4;
S_0x1f01980 .scope module, "U1" "jeff_74x377" 34 18, 35 6 0, S_0x1f01710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x1f1e890 .functor NOT 1, L_0x7f37efaa0378, C4<0>, C4<0>, C4<0>;
L_0x1f1e920 .functor AND 1, L_0x1f20bd0, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1e9b0 .functor AND 1, L_0x7f37efaa0378, v0x1f05560_0, C4<1>, C4<1>;
L_0x1f1ea20 .functor OR 1, L_0x1f1e920, L_0x1f1e9b0, C4<0>, C4<0>;
L_0x1f1ea90 .functor AND 1, L_0x1f20ae0, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1eb00 .functor AND 1, L_0x7f37efaa0378, v0x1f04e80_0, C4<1>, C4<1>;
L_0x1f1eb70 .functor OR 1, L_0x1f1ea90, L_0x1f1eb00, C4<0>, C4<0>;
L_0x1f1ec30 .functor AND 1, L_0x1f209f0, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1ed30 .functor AND 1, L_0x7f37efaa0378, v0x1f047f0_0, C4<1>, C4<1>;
L_0x1f1eeb0 .functor OR 1, L_0x1f1ec30, L_0x1f1ed30, C4<0>, C4<0>;
L_0x1f1f010 .functor AND 1, L_0x1f20900, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1f080 .functor AND 1, L_0x7f37efaa0378, v0x1f04150_0, C4<1>, C4<1>;
L_0x1f1f160 .functor OR 1, L_0x1f1f010, L_0x1f1f080, C4<0>, C4<0>;
L_0x1f1f2c0 .functor AND 1, L_0x1f20810, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1f0f0 .functor AND 1, L_0x7f37efaa0378, v0x1f03930_0, C4<1>, C4<1>;
L_0x1f1f380 .functor OR 1, L_0x1f1f2c0, L_0x1f1f0f0, C4<0>, C4<0>;
L_0x1f1f570 .functor AND 1, L_0x1f20720, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1f5e0 .functor AND 1, L_0x7f37efaa0378, v0x1f03230_0, C4<1>, C4<1>;
L_0x1f1f4e0 .functor OR 1, L_0x1f1f570, L_0x1f1f5e0, C4<0>, C4<0>;
L_0x1f1f830 .functor AND 1, L_0x1f1d8e0, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1eca0 .functor AND 1, L_0x7f37efaa0378, v0x1f02ae0_0, C4<1>, C4<1>;
L_0x1f1fa60 .functor OR 1, L_0x1f1f830, L_0x1f1eca0, C4<0>, C4<0>;
L_0x1f1f9b0 .functor AND 1, L_0x1f05870, L_0x1f1e890, C4<1>, C4<1>;
L_0x1f1fc30 .functor AND 1, L_0x7f37efaa0378, v0x1f02380_0, C4<1>, C4<1>;
L_0x1f1fb70 .functor OR 1, L_0x1f1f9b0, L_0x1f1fc30, C4<0>, C4<0>;
RS_0x7f37efb011a8 .resolv tri, L_0x1f1fe60, L_0x1f1fed0, L_0x1f1ff40, L_0x1f1ffb0, L_0x1f20060, L_0x1f20110, L_0x1f201c0, L_0x1f20270;
v0x1f05790_0 .net8 "NOTHING", 0 0, RS_0x7f37efb011a8;  8 drivers
v0x1f05960_0 .net *"_ivl_10", 0 0, L_0x1f1ea90;  1 drivers
v0x1f05a00_0 .net *"_ivl_12", 0 0, L_0x1f1eb00;  1 drivers
v0x1f05aa0_0 .net *"_ivl_16", 0 0, L_0x1f1ec30;  1 drivers
v0x1f05b60_0 .net *"_ivl_18", 0 0, L_0x1f1ed30;  1 drivers
v0x1f05c90_0 .net *"_ivl_22", 0 0, L_0x1f1f010;  1 drivers
v0x1f05d70_0 .net *"_ivl_24", 0 0, L_0x1f1f080;  1 drivers
v0x1f05e50_0 .net *"_ivl_28", 0 0, L_0x1f1f2c0;  1 drivers
v0x1f05f30_0 .net *"_ivl_30", 0 0, L_0x1f1f0f0;  1 drivers
v0x1f060a0_0 .net *"_ivl_34", 0 0, L_0x1f1f570;  1 drivers
v0x1f06180_0 .net *"_ivl_36", 0 0, L_0x1f1f5e0;  1 drivers
v0x1f06260_0 .net *"_ivl_4", 0 0, L_0x1f1e920;  1 drivers
v0x1f06340_0 .net *"_ivl_40", 0 0, L_0x1f1f830;  1 drivers
v0x1f06420_0 .net *"_ivl_42", 0 0, L_0x1f1eca0;  1 drivers
v0x1f06500_0 .net *"_ivl_46", 0 0, L_0x1f1f9b0;  1 drivers
v0x1f065e0_0 .net *"_ivl_48", 0 0, L_0x1f1fc30;  1 drivers
v0x1f066c0_0 .net *"_ivl_6", 0 0, L_0x1f1e9b0;  1 drivers
v0x1f06870_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f06a20_0 .net "d0", 0 0, L_0x1f05870;  1 drivers
v0x1f06ac0_0 .net "d1", 0 0, L_0x1f1d8e0;  1 drivers
v0x1f06b60_0 .net "d2", 0 0, L_0x1f20720;  1 drivers
v0x1f06c00_0 .net "d3", 0 0, L_0x1f20810;  1 drivers
v0x1f06ca0_0 .net "d4", 0 0, L_0x1f20900;  1 drivers
v0x1f06d40_0 .net "d5", 0 0, L_0x1f209f0;  1 drivers
v0x1f06de0_0 .net "d6", 0 0, L_0x1f20ae0;  1 drivers
v0x1f06ea0_0 .net "d7", 0 0, L_0x1f20bd0;  1 drivers
v0x1f06f60_0 .net "en", 0 0, L_0x1f1e890;  1 drivers
v0x1f07020_0 .net "en_bar", 0 0, L_0x7f37efaa0378;  alias, 1 drivers
v0x1f070e0_0 .net "from_d0", 0 0, L_0x1f1fb70;  1 drivers
v0x1f07180_0 .net "from_d1", 0 0, L_0x1f1fa60;  1 drivers
v0x1f07250_0 .net "from_d2", 0 0, L_0x1f1f4e0;  1 drivers
v0x1f07320_0 .net "from_d3", 0 0, L_0x1f1f380;  1 drivers
v0x1f073f0_0 .net "from_d4", 0 0, L_0x1f1f160;  1 drivers
v0x1f06790_0 .net "from_d5", 0 0, L_0x1f1eeb0;  1 drivers
v0x1f076a0_0 .net "from_d6", 0 0, L_0x1f1eb70;  1 drivers
v0x1f07770_0 .net "from_d7", 0 0, L_0x1f1ea20;  1 drivers
L_0x7f37efaa03c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1f07840_0 .net "high", 0 0, L_0x7f37efaa03c0;  1 drivers
v0x1f079f0_0 .net "q0", 0 0, v0x1f02380_0;  1 drivers
v0x1f07a90_0 .net "q1", 0 0, v0x1f02ae0_0;  1 drivers
v0x1f07b30_0 .net "q2", 0 0, v0x1f03230_0;  1 drivers
v0x1f07bd0_0 .net "q3", 0 0, v0x1f03930_0;  1 drivers
v0x1f07ca0_0 .net "q4", 0 0, v0x1f04150_0;  1 drivers
v0x1f07d70_0 .net "q5", 0 0, v0x1f047f0_0;  1 drivers
v0x1f07e40_0 .net "q6", 0 0, v0x1f04e80_0;  1 drivers
v0x1f07f10_0 .net "q7", 0 0, v0x1f05560_0;  1 drivers
S_0x1f01de0 .scope module, "DFF0" "d_flip_flop" 35 62, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f20270 .functor NOT 1, v0x1f02380_0, C4<0>, C4<0>, C4<0>;
v0x1f02110_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f021f0_0 .net "d", 0 0, L_0x1f1fb70;  alias, 1 drivers
v0x1f022b0_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f02380_0 .var "q", 0 0;
v0x1f02440_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
E_0x1f02090 .event posedge, v0x1f02110_0;
S_0x1f025f0 .scope module, "DFF1" "d_flip_flop" 35 61, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f201c0 .functor NOT 1, v0x1f02ae0_0, C4<0>, C4<0>, C4<0>;
v0x1f02870_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f02940_0 .net "d", 0 0, L_0x1f1fa60;  alias, 1 drivers
v0x1f029e0_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f02ae0_0 .var "q", 0 0;
v0x1f02b80_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
S_0x1f02d00 .scope module, "DFF2" "d_flip_flop" 35 60, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f20110 .functor NOT 1, v0x1f03230_0, C4<0>, C4<0>, C4<0>;
v0x1f02f90_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f03080_0 .net "d", 0 0, L_0x1f1f4e0;  alias, 1 drivers
v0x1f03140_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f03230_0 .var "q", 0 0;
v0x1f032d0_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
S_0x1f034b0 .scope module, "DFF3" "d_flip_flop" 35 59, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f20060 .functor NOT 1, v0x1f03930_0, C4<0>, C4<0>, C4<0>;
v0x1f03710_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f037d0_0 .net "d", 0 0, L_0x1f1f380;  alias, 1 drivers
v0x1f03890_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f03930_0 .var "q", 0 0;
v0x1f039d0_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
S_0x1f03b60 .scope module, "DFF4" "d_flip_flop" 35 58, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1ffb0 .functor NOT 1, v0x1f04150_0, C4<0>, C4<0>, C4<0>;
v0x1f03e10_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f03f60_0 .net "d", 0 0, L_0x1f1f160;  alias, 1 drivers
v0x1f04020_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f04150_0 .var "q", 0 0;
v0x1f041f0_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
S_0x1f043c0 .scope module, "DFF5" "d_flip_flop" 35 57, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1ff40 .functor NOT 1, v0x1f047f0_0, C4<0>, C4<0>, C4<0>;
v0x1f045d0_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f04690_0 .net "d", 0 0, L_0x1f1eeb0;  alias, 1 drivers
v0x1f04750_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f047f0_0 .var "q", 0 0;
v0x1f04890_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
S_0x1f049d0 .scope module, "DFF6" "d_flip_flop" 35 56, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1fed0 .functor NOT 1, v0x1f04e80_0, C4<0>, C4<0>, C4<0>;
v0x1f04c30_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f04cf0_0 .net "d", 0 0, L_0x1f1eb70;  alias, 1 drivers
v0x1f04db0_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f04e80_0 .var "q", 0 0;
v0x1f04f20_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
S_0x1f050b0 .scope module, "DFF7" "d_flip_flop" 35 55, 36 3 0, S_0x1f01980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "q_bar";
L_0x1f1fe60 .functor NOT 1, v0x1f05560_0, C4<0>, C4<0>, C4<0>;
v0x1f05310_0 .net "clk", 0 0, L_0x1f1e700;  alias, 1 drivers
v0x1f053d0_0 .net "d", 0 0, L_0x1f1ea20;  alias, 1 drivers
v0x1f05490_0 .net "en", 0 0, L_0x7f37efaa03c0;  alias, 1 drivers
v0x1f05560_0 .var "q", 0 0;
v0x1f05600_0 .net8 "q_bar", 0 0, RS_0x7f37efb011a8;  alias, 8 drivers
S_0x1f08470 .scope module, "OR1" "or2" 33 21, 37 2 0, S_0x1f014c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f1e700 .functor OR 1, v0x1f0e0f0_0, L_0x1f21310, C4<0>, C4<0>;
v0x1f086c0_0 .net "a", 0 0, v0x1f0e0f0_0;  alias, 1 drivers
v0x1f08780_0 .net "b", 0 0, L_0x1f21310;  alias, 1 drivers
v0x1f08840_0 .net "y", 0 0, L_0x1f1e700;  alias, 1 drivers
S_0x1f08ea0 .scope module, "ZP_BIT1" "zp_bit" 20 112, 38 6 0, S_0x1eb34a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x1f0b320_0 .net "F8", 7 0, L_0x1f20510;  alias, 1 drivers
v0x1f0b450_0 .net "W", 3 0, L_0x1f32cb0;  1 drivers
v0x1f0b530_0 .net "ZP_BAR", 0 0, L_0x1f33080;  1 drivers
L_0x1f322e0 .part L_0x1f20510, 0, 1;
L_0x1f32380 .part L_0x1f20510, 1, 1;
L_0x1f32500 .part L_0x1f20510, 2, 1;
L_0x1f326b0 .part L_0x1f20510, 3, 1;
L_0x1f327c0 .part L_0x1f20510, 4, 1;
L_0x1f32860 .part L_0x1f20510, 5, 1;
L_0x1f32a80 .part L_0x1f20510, 6, 1;
L_0x1f32b70 .part L_0x1f20510, 7, 1;
L_0x1f32cb0 .concat8 [ 1 1 1 1], L_0x1f32270, L_0x1f32490, L_0x1f32750, L_0x1f329c0;
L_0x1f33190 .part L_0x1f32cb0, 0, 1;
L_0x1f33330 .part L_0x1f32cb0, 1, 1;
L_0x1f333d0 .part L_0x1f32cb0, 2, 1;
L_0x1f335c0 .part L_0x1f32cb0, 3, 1;
S_0x1f09170 .scope module, "U1" "nor2" 38 14, 39 2 0, S_0x1f08ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f2e000 .functor OR 1, L_0x1f322e0, L_0x1f32380, C4<0>, C4<0>;
L_0x1f32270 .functor NOT 1, L_0x1f2e000, C4<0>, C4<0>, C4<0>;
v0x1f09390_0 .net *"_ivl_0", 0 0, L_0x1f2e000;  1 drivers
v0x1f09490_0 .net "a", 0 0, L_0x1f322e0;  1 drivers
v0x1f09550_0 .net "b", 0 0, L_0x1f32380;  1 drivers
v0x1f095f0_0 .net "y", 0 0, L_0x1f32270;  1 drivers
S_0x1f09730 .scope module, "U2" "nor2" 38 20, 39 2 0, S_0x1f08ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f32420 .functor OR 1, L_0x1f32500, L_0x1f326b0, C4<0>, C4<0>;
L_0x1f32490 .functor NOT 1, L_0x1f32420, C4<0>, C4<0>, C4<0>;
v0x1f09960_0 .net *"_ivl_0", 0 0, L_0x1f32420;  1 drivers
v0x1f09a60_0 .net "a", 0 0, L_0x1f32500;  1 drivers
v0x1f09b20_0 .net "b", 0 0, L_0x1f326b0;  1 drivers
v0x1f09bc0_0 .net "y", 0 0, L_0x1f32490;  1 drivers
S_0x1f09d00 .scope module, "U3" "nor2" 38 26, 39 2 0, S_0x1f08ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f16190 .functor OR 1, L_0x1f327c0, L_0x1f32860, C4<0>, C4<0>;
L_0x1f32750 .functor NOT 1, L_0x1f16190, C4<0>, C4<0>, C4<0>;
v0x1f09f60_0 .net *"_ivl_0", 0 0, L_0x1f16190;  1 drivers
v0x1f0a040_0 .net "a", 0 0, L_0x1f327c0;  1 drivers
v0x1f0a100_0 .net "b", 0 0, L_0x1f32860;  1 drivers
v0x1f0a1d0_0 .net "y", 0 0, L_0x1f32750;  1 drivers
S_0x1f0a310 .scope module, "U4" "nor2" 38 32, 39 2 0, S_0x1f08ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f32950 .functor OR 1, L_0x1f32a80, L_0x1f32b70, C4<0>, C4<0>;
L_0x1f329c0 .functor NOT 1, L_0x1f32950, C4<0>, C4<0>, C4<0>;
v0x1f0a540_0 .net *"_ivl_0", 0 0, L_0x1f32950;  1 drivers
v0x1f0a640_0 .net "a", 0 0, L_0x1f32a80;  1 drivers
v0x1f0a700_0 .net "b", 0 0, L_0x1f32b70;  1 drivers
v0x1f0a7d0_0 .net "y", 0 0, L_0x1f329c0;  1 drivers
S_0x1f0a910 .scope module, "U5" "nand4" 38 39, 18 2 0, S_0x1f08ea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x1f32e90 .functor AND 1, L_0x1f33190, L_0x1f33330, C4<1>, C4<1>;
L_0x1f32f00 .functor AND 1, L_0x1f32e90, L_0x1f333d0, C4<1>, C4<1>;
L_0x1f32fc0 .functor AND 1, L_0x1f32f00, L_0x1f335c0, C4<1>, C4<1>;
L_0x1f33080 .functor NOT 1, L_0x1f32fc0, C4<0>, C4<0>, C4<0>;
v0x1f0abc0_0 .net *"_ivl_0", 0 0, L_0x1f32e90;  1 drivers
v0x1f0aca0_0 .net *"_ivl_2", 0 0, L_0x1f32f00;  1 drivers
v0x1f0ad80_0 .net *"_ivl_4", 0 0, L_0x1f32fc0;  1 drivers
v0x1f0ae70_0 .net "a", 0 0, L_0x1f33190;  1 drivers
v0x1f0af30_0 .net "b", 0 0, L_0x1f33330;  1 drivers
v0x1f0b040_0 .net "c", 0 0, L_0x1f333d0;  1 drivers
v0x1f0b100_0 .net "d", 0 0, L_0x1f335c0;  1 drivers
v0x1f0b1c0_0 .net "y", 0 0, L_0x1f33080;  alias, 1 drivers
    .scope S_0x1e51fd0;
T_0 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1ea70a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ea5420_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1ea6c70_0;
    %load/vec4 v0x1ea6d10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x1ea5420_0;
    %assign/vec4 v0x1ea5420_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ea5420_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ea5420_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x1ea5420_0;
    %inv;
    %assign/vec4 v0x1ea5420_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1e538d0;
T_1 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1e1bd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1caa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1e29ef0_0;
    %load/vec4 v0x1e1ca00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x1e1caa0_0;
    %assign/vec4 v0x1e1caa0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1caa0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e1caa0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x1e1caa0_0;
    %inv;
    %assign/vec4 v0x1e1caa0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1eb7d40;
T_2 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1e5c9a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c3a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1e5ca60_0;
    %load/vec4 v0x1e5c300_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x1e5c3a0_0;
    %assign/vec4 v0x1e5c3a0_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e5c3a0_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e5c3a0_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x1e5c3a0_0;
    %inv;
    %assign/vec4 v0x1e5c3a0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1eba440;
T_3 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1ea3dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ea2a20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1ea31e0_0;
    %load/vec4 v0x1ea2e00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1ea2a20_0;
    %assign/vec4 v0x1ea2a20_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ea2a20_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ea2a20_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1ea2a20_0;
    %inv;
    %assign/vec4 v0x1ea2a20_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1e1fba0;
T_4 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1e1efc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1e2a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1e08690_0;
    %load/vec4 v0x1e08f40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x1e1e2a0_0;
    %assign/vec4 v0x1e1e2a0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e1e2a0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e1e2a0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x1e1e2a0_0;
    %inv;
    %assign/vec4 v0x1e1e2a0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e2d8a0;
T_5 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1e330c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e31720_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1e323a0_0;
    %load/vec4 v0x1e32440_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1e31720_0;
    %assign/vec4 v0x1e31720_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e31720_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e31720_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1e31720_0;
    %inv;
    %assign/vec4 v0x1e31720_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1e3ae30;
T_6 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1e81ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3b760_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1dec0f0_0;
    %load/vec4 v0x1dec190_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x1e3b760_0;
    %assign/vec4 v0x1e3b760_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3b760_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3b760_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x1e3b760_0;
    %inv;
    %assign/vec4 v0x1e3b760_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1e4d4f0;
T_7 ;
    %wait E_0x1eb5fb0;
    %load/vec4 v0x1e62220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0ee80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1e18630_0;
    %load/vec4 v0x1e186d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1e0ee80_0;
    %assign/vec4 v0x1e0ee80_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e0ee80_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e0ee80_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1e0ee80_0;
    %inv;
    %assign/vec4 v0x1e0ee80_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1e6e3a0;
T_8 ;
    %wait E_0x1e54a00;
    %load/vec4 v0x1e7db70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e7c3b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1e7c2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1e7eaf0_0;
    %assign/vec4 v0x1e7c3b0_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x1e7dab0_0;
    %assign/vec4 v0x1e7c3b0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1e7f6d0;
T_9 ;
    %wait E_0x1dec580;
    %load/vec4 v0x1e13cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1dec8c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1e13d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1debd20_0;
    %assign/vec4 v0x1dec8c0_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x1debe20_0;
    %assign/vec4 v0x1dec8c0_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1e07a30;
T_10 ;
    %wait E_0x1e01890;
    %load/vec4 v0x1e0add0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1dedb90_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1dedaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x1e0b510_0;
    %assign/vec4 v0x1dedb90_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x1e0acf0_0;
    %assign/vec4 v0x1dedb90_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1e18220;
T_11 ;
    %wait E_0x1e44e60;
    %load/vec4 v0x1ebcd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1e55e70_0;
    %load/vec4 v0x1e568f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1e573e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x1e553f0_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x1e54940_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x1e53db0_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x1e4d190_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x1e4cd20_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x1e5aeb0_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x1eb8a00_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v0x1eb9d80_0;
    %assign/vec4 v0x1eb68b0_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1eb68b0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1eee270;
T_12 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eee650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1eee590_0;
    %assign/vec4 v0x1eee720_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1eee720_0;
    %assign/vec4 v0x1eee720_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1eedb90;
T_13 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eedf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1eedeb0_0;
    %assign/vec4 v0x1eee040_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1eee040_0;
    %assign/vec4 v0x1eee040_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1eed580;
T_14 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eed910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x1eed850_0;
    %assign/vec4 v0x1eed9b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1eed9b0_0;
    %assign/vec4 v0x1eed9b0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1eecd20;
T_15 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eed1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1eed120_0;
    %assign/vec4 v0x1eed310_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1eed310_0;
    %assign/vec4 v0x1eed310_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1eec670;
T_16 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eeca50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x1eec990_0;
    %assign/vec4 v0x1eecaf0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1eecaf0_0;
    %assign/vec4 v0x1eecaf0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1eebec0;
T_17 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eec300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x1eec240_0;
    %assign/vec4 v0x1eec3f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1eec3f0_0;
    %assign/vec4 v0x1eec3f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1eeb7b0;
T_18 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eebba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x1eebb00_0;
    %assign/vec4 v0x1eebca0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1eebca0_0;
    %assign/vec4 v0x1eebca0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1eeaff0;
T_19 ;
    %wait E_0x1eeb250;
    %load/vec4 v0x1eeb470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1eeb3b0_0;
    %assign/vec4 v0x1eeb540_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1eeb540_0;
    %assign/vec4 v0x1eeb540_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1ef5c70;
T_20 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1ef5f90_0;
    %assign/vec4 v0x1ef6120_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1ef6120_0;
    %assign/vec4 v0x1ef6120_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1ef5590;
T_21 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef5970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x1ef58b0_0;
    %assign/vec4 v0x1ef5a40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1ef5a40_0;
    %assign/vec4 v0x1ef5a40_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1ef4f80;
T_22 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef5310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1ef5250_0;
    %assign/vec4 v0x1ef53b0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1ef53b0_0;
    %assign/vec4 v0x1ef53b0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1ef4720;
T_23 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef4be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x1ef4b20_0;
    %assign/vec4 v0x1ef4d10_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1ef4d10_0;
    %assign/vec4 v0x1ef4d10_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1ef4070;
T_24 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef4450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1ef4390_0;
    %assign/vec4 v0x1ef44f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1ef44f0_0;
    %assign/vec4 v0x1ef44f0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1ef38c0;
T_25 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1ef3c40_0;
    %assign/vec4 v0x1ef3df0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1ef3df0_0;
    %assign/vec4 v0x1ef3df0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1ef31b0;
T_26 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef35a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x1ef3500_0;
    %assign/vec4 v0x1ef36a0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x1ef36a0_0;
    %assign/vec4 v0x1ef36a0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1ef29a0;
T_27 ;
    %wait E_0x1ef2c50;
    %load/vec4 v0x1ef2e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1ef2db0_0;
    %assign/vec4 v0x1ef2f40_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1ef2f40_0;
    %assign/vec4 v0x1ef2f40_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1efd690;
T_28 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1efd9b0_0;
    %assign/vec4 v0x1efdb40_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1efdb40_0;
    %assign/vec4 v0x1efdb40_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1efcfb0;
T_29 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efd390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1efd2d0_0;
    %assign/vec4 v0x1efd460_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1efd460_0;
    %assign/vec4 v0x1efd460_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1efc9a0;
T_30 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efcd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x1efcc70_0;
    %assign/vec4 v0x1efcdd0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x1efcdd0_0;
    %assign/vec4 v0x1efcdd0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1efc140;
T_31 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efc600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x1efc540_0;
    %assign/vec4 v0x1efc730_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x1efc730_0;
    %assign/vec4 v0x1efc730_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1efba90;
T_32 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x1efbdb0_0;
    %assign/vec4 v0x1efbf10_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1efbf10_0;
    %assign/vec4 v0x1efbf10_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1efb2e0;
T_33 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efb720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1efb660_0;
    %assign/vec4 v0x1efb810_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1efb810_0;
    %assign/vec4 v0x1efb810_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1efabd0;
T_34 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1efaf20_0;
    %assign/vec4 v0x1efb0c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1efb0c0_0;
    %assign/vec4 v0x1efb0c0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1efa3c0;
T_35 ;
    %wait E_0x1efa670;
    %load/vec4 v0x1efa890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x1efa7d0_0;
    %assign/vec4 v0x1efa960_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1efa960_0;
    %assign/vec4 v0x1efa960_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1f050b0;
T_36 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f05490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x1f053d0_0;
    %assign/vec4 v0x1f05560_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1f05560_0;
    %assign/vec4 v0x1f05560_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1f049d0;
T_37 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f04db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1f04cf0_0;
    %assign/vec4 v0x1f04e80_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1f04e80_0;
    %assign/vec4 v0x1f04e80_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1f043c0;
T_38 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f04750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1f04690_0;
    %assign/vec4 v0x1f047f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1f047f0_0;
    %assign/vec4 v0x1f047f0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1f03b60;
T_39 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f04020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1f03f60_0;
    %assign/vec4 v0x1f04150_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1f04150_0;
    %assign/vec4 v0x1f04150_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1f034b0;
T_40 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f03890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x1f037d0_0;
    %assign/vec4 v0x1f03930_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x1f03930_0;
    %assign/vec4 v0x1f03930_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1f02d00;
T_41 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f03140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1f03080_0;
    %assign/vec4 v0x1f03230_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x1f03230_0;
    %assign/vec4 v0x1f03230_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1f025f0;
T_42 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f029e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1f02940_0;
    %assign/vec4 v0x1f02ae0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1f02ae0_0;
    %assign/vec4 v0x1f02ae0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x1f01de0;
T_43 ;
    %wait E_0x1f02090;
    %load/vec4 v0x1f022b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x1f021f0_0;
    %assign/vec4 v0x1f02380_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1f02380_0;
    %assign/vec4 v0x1f02380_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x1ee77b0;
T_44 ;
    %wait E_0x1ee7a40;
    %load/vec4 v0x1ee7cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ee7e40_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1ee7d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x1ee7ad0_0;
    %assign/vec4 v0x1ee7e40_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x1ee7bd0_0;
    %assign/vec4 v0x1ee7e40_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1ee8010;
T_45 ;
    %wait E_0x1ee8290;
    %load/vec4 v0x1ee84e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ee86b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x1ee85e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x1ee8300_0;
    %assign/vec4 v0x1ee86b0_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x1ee8400_0;
    %assign/vec4 v0x1ee86b0_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1ee9070;
T_46 ;
    %wait E_0x1ee92f0;
    %load/vec4 v0x1ee9560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ee96f0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1ee9630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x1ee9380_0;
    %assign/vec4 v0x1ee96f0_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x1ee9480_0;
    %assign/vec4 v0x1ee96f0_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1ee98c0;
T_47 ;
    %wait E_0x1ee9b40;
    %load/vec4 v0x1ee9d90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1ee9f60_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x1ee9e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x1ee9bb0_0;
    %assign/vec4 v0x1ee9f60_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x1ee9cb0_0;
    %assign/vec4 v0x1ee9f60_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1ee3760;
T_48 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x1ee3a80_0;
    %assign/vec4 v0x1ee3be0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1ee3be0_0;
    %assign/vec4 v0x1ee3be0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1ee30b0;
T_49 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee3490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1ee33d0_0;
    %assign/vec4 v0x1ee3530_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x1ee3530_0;
    %assign/vec4 v0x1ee3530_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1ee2aa0;
T_50 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee2e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1ee2d70_0;
    %assign/vec4 v0x1ee2ed0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1ee2ed0_0;
    %assign/vec4 v0x1ee2ed0_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1ee2240;
T_51 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee2700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x1ee2640_0;
    %assign/vec4 v0x1ee2830_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1ee2830_0;
    %assign/vec4 v0x1ee2830_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1ee1b90;
T_52 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee1f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1ee1eb0_0;
    %assign/vec4 v0x1ee2010_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1ee2010_0;
    %assign/vec4 v0x1ee2010_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x1ee1410;
T_53 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee1820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x1ee1760_0;
    %assign/vec4 v0x1ee1910_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1ee1910_0;
    %assign/vec4 v0x1ee1910_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1ee0dc0;
T_54 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee1180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1ee10e0_0;
    %assign/vec4 v0x1ee1220_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x1ee1220_0;
    %assign/vec4 v0x1ee1220_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x1ee0650;
T_55 ;
    %wait E_0x1ed8480;
    %load/vec4 v0x1ee0ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x1ee09f0_0;
    %assign/vec4 v0x1ee0b50_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x1ee0b50_0;
    %assign/vec4 v0x1ee0b50_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x1e3bdd0;
T_56 ;
    %wait E_0x1e34090;
    %load/vec4 v0x1e48ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_56.8, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_56.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_56.10, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_56.11, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_56.12, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_56.13, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_56.14, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_56.15, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_56.16, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_56.17, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 8;
    %cmp/u;
    %jmp/1 T_56.18, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1e34110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e481b0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x1e33540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e3a620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e2c900_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1e2c430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1e47740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1e46cd0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1e46260_0, 0;
    %jmp T_56.20;
T_56.20 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1e5c660;
T_57 ;
    %vpi_call 3 41 "$dumpfile", "programable-8-bit-microprocessor-tb.vcd" {0 0 0};
    %vpi_call 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1e5c660 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x1e5c660;
T_58 ;
    %delay 10, 0;
    %load/vec4 v0x1f0e0f0_0;
    %inv;
    %store/vec4 v0x1f0e0f0_0, 0, 1;
    %jmp T_58;
    .thread T_58;
    .scope S_0x1e5c660;
T_59 ;
    %vpi_call 3 52 "$display", "test start" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1f0df00_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f0d7c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1f0d930_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0db20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0dfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0dc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0e0f0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0dfc0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0dfc0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1f0df00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0db20_0, 0, 1;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x1f0d7c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1f0d930_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0db20_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1f0df00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0db20_0, 0, 1;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x1f0d7c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1f0d930_0, 0, 8;
    %delay 100, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0db20_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1f0df00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f0db20_0, 0, 1;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0x1f0d7c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x1f0d930_0, 0, 8;
    %delay 500, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f0db20_0, 0, 1;
    %delay 120, 0;
    %vpi_call 3 99 "$display", "test complete" {0 0 0};
    %vpi_call 3 100 "$finish" {0 0 0};
    %end;
    .thread T_59;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "./../../../basic-code/combinational-logic/not1/not1.v";
    "programable-8-bit-microprocessor-tb.v";
    "./control-store/control-store.v";
    "./programable-8-bit-microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151-bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x151/jeff-74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161-bar.v";
    "./../../../sequential-logic/counters/jeff-74x161/jeff-74x161.v";
    "./../../../sequential-logic/counters/jeff-74x161/sections/output-section.v";
    "./../../../basic-code/sequential-logic/jk-flip-flop/jk-flip-flop.v";
    "./core-parts/ta157-8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff-74x157/jeff-74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157-4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181-bar.v";
    "./../../../combinational-logic/alus/jeff-74x181/jeff-74x181.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/aeqb-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/g-p-carry-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/input-section.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/invert-m.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f0.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f1.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f2.v";
    "./../../../combinational-logic/alus/jeff-74x181/sections/out-section-f3.v";
    "./core-parts/register-ab8.v";
    "./core-parts/ta377-bar.v";
    "./../../../sequential-logic/registers/jeff-74x377/jeff-74x377.v";
    "./../../../basic-code/sequential-logic/d-flip-flop/d-flip-flop.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp-bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
