// Seed: 3532332417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wor  id_8;
  module_0(
      id_3, id_6, id_6, id_1
  ); id_9 :
  assert property (@(posedge id_8 - 1) 1)
  else $display(id_2);
  wire id_10;
  wire id_11;
endmodule
