#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Nov 19 13:55:08 2025
# Process ID: 45546
# Current directory: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/vivado.log
# Journal file: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/vivado.jou
# Running On: pc175.fpga-test.octfpga-pg0.cloudlab.umass.edu, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 32, Host memory: 608338 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.055 ; gain = 8.930 ; free physical = 573100 ; free virtual = 585834
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/Xilinx/Vivado/2023.2/data/ip'.
Running package_xo -xo_path /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo -kernel_name edge_detect -kernel_xml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/../kernel/kernel.xml -kernel_files /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.cpp -ip_directory /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/ip_unzip_dir -design_xml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.design.xml -debug_directory /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.debug -hls_directory /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/hls_files -kernel_json /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/solution1_data.json
INFO: [Common 17-206] Exiting Vivado at Wed Nov 19 13:55:26 2025...
