$date
	Tue Jun 25 00:37:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! w_out $end
$var reg 1 " input_1 $end
$var reg 1 # input_2 $end
$var reg 1 $ out $end
$scope module x1 $end
$var wire 1 " input_1 $end
$var wire 1 # input_2 $end
$var wire 1 % intermediary $end
$var wire 1 & junc_1 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
0%
0$
0#
0"
1!
$end
#5
0&
0!
1%
1"
#10
1&
0"
0$
0!
1%
1#
#15
1$
1!
0%
0&
1"
#20
0#
1$
1!
0%
1&
0"
#25
0&
0$
0!
1%
1"
#30
1&
0"
0$
0!
1%
1#
#35
1$
1!
0%
0&
1"
#40
0#
1$
1!
0%
1&
0"
#45
0&
0$
0!
1%
1"
#50
1&
0"
0$
0!
1%
1#
#55
1$
1!
0%
0&
1"
#60
0#
1$
1!
0%
1&
0"
#65
0&
0$
0!
1%
1"
#70
1&
0"
0$
0!
1%
1#
#75
1$
1!
0%
0&
1"
#80
0#
1$
1!
0%
1&
0"
#85
0&
0$
0!
1%
1"
#90
1&
0"
0$
0!
1%
1#
#95
1$
1!
0%
0&
1"
#100
0#
1$
1!
0%
1&
0"
