

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_132_8'
================================================================
* Date:           Tue Feb  3 00:12:28 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_132_8  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    167|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|    221|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln132_fu_140_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln134_fu_167_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln135_1_fu_189_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln135_fu_184_p2        |         +|   0|  0|  31|          24|          24|
    |and_ln135_fu_217_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln132_fu_134_p2       |      icmp|   0|  0|  15|           7|           8|
    |select_ln135_1_fu_237_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln135_fu_229_p3     |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln135_1_fu_223_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln135_fu_211_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 167|          80|         122|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_blk_n_R                |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|    7|         14|
    |empty_fu_72              |   9|          2|   24|         48|
    |j_2_fu_76                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   41|         82|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |empty_fu_72                                |  24|   0|   24|          0|
    |icmp_ln132_reg_284                         |   1|   0|    1|          0|
    |j_2_fu_76                                  |   7|   0|    7|          0|
    |j_reg_279                                  |   7|   0|    7|          0|
    |j_reg_279_pp0_iter1_reg                    |   7|   0|    7|          0|
    |trunc_ln134_reg_288                        |  24|   0|   24|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  76|   0|   76|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_8|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_8|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_8|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_8|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_8|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_132_8|  return value|
|m_axi_A_0_AWVALID   |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWREADY   |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWADDR    |  out|   64|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWID      |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWLEN     |  out|   32|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWSIZE    |  out|    3|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWBURST   |  out|    2|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWLOCK    |  out|    2|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWCACHE   |  out|    4|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWPROT    |  out|    3|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWQOS     |  out|    4|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWREGION  |  out|    4|       m_axi|                                     A|       pointer|
|m_axi_A_0_AWUSER    |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_WVALID    |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_WREADY    |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_WDATA     |  out|   32|       m_axi|                                     A|       pointer|
|m_axi_A_0_WSTRB     |  out|    4|       m_axi|                                     A|       pointer|
|m_axi_A_0_WLAST     |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_WID       |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_WUSER     |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARVALID   |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARREADY   |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARADDR    |  out|   64|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARID      |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARLEN     |  out|   32|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARSIZE    |  out|    3|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARBURST   |  out|    2|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARLOCK    |  out|    2|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARCACHE   |  out|    4|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARPROT    |  out|    3|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARQOS     |  out|    4|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARREGION  |  out|    4|       m_axi|                                     A|       pointer|
|m_axi_A_0_ARUSER    |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_RVALID    |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_RREADY    |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_RDATA     |   in|   32|       m_axi|                                     A|       pointer|
|m_axi_A_0_RLAST     |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_RID       |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_RFIFONUM  |   in|    9|       m_axi|                                     A|       pointer|
|m_axi_A_0_RUSER     |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_RRESP     |   in|    2|       m_axi|                                     A|       pointer|
|m_axi_A_0_BVALID    |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_BREADY    |  out|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_BRESP     |   in|    2|       m_axi|                                     A|       pointer|
|m_axi_A_0_BID       |   in|    1|       m_axi|                                     A|       pointer|
|m_axi_A_0_BUSER     |   in|    1|       m_axi|                                     A|       pointer|
|sext_ln104          |   in|   62|     ap_none|                            sext_ln104|        scalar|
|zext_ln134          |   in|   10|     ap_none|                            zext_ln134|        scalar|
|A_buf_address0      |  out|   10|   ap_memory|                                 A_buf|         array|
|A_buf_ce0           |  out|    1|   ap_memory|                                 A_buf|         array|
|A_buf_we0           |  out|    1|   ap_memory|                                 A_buf|         array|
|A_buf_d0            |  out|   24|   ap_memory|                                 A_buf|         array|
|p_out               |  out|   24|      ap_vld|                                 p_out|       pointer|
|p_out_ap_vld        |  out|    1|      ap_vld|                                 p_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1" [top.cpp:132]   --->   Operation 7 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln134_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln134"   --->   Operation 8 'read' 'zext_ln134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln104_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln104"   --->   Operation 9 'read' 'sext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln104_cast = sext i62 %sext_ln104_read"   --->   Operation 10 'sext' 'sext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty, void @empty_10, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln132 = store i7 0, i7 %j_2" [top.cpp:132]   --->   Operation 12 'store' 'store_ln132' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body64"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = load i7 %j_2" [top.cpp:132]   --->   Operation 15 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.89ns)   --->   "%icmp_ln132 = icmp_eq  i7 %j, i7 64" [top.cpp:132]   --->   Operation 17 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.89ns)   --->   "%add_ln132 = add i7 %j, i7 1" [top.cpp:132]   --->   Operation 18 'add' 'add_ln132' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.body64.split, void %for.end81.exitStub" [top.cpp:132]   --->   Operation 19 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln132 = store i7 %add_ln132, i7 %j_2" [top.cpp:132]   --->   Operation 20 'store' 'store_ln132' <Predicate = (!icmp_ln132)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln104_cast" [top.cpp:104]   --->   Operation 21 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:134]   --->   Operation 22 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %A_addr_read" [top.cpp:134]   --->   Operation 23 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_load7 = load i24 %empty"   --->   Operation 46 'load' 'p_load7' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load7"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln132)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:135]   --->   Operation 24 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i7 %j" [top.cpp:134]   --->   Operation 25 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.93ns)   --->   "%add_ln134 = add i10 %zext_ln134_read, i10 %zext_ln134_1" [top.cpp:134]   --->   Operation 26 'add' 'add_ln134' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i10 %add_ln134" [top.cpp:134]   --->   Operation 27 'zext' 'zext_ln134_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%A_buf_addr = getelementptr i24 %A_buf, i64 0, i64 %zext_ln134_2" [top.cpp:134]   --->   Operation 28 'getelementptr' 'A_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln133 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:133]   --->   Operation 29 'specpipeline' 'specpipeline_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:132]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [top.cpp:132]   --->   Operation 31 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln134 = store i24 %trunc_ln134, i10 %A_buf_addr" [top.cpp:134]   --->   Operation 32 'store' 'store_ln134' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i24 %p_load" [top.cpp:135]   --->   Operation 33 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i24 %trunc_ln134" [top.cpp:135]   --->   Operation 34 'sext' 'sext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.10ns)   --->   "%add_ln135 = add i24 %trunc_ln134, i24 %p_load" [top.cpp:135]   --->   Operation 35 'add' 'add_ln135' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.10ns)   --->   "%add_ln135_1 = add i25 %sext_ln135_1, i25 %sext_ln135" [top.cpp:135]   --->   Operation 36 'add' 'add_ln135_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln135_1, i32 24" [top.cpp:135]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln135, i32 23" [top.cpp:135]   --->   Operation 38 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%xor_ln135 = xor i1 %tmp, i1 1" [top.cpp:135]   --->   Operation 39 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%and_ln135 = and i1 %tmp_13, i1 %xor_ln135" [top.cpp:135]   --->   Operation 40 'and' 'and_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%xor_ln135_1 = xor i1 %tmp, i1 %tmp_13" [top.cpp:135]   --->   Operation 41 'xor' 'xor_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%select_ln135 = select i1 %and_ln135, i24 8388607, i24 8388608" [top.cpp:135]   --->   Operation 42 'select' 'select_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln135_1 = select i1 %xor_ln135_1, i24 %select_ln135, i24 %add_ln135" [top.cpp:135]   --->   Operation 43 'select' 'select_ln135_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.48ns)   --->   "%store_ln135 = store i24 %select_ln135_1, i24 %empty" [top.cpp:135]   --->   Operation 44 'store' 'store_ln135' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.body64" [top.cpp:132]   --->   Operation 45 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln134]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                   (alloca           ) [ 0111]
j_2                     (alloca           ) [ 0100]
zext_ln134_read         (read             ) [ 0111]
sext_ln104_read         (read             ) [ 0000]
sext_ln104_cast         (sext             ) [ 0110]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln132             (store            ) [ 0000]
store_ln0               (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
j                       (load             ) [ 0111]
specbitsmap_ln0         (specbitsmap      ) [ 0000]
icmp_ln132              (icmp             ) [ 0110]
add_ln132               (add              ) [ 0000]
br_ln132                (br               ) [ 0000]
store_ln132             (store            ) [ 0000]
A_addr                  (getelementptr    ) [ 0000]
A_addr_read             (read             ) [ 0000]
trunc_ln134             (trunc            ) [ 0101]
p_load                  (load             ) [ 0000]
zext_ln134_1            (zext             ) [ 0000]
add_ln134               (add              ) [ 0000]
zext_ln134_2            (zext             ) [ 0000]
A_buf_addr              (getelementptr    ) [ 0000]
specpipeline_ln133      (specpipeline     ) [ 0000]
speclooptripcount_ln132 (speclooptripcount) [ 0000]
specloopname_ln132      (specloopname     ) [ 0000]
store_ln134             (store            ) [ 0000]
sext_ln135              (sext             ) [ 0000]
sext_ln135_1            (sext             ) [ 0000]
add_ln135               (add              ) [ 0000]
add_ln135_1             (add              ) [ 0000]
tmp                     (bitselect        ) [ 0000]
tmp_13                  (bitselect        ) [ 0000]
xor_ln135               (xor              ) [ 0000]
and_ln135               (and              ) [ 0000]
xor_ln135_1             (xor              ) [ 0000]
select_ln135            (select           ) [ 0000]
select_ln135_1          (select           ) [ 0000]
store_ln135             (store            ) [ 0000]
br_ln132                (br               ) [ 0000]
p_load7                 (load             ) [ 0000]
write_ln0               (write            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln104">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln134">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_buf">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="empty_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="j_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="zext_ln134_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="10" slack="0"/>
<pin id="83" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln134_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln104_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="0" index="1" bw="62" slack="0"/>
<pin id="89" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln104_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="0" index="2" bw="24" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="A_buf_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="24" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_buf_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln134_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="24" slack="1"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="A_addr_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="sext_ln104_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="62" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln104_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln132_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="j_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln132_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln132_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln132/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln132_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="7" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln132/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="A_addr_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="1"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="trunc_ln134_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="24" slack="2"/>
<pin id="163" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln134_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="2"/>
<pin id="166" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln134_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="2"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln134_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_2/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln135_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="24" slack="0"/>
<pin id="179" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln135_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="24" slack="1"/>
<pin id="183" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135_1/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln135_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="24" slack="1"/>
<pin id="186" dir="0" index="1" bw="24" slack="0"/>
<pin id="187" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln135_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="24" slack="0"/>
<pin id="191" dir="0" index="1" bw="24" slack="0"/>
<pin id="192" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="25" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_13_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="24" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xor_ln135_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="and_ln135_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln135/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln135_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln135_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln135_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="24" slack="0"/>
<pin id="232" dir="0" index="2" bw="24" slack="0"/>
<pin id="233" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln135/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln135_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="24" slack="0"/>
<pin id="240" dir="0" index="2" bw="24" slack="0"/>
<pin id="241" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln135_1/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln135_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="0" index="1" bw="24" slack="2"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln135/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_load7_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="1"/>
<pin id="252" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load7/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="empty_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="0"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="262" class="1005" name="j_2_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="zext_ln134_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="2"/>
<pin id="271" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln134_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="sext_ln104_cast_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln104_cast "/>
</bind>
</comp>

<comp id="279" class="1005" name="j_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="2"/>
<pin id="281" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln132_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln132 "/>
</bind>
</comp>

<comp id="288" class="1005" name="trunc_ln134_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="1"/>
<pin id="290" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="70" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="86" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="151" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="160"><net_src comp="112" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="180"><net_src comp="161" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="161" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="181" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="177" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="58" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="184" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="62" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="195" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="203" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="195" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="203" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="217" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="66" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="223" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="229" pin="3"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="184" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="257"><net_src comp="72" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="76" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="272"><net_src comp="80" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="277"><net_src comp="117" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="282"><net_src comp="131" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="287"><net_src comp="134" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="157" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="184" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: A_buf | {3 }
	Port: p_out | {2 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_132_8 : A | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_8 : sext_ln104 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_132_8 : zext_ln134 | {1 }
  - Chain level:
	State 1
		store_ln132 : 1
		store_ln0 : 1
		j : 1
		icmp_ln132 : 2
		add_ln132 : 2
		br_ln132 : 3
		store_ln132 : 3
	State 2
		A_addr_read : 1
		trunc_ln134 : 1
		write_ln0 : 1
	State 3
		add_ln134 : 1
		zext_ln134_2 : 2
		A_buf_addr : 3
		store_ln134 : 4
		sext_ln135 : 1
		add_ln135 : 1
		add_ln135_1 : 2
		tmp : 3
		tmp_13 : 2
		xor_ln135 : 4
		and_ln135 : 4
		xor_ln135_1 : 4
		select_ln135 : 4
		select_ln135_1 : 5
		store_ln135 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln132_fu_140      |    0    |    14   |
|    add   |      add_ln134_fu_167      |    0    |    17   |
|          |      add_ln135_fu_184      |    0    |    31   |
|          |     add_ln135_1_fu_189     |    0    |    31   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln135_fu_229    |    0    |    24   |
|          |    select_ln135_1_fu_237   |    0    |    24   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln132_fu_134     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    xor   |      xor_ln135_fu_211      |    0    |    2    |
|          |     xor_ln135_1_fu_223     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |      and_ln135_fu_217      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | zext_ln134_read_read_fu_80 |    0    |    0    |
|   read   | sext_ln104_read_read_fu_86 |    0    |    0    |
|          |   A_addr_read_read_fu_112  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_92   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   sext_ln104_cast_fu_117   |    0    |    0    |
|   sext   |      sext_ln135_fu_177     |    0    |    0    |
|          |     sext_ln135_1_fu_181    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |     trunc_ln134_fu_157     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |     zext_ln134_1_fu_164    |    0    |    0    |
|          |     zext_ln134_2_fu_172    |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_195         |    0    |    0    |
|          |        tmp_13_fu_203       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   161   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     empty_reg_254     |   24   |
|   icmp_ln132_reg_284  |    1   |
|      j_2_reg_262      |    7   |
|       j_reg_279       |    7   |
|sext_ln104_cast_reg_274|   64   |
|  trunc_ln134_reg_288  |   24   |
|zext_ln134_read_reg_269|   10   |
+-----------------------+--------+
|         Total         |   137  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   161  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   137  |    -   |
+-----------+--------+--------+
|   Total   |   137  |   161  |
+-----------+--------+--------+
