##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for pan_reset_clk
		4.5::Critical Path Report for tilt_reset_clk
		4.6::Critical Path Report for timer_clock
		4.7::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (tilt_reset_clk:R vs. timer_clock_1:R)
		5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (pan_reset_clk:R vs. timer_clock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.6::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_1:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_Ext_CP_Clk          | N/A                   | Target: 1.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)  | N/A                   | Target: 1.00 MHz   | 
Clock: ADC_theACLK             | N/A                   | Target: 0.13 MHz   | 
Clock: Clock_2                 | Frequency: 56.55 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK               | Frequency: 48.17 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                   | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                   | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK            | Frequency: 44.44 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT               | N/A                   | Target: 24.00 MHz  | 
Clock: PWM_clk                 | N/A                   | Target: 8.00 MHz   | 
Clock: pan_reset_clk           | Frequency: 48.04 MHz  | Target: 1.00 MHz   | 
Clock: tilt_reset_clk          | Frequency: 44.44 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock             | Frequency: 31.75 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock_1           | Frequency: 36.85 MHz  | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2         Clock_2        1e+009           999982315   N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2         CyBUS_CLK      41666.7          34605       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CyBUS_CLK      41666.7          34619       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       timer_clock    41666.7          20907       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       timer_clock_1  41666.7          21071       N/A              N/A         N/A              N/A         N/A              N/A         
pan_reset_clk   timer_clock    41666.7          20850       N/A              N/A         N/A              N/A         N/A              N/A         
tilt_reset_clk  timer_clock_1  41666.7          19166       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock     timer_clock    1e+006           968504      N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1   timer_clock_1  1e+006           972866      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name  Clock to Out  Clock Name:Phase  
---------  ------------  ----------------  


-------------------------3.3::Pad to Pad
----------------------------------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 56.55 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999982315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  999982315  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2315   6165  999982315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.17 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \PanTime:TimerUDB:timer_enable\/main_0
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 20907p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           17250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell3   7340   7340  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2230   9570  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13480  20907  RISE       1
\PanTime:TimerUDB:timer_enable\/main_0               macrocell17     3770  17250  20907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 44.44 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19166p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -5090
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17411
-------------------------------------   ----- 
End-of-path arrival time (ps)           17411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5    2580   2580  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   5121   7701  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  17411  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  17411  19166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for pan_reset_clk
*******************************************
Clock: pan_reset_clk
Frequency: 48.04 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20850p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -5090
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15727
-------------------------------------   ----- 
End-of-path arrival time (ps)           15727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell3    2580   2580  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell2   3437   6017  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   9710  15727  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  15727  20850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for tilt_reset_clk
********************************************
Clock: tilt_reset_clk
Frequency: 44.44 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19166p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -5090
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17411
-------------------------------------   ----- 
End-of-path arrival time (ps)           17411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5    2580   2580  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   5121   7701  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  17411  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  17411  19166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 31.75 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 968504p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26406
-------------------------------------   ----- 
End-of-path arrival time (ps)           26406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell20     8202  10782  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell20     3350  14132  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell2   2564  16696  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell2   9710  26406  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell3      0  26406  968504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 36.85 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 972866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22044
-------------------------------------   ----- 
End-of-path arrival time (ps)           22044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q       macrocell31     1250   1250  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_2            macrocell30     4637   5887  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell30     3350   9237  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3097  12334  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  22044  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  22044  972866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (tilt_reset_clk:R vs. timer_clock_1:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19166p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -5090
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17411
-------------------------------------   ----- 
End-of-path arrival time (ps)           17411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5    2580   2580  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   5121   7701  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  17411  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  17411  19166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 972866p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22044
-------------------------------------   ----- 
End-of-path arrival time (ps)           22044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q       macrocell31     1250   1250  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_2            macrocell30     4637   5887  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell30     3350   9237  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3097  12334  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  22044  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  22044  972866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 968504p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -5090
----------------------------------------------------   ------- 
End-of-path required time (ps)                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26406
-------------------------------------   ----- 
End-of-path arrival time (ps)           26406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell20     8202  10782  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell20     3350  14132  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell2   2564  16696  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell2   9710  26406  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell3      0  26406  968504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (pan_reset_clk:R vs. timer_clock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20850p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -5090
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15727
-------------------------------------   ----- 
End-of-path arrival time (ps)           15727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell3    2580   2580  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell2   3437   6017  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   9710  15727  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  15727  20850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999982315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  999982315  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2315   6165  999982315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_564/q
Path End       : AMux_Decoder_old_id_0/main_0
Capture Clock  : AMux_Decoder_old_id_0/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_564/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Net_564/q                     macrocell6    1250   1250  34605  RISE       1
AMux_Decoder_old_id_0/main_0  macrocell1    2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_old_id_0/clock_0                               macrocell1          0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. timer_clock_1:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \TiltTime:TimerUDB:trig_disable\/main_0
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 21071p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17086
-------------------------------------   ----- 
End-of-path arrival time (ps)           17086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   7340   7340  21071  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2900  10240  21071  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    3910  14150  21071  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_0               macrocell28     2936  17086  21071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \PanTime:TimerUDB:timer_enable\/main_0
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 20907p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           17250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell3   7340   7340  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2230   9570  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13480  20907  RISE       1
\PanTime:TimerUDB:timer_enable\/main_0               macrocell17     3770  17250  20907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_Decoder_old_id_0/q
Path End       : AMux_Decoder_one_hot_0/main_0
Capture Clock  : AMux_Decoder_one_hot_0/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_old_id_0/clock_0                               macrocell1          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
AMux_Decoder_old_id_0/q        macrocell1    1250   1250  34619  RISE       1
AMux_Decoder_one_hot_0/main_0  macrocell2    2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_one_hot_0/clock_0                              macrocell2          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 19166p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -5090
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17411
-------------------------------------   ----- 
End-of-path arrival time (ps)           17411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5    2580   2580  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   5121   7701  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   9710  17411  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  17411  19166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20850p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -5090
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15727
-------------------------------------   ----- 
End-of-path arrival time (ps)           15727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell3    2580   2580  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell2   3437   6017  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   9710  15727  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  15727  20850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \PanTime:TimerUDB:timer_enable\/main_0
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 20907p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           17250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell3   7340   7340  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2230   9570  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13480  20907  RISE       1
\PanTime:TimerUDB:timer_enable\/main_0               macrocell17     3770  17250  20907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \PanTime:TimerUDB:trig_disable\/main_0
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 20907p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17250
-------------------------------------   ----- 
End-of-path arrival time (ps)           17250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell3   7340   7340  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_2            statusicell1    2230   9570  20907  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell1    3910  13480  20907  RISE       1
\PanTime:TimerUDB:trig_disable\/main_0               macrocell18     3770  17250  20907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \TiltTime:TimerUDB:trig_disable\/main_0
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 21071p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17086
-------------------------------------   ----- 
End-of-path arrival time (ps)           17086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   7340   7340  21071  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2900  10240  21071  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    3910  14150  21071  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_0               macrocell28     2936  17086  21071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \TiltTime:TimerUDB:timer_enable\/main_0
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 21093p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17064
-------------------------------------   ----- 
End-of-path arrival time (ps)           17064
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/busclk                  datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell5   7340   7340  21071  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_2            statusicell2    2900  10240  21071  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/interrupt           statusicell2    3910  14150  21071  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_0               macrocell27     2914  17064  21093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21408p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -1930
---------------------------------------------------   ----- 
End-of-path required time (ps)                        39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18328
-------------------------------------   ----- 
End-of-path arrival time (ps)           18328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg     6160   6160  21408  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/main_0    macrocell10     6115  12275  21408  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/q         macrocell10     3350  15625  21408  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell2   2703  18328  21408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 21419p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -1930
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18318
-------------------------------------   ----- 
End-of-path arrival time (ps)           18318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                               iocell_ireg     6160   6160  21419  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/main_0    macrocell22     5126  11286  21419  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/q         macrocell22     3350  14636  21419  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell4   3682  18318  21419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21419p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -1930
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18317
-------------------------------------   ----- 
End-of-path arrival time (ps)           18317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                               iocell_ireg     6160   6160  21419  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/main_0    macrocell22     5126  11286  21419  RISE       1
\TiltTime:TimerUDB:capt_fifo_load\/q         macrocell22     3350  14636  21419  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell5   3681  18317  21419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21432p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -1930
---------------------------------------------------   ----- 
End-of-path required time (ps)                        39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18304
-------------------------------------   ----- 
End-of-path arrival time (ps)           18304
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg     6160   6160  21408  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/main_0    macrocell10     6115  12275  21408  RISE       1
\PanTime:TimerUDB:capt_fifo_load\/q         macrocell10     3350  15625  21408  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell3   2679  18304  21432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 22446p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)    41667
- Setup time                                                                            -11520
-------------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                           30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7701
-------------------------------------   ---- 
End-of-path arrival time (ps)           7701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5    2580   2580  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   5121   7701  22446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 22938p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)    41667
- Setup time                                                                            -11520
-------------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                           30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5    2580   2580  19166  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   4629   7209  22938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 23822p

Capture Clock Arrival Time                                                                0
+ Clock path delay                                                                        0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)    41667
- Setup time                                                                         -11520
----------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                        30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell3    2580   2580  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell3   3745   6325  23822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 24130p

Capture Clock Arrival Time                                                                0
+ Clock path delay                                                                        0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)    41667
- Setup time                                                                         -11520
----------------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                                        30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell3    2580   2580  20850  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell2   3437   6017  24130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 24976p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13181
-------------------------------------   ----- 
End-of-path arrival time (ps)           13181
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb   iocell_ireg   6160   6160  21419  RISE       1
MODIN1_1/main_0  macrocell5    7021  13181  24976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24991p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13166
-------------------------------------   ----- 
End-of-path arrival time (ps)           13166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                            iocell_ireg   6160   6160  21419  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_0  macrocell23   7006  13166  24991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 25815p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12341
-------------------------------------   ----- 
End-of-path arrival time (ps)           12341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg   6160   6160  21408  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_0  macrocell13   6181  12341  25815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 25882p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12275
-------------------------------------   ----- 
End-of-path arrival time (ps)           12275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                                 iocell_ireg   6160   6160  21408  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_0  macrocell21   6115  12275  25882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 25897p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb   iocell_ireg   6160   6160  21419  RISE       1
MODIN1_0/main_0  macrocell4    6100  12260  25897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 25928p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12229
-------------------------------------   ----- 
End-of-path arrival time (ps)           12229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                                 iocell_ireg   6160   6160  21419  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_0  macrocell29   6069  12229  25928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell29         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26732p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11424
-------------------------------------   ----- 
End-of-path arrival time (ps)           11424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                               iocell_ireg   6160   6160  21408  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_0  macrocell14   5264  11424  26732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 26747p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                            iocell_ireg   6160   6160  21408  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_0  macrocell11   5250  11410  26747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:capture_last\/main_0
Capture Clock  : \PanTime:TimerUDB:capture_last\/clock_0
Path slack     : 26747p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                           iocell_ireg   6160   6160  21408  RISE       1
\PanTime:TimerUDB:capture_last\/main_0  macrocell12   5250  11410  26747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyPan(0)/fb
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 26747p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11410
-------------------------------------   ----- 
End-of-path arrival time (ps)           11410
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyPan(0)/clock                                            iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyPan(0)/fb                                 iocell_ireg   6160   6160  21408  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_0  macrocell19   5250  11410  26747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell19         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:capture_last\/main_0
Capture Clock  : \TiltTime:TimerUDB:capture_last\/clock_0
Path slack     : 26871p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                           iocell_ireg   6160   6160  21419  RISE       1
\TiltTime:TimerUDB:capture_last\/main_0  macrocell24   5126  11286  26871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PixyTilt(0)/fb
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 26871p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#24 vs. timer_clock_1:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PixyTilt(0)/clock                                           iocell_ireg         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
PixyTilt(0)/fb                                 iocell_ireg   6160   6160  21419  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_0  macrocell31   5126  11286  26871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 29858p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8299
-------------------------------------   ---- 
End-of-path arrival time (ps)           8299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0         controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_1  macrocell13    5719   8299  29858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30462p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0  controlcell5   2580   2580  19166  RISE       1
MODIN1_1/main_3                       macrocell5     5115   7695  30462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:timer_enable\/main_6
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 30465p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7692
-------------------------------------   ---- 
End-of-path arrival time (ps)           7692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0     controlcell5   2580   2580  19166  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_6  macrocell27    5112   7692  30465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30489p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0      controlcell5   2580   2580  19166  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_3  macrocell23    5087   7667  30489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 30777p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7379
-------------------------------------   ---- 
End-of-path arrival time (ps)           7379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0         controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_1  macrocell14    4799   7379  30777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30785p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0      controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_1  macrocell11    4792   7372  30785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 30785p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7372
-------------------------------------   ---- 
End-of-path arrival time (ps)           7372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_1  macrocell19    4792   7372  30785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 31823p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0           controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_1  macrocell21    3754   6334  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 31874p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5   2580   2580  19166  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_3  macrocell29    3703   6283  31874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell29         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 31883p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6274
-------------------------------------   ---- 
End-of-path arrival time (ps)           6274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0  controlcell5   2580   2580  19166  RISE       1
MODIN1_0/main_3                       macrocell4     3694   6274  31883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:timer_enable\/main_1
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 32091p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0     controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:timer_enable\/main_1  macrocell17    3485   6065  32091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:trig_disable\/main_1
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 32091p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0     controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:trig_disable\/main_1  macrocell18    3485   6065  32091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:trig_disable\/main_5
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 32758p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0     controlcell5   2580   2580  19166  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_5  macrocell28    2819   5399  32758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 32758p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Setup time                                                                            -3510
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0           controlcell5   2580   2580  19166  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_3  macrocell31    2819   5399  32758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_564/q
Path End       : AMux_Decoder_old_id_0/main_0
Capture Clock  : AMux_Decoder_old_id_0/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_564/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
Net_564/q                     macrocell6    1250   1250  34605  RISE       1
AMux_Decoder_old_id_0/main_0  macrocell1    2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_old_id_0/clock_0                               macrocell1          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_564/q
Path End       : AMux_Decoder_one_hot_0/main_1
Capture Clock  : AMux_Decoder_one_hot_0/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_564/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_564/q                      macrocell6    1250   1250  34605  RISE       1
AMux_Decoder_one_hot_0/main_1  macrocell2    2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_one_hot_0/clock_0                              macrocell2          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_564/q
Path End       : AMux_Decoder_one_hot_1/main_1
Capture Clock  : AMux_Decoder_one_hot_1/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_564/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Net_564/q                      macrocell6    1250   1250  34605  RISE       1
AMux_Decoder_one_hot_1/main_1  macrocell3    2302   3552  34605  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_one_hot_1/clock_0                              macrocell3          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_Decoder_old_id_0/q
Path End       : AMux_Decoder_one_hot_0/main_0
Capture Clock  : AMux_Decoder_one_hot_0/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_old_id_0/clock_0                               macrocell1          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
AMux_Decoder_old_id_0/q        macrocell1    1250   1250  34619  RISE       1
AMux_Decoder_one_hot_0/main_0  macrocell2    2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_one_hot_0/clock_0                              macrocell2          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMux_Decoder_old_id_0/q
Path End       : AMux_Decoder_one_hot_1/main_0
Capture Clock  : AMux_Decoder_one_hot_1/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_old_id_0/clock_0                               macrocell1          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
AMux_Decoder_old_id_0/q        macrocell1    1250   1250  34619  RISE       1
AMux_Decoder_one_hot_1/main_0  macrocell3    2288   3538  34619  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMux_Decoder_one_hot_1/clock_0                              macrocell3          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pan_Reset:Sync:ctrl_reg\/control_0
Path End       : \PanTime:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \PanTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35354p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (period of common ancestor clock between pan_reset_clk timer_clock)   41667
- Recovery time                                                                          0
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pan_Reset:Sync:ctrl_reg\/clock                            controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\Pan_Reset:Sync:ctrl_reg\/control_0     controlcell3   2580   2580  20850  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/reset  statusicell1   3732   6312  35354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tilt_Reset:Sync:ctrl_reg\/control_0
Path End       : \TiltTime:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \TiltTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35370p

Capture Clock Arrival Time                                                                  0
+ Clock path delay                                                                          0
+ Cycle adjust (period of common ancestor clock between tilt_reset_clk timer_clock_1)   41667
- Recovery time                                                                             0
-------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                          41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6297
-------------------------------------   ---- 
End-of-path arrival time (ps)           6297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Tilt_Reset:Sync:ctrl_reg\/clock                           controlcell5        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Tilt_Reset:Sync:ctrl_reg\/control_0     controlcell5   2580   2580  19166  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/reset  statusicell2   3717   6297  35370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 971782p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16698
-------------------------------------   ----- 
End-of-path arrival time (ps)           16698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell20     8202  10782  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell20     3350  14132  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell3   2566  16698  971782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 971784p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16696
-------------------------------------   ----- 
End-of-path arrival time (ps)           16696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2    2580   2580  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/main_0                     macrocell20     8202  10782  968504  RISE       1
\PanTime:TimerUDB:trig_reg\/q                          macrocell20     3350  14132  968504  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell2   2564  16696  971784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 976144p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12336
-------------------------------------   ----- 
End-of-path arrival time (ps)           12336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q       macrocell31     1250   1250  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_2            macrocell30     4637   5887  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell30     3350   9237  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell5   3099  12336  976144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 976146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12334
-------------------------------------   ----- 
End-of-path arrival time (ps)           12334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q       macrocell31     1250   1250  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/main_2            macrocell30     4637   5887  972866  RISE       1
\TiltTime:TimerUDB:trig_reg\/q                 macrocell30     3350   9237  972866  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell4   3097  12334  976146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980076p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8404
-------------------------------------   ---- 
End-of-path arrival time (ps)           8404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2   2320   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2960   5280  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   3124   8404  980076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \PanTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980081p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                            -11520
----------------------------------------------------   ------- 
End-of-path required time (ps)                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2   2320   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2960   5280  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell3   3119   8399  980081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/clock                   datapathcell3       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   3084   8364  980116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell5       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \TiltTime:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8364
-------------------------------------   ---- 
End-of-path arrival time (ps)           8364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4   2320   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2960   5280  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   3084   8364  980116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \PanTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 980321p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18109
-------------------------------------   ----- 
End-of-path arrival time (ps)           18109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  968504  RISE       1
\PanTime:TimerUDB:status_tc\/main_0                    macrocell16    8202  10782  980321  RISE       1
\PanTime:TimerUDB:status_tc\/q                         macrocell16    3350  14132  980321  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_0              statusicell1   3977  18109  980321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TiltTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 982826p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15604
-------------------------------------   ----- 
End-of-path arrival time (ps)           15604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  976836  RISE       1
\TiltTime:TimerUDB:status_tc\/main_2         macrocell26     4662   9942  982826  RISE       1
\TiltTime:TimerUDB:status_tc\/q              macrocell26     3350  13292  982826  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2312  15604  982826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:trig_disable\/main_4
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 985218p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11272
-------------------------------------   ----- 
End-of-path arrival time (ps)           11272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  976836  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_4      macrocell28     5992  11272  985218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:timer_enable\/main_3
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  968504  RISE       1
\PanTime:TimerUDB:timer_enable\/main_3                 macrocell17    8202  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:trig_disable\/main_2
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 985708p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10782
-------------------------------------   ----- 
End-of-path arrival time (ps)           10782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  968504  RISE       1
\PanTime:TimerUDB:trig_disable\/main_2                 macrocell18    8202  10782  985708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 985713p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10777
-------------------------------------   ----- 
End-of-path arrival time (ps)           10777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  968504  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_3           macrocell21    8197  10777  985713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 985800p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10690
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   2580   2580  968504  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_3           macrocell19    8110  10690  985800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:timer_enable\/main_6
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 988064p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2   2320   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2960   5280  976796  RISE       1
\PanTime:TimerUDB:timer_enable\/main_6      macrocell17     3146   8426  988064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \PanTime:TimerUDB:trig_disable\/main_5
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 988064p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u0\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2   2320   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0   2320  976796  RISE       1
\PanTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2960   5280  976796  RISE       1
\PanTime:TimerUDB:trig_disable\/main_5      macrocell18     3146   8426  988064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TiltTime:TimerUDB:timer_enable\/main_5
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 988282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8208
-------------------------------------   ---- 
End-of-path arrival time (ps)           8208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4   2320   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0   2320  976836  RISE       1
\TiltTime:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2960   5280  976836  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_5      macrocell27     2928   8208  988282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 988691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  988691  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_1           macrocell29    5219   7799  988691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell29         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:trig_disable\/main_1
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 988792p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7698
-------------------------------------   ---- 
End-of-path arrival time (ps)           7698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   2580   2580  973226  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_1                 macrocell28    5118   7698  988792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 988889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7601
-------------------------------------   ---- 
End-of-path arrival time (ps)           7601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   2580   2580  973226  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_2           macrocell29    5021   7601  988889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell29         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:timer_enable\/main_2
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 989164p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7326
-------------------------------------   ---- 
End-of-path arrival time (ps)           7326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  989164  RISE       1
\PanTime:TimerUDB:timer_enable\/main_2                 macrocell17    4746   7326  989164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:run_mode\/main_0
Capture Clock  : \PanTime:TimerUDB:run_mode\/clock_0
Path slack     : 989175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  989164  RISE       1
\PanTime:TimerUDB:run_mode\/main_0                     macrocell15    4735   7315  989175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:run_mode\/clock_0                        macrocell15         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989175p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7315
-------------------------------------   ---- 
End-of-path arrival time (ps)           7315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  989164  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_2           macrocell21    4735   7315  989175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989200p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   2580   2580  989200  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_6                macrocell23    4710   7290  989200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989288p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7202
-------------------------------------   ---- 
End-of-path arrival time (ps)           7202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q        macrocell24   1250   1250  986836  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_1  macrocell23   5952   7202  989288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989362p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7128
-------------------------------------   ---- 
End-of-path arrival time (ps)           7128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   2580   2580  973226  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_2           macrocell31    4548   7128  989362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_7
Capture Clock  : MODIN1_1/clock_0
Path slack     : 989618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6872
-------------------------------------   ---- 
End-of-path arrival time (ps)           6872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   2580   2580  989618  RISE       1
MODIN1_1/main_7                                         macrocell5     4292   6872  989618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6852
-------------------------------------   ---- 
End-of-path arrival time (ps)           6852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   2580   2580  989618  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_7                macrocell23    4272   6852  989638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_7
Capture Clock  : MODIN1_0/clock_0
Path slack     : 989670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   2580   2580  989618  RISE       1
MODIN1_0/main_7                                         macrocell4     4240   6820  989670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_6
Capture Clock  : MODIN1_1/clock_0
Path slack     : 989776p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6714
-------------------------------------   ---- 
End-of-path arrival time (ps)           6714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   2580   2580  989200  RISE       1
MODIN1_1/main_6                                         macrocell5     4134   6714  989776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 989854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q  macrocell24   1250   1250  986836  RISE       1
MODIN1_1/main_1                     macrocell5    5386   6636  989854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989875p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   2580   2580  989875  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_2                macrocell11    4035   6615  989875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 989881p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6609
-------------------------------------   ---- 
End-of-path arrival time (ps)           6609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   2580   2580  989881  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_3                macrocell11    4029   6609  989881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 989886p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   2580   2580  989875  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_2             macrocell14    4024   6604  989886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 989892p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   2580   2580  989881  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_3             macrocell14    4018   6598  989892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6501
-------------------------------------   ---- 
End-of-path arrival time (ps)           6501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  988691  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_1           macrocell31    3921   6501  989989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_2
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 989989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6501
-------------------------------------   ---- 
End-of-path arrival time (ps)           6501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q       macrocell27   1250   1250  973353  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_2  macrocell28   5251   6501  989989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:run_mode\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_3
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 990057p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6433
-------------------------------------   ---- 
End-of-path arrival time (ps)           6433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:run_mode\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:run_mode\/q           macrocell25   1250   1250  987659  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_3  macrocell28   5183   6433  990057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \TiltTime:TimerUDB:timer_enable\/main_2
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 990080p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6410
-------------------------------------   ---- 
End-of-path arrival time (ps)           6410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   2580   2580  973226  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_2                 macrocell27    3830   6410  990080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_8
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 990097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q  macrocell31   1250   1250  972866  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_8   macrocell27   5143   6393  990097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990229p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   2580   2580  989164  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_2           macrocell19    3681   6261  990229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:timer_enable\/main_1
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 990521p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5969
-------------------------------------   ---- 
End-of-path arrival time (ps)           5969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  988691  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_1                 macrocell27    3389   5969  990521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TiltTime:TimerUDB:run_mode\/main_0
Capture Clock  : \TiltTime:TimerUDB:run_mode\/clock_0
Path slack     : 990537p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5953
-------------------------------------   ---- 
End-of-path arrival time (ps)           5953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  988691  RISE       1
\TiltTime:TimerUDB:run_mode\/main_0                     macrocell25    3373   5953  990537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:run_mode\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990708p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q           macrocell17   1250   1250  975505  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_5  macrocell13   4532   5782  990708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990974p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   2580   2580  989875  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_2             macrocell13    2936   5516  990974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990986p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   2580   2580  989881  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_3             macrocell13    2924   5504  990986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_disable\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_7
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 991075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5415
-------------------------------------   ---- 
End-of-path arrival time (ps)           5415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_disable\/q       macrocell28   1250   1250  991075  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_7  macrocell27   4165   5415  991075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 991082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5408
-------------------------------------   ---- 
End-of-path arrival time (ps)           5408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q  macrocell27   1250   1250  973353  RISE       1
MODIN1_0/main_2                     macrocell4    4158   5408  991082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 991536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q  macrocell24   1250   1250  986836  RISE       1
MODIN1_0/main_1                     macrocell4    3704   4954  991536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991568p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q             macrocell24   1250   1250  986836  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_4  macrocell29   3672   4922  991568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell29         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_6
Capture Clock  : MODIN1_0/clock_0
Path slack     : 991569p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   2580   2580  989200  RISE       1
MODIN1_0/main_6                                         macrocell4     2341   4921  991569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991627p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q           macrocell17   1250   1250  975505  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_5  macrocell14   3613   4863  991627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991641p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4849
-------------------------------------   ---- 
End-of-path arrival time (ps)           4849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q        macrocell17   1250   1250  975505  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_5  macrocell11   3599   4849  991641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_5
Capture Clock  : MODIN1_1/clock_0
Path slack     : 991671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell4    1250   1250  991671  RISE       1
MODIN1_1/main_5  macrocell5    3569   4819  991671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991685p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                                macrocell4    1250   1250  991671  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_5  macrocell23   3555   4805  991685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 991722p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell5    1250   1250  991722  RISE       1
MODIN1_0/main_4  macrocell4    3518   4768  991722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991723p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q           macrocell12   1250   1250  987288  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_4  macrocell13   3517   4767  991723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_1\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 991741p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  991741  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_6  macrocell13   3499   4749  991741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 991761p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q             macrocell12   1250   1250  987288  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_4  macrocell21   3479   4729  991761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_0\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 991855p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_0\/q    macrocell13   1250   1250  991855  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_7  macrocell11   3385   4635  991855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_0\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991866p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_0\/q       macrocell13   1250   1250  991855  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_7  macrocell14   3374   4624  991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q  macrocell27   1250   1250  973353  RISE       1
MODIN1_1/main_2                     macrocell5    3064   4314  992176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992180p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q        macrocell27   1250   1250  973353  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_2  macrocell23   3060   4310  992180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capture_last\/q
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992287p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capture_last\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capture_last\/q             macrocell24   1250   1250  986836  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_4  macrocell31   2953   4203  992287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:timer_enable\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_3
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992303p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:timer_enable\/q       macrocell27   1250   1250  973353  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_3  macrocell27   2937   4187  992303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_7
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q  macrocell31   1250   1250  972866  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_7   macrocell28   2810   4060  992430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_rise_detected\/q
Path End       : \TiltTime:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \TiltTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_rise_detected\/q       macrocell31   1250   1250  972866  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/main_5  macrocell31   2794   4044  992446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_rise_detected\/clock_0             macrocell31         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_5
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992590p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell4    1250   1250  991671  RISE       1
MODIN1_0/main_5  macrocell4    2650   3900  992590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_disable\/q
Path End       : \TiltTime:TimerUDB:trig_disable\/main_6
Capture Clock  : \TiltTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_disable\/q       macrocell28   1250   1250  991075  RISE       1
\TiltTime:TimerUDB:trig_disable\/main_6  macrocell28   2637   3887  992603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_disable\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992635p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q           macrocell12   1250   1250  987288  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_4  macrocell14   2605   3855  992635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992643p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q        macrocell12   1250   1250  987288  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_4  macrocell11   2597   3847  992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capture_last\/q
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992643p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capture_last\/clock_0                    macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capture_last\/q             macrocell12   1250   1250  987288  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_4  macrocell19   2597   3847  992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell19         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell5    1250   1250  991722  RISE       1
MODIN1_1/main_4  macrocell5    2595   3845  992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \TiltTime:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \TiltTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell5          0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                                macrocell5    1250   1250  991722  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/main_4  macrocell23   2594   3844  992646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_1\/q
Path End       : \PanTime:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \PanTime:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992656p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_1\/q       macrocell14   1250   1250  991741  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/main_6  macrocell14   2584   3834  992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_1\/q
Path End       : \PanTime:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \PanTime:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_1\/clock_0                macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_1\/q    macrocell14   1250   1250  991741  RISE       1
\PanTime:TimerUDB:capt_int_temp\/main_6  macrocell11   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_4
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992709p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q       macrocell17   1250   1250  975505  RISE       1
\PanTime:TimerUDB:timer_enable\/main_4  macrocell17   2531   3781  992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:timer_enable\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_3
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992709p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:timer_enable\/q       macrocell17   1250   1250  975505  RISE       1
\PanTime:TimerUDB:trig_disable\/main_3  macrocell18   2531   3781  992709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_rise_detected\/q
Path End       : \PanTime:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \PanTime:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992714p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_rise_detected\/q       macrocell21   1250   1250  975514  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/main_5  macrocell21   2526   3776  992714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_rise_detected\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_8
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992718p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_rise_detected\/q  macrocell21   1250   1250  975514  RISE       1
\PanTime:TimerUDB:timer_enable\/main_8   macrocell17   2522   3772  992718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_rise_detected\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_7
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 992718p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_rise_detected\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_rise_detected\/q  macrocell21   1250   1250  975514  RISE       1
\PanTime:TimerUDB:trig_disable\/main_7   macrocell18   2522   3772  992718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_fall_detected\/q
Path End       : \PanTime:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \PanTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992934p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_fall_detected\/q       macrocell19   1250   1250  992934  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/main_5  macrocell19   2306   3556  992934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_fall_detected\/clock_0              macrocell19         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:run_mode\/q
Path End       : \TiltTime:TimerUDB:timer_enable\/main_4
Capture Clock  : \TiltTime:TimerUDB:timer_enable\/clock_0
Path slack     : 992936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:run_mode\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:run_mode\/q           macrocell25   1250   1250  987659  RISE       1
\TiltTime:TimerUDB:timer_enable\/main_4  macrocell27   2304   3554  992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:timer_enable\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:int_capt_count_0\/q
Path End       : \PanTime:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \PanTime:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992946p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:int_capt_count_0\/q       macrocell13   1250   1250  991855  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/main_7  macrocell13   2294   3544  992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:int_capt_count_0\/clock_0                macrocell13         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:trig_fall_detected\/q
Path End       : \TiltTime:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \TiltTime:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 993001p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:trig_fall_detected\/q       macrocell29   1250   1250  993001  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/main_5  macrocell29   2239   3489  993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:trig_fall_detected\/clock_0             macrocell29         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_disable\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_7
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_disable\/q       macrocell18   1250   1250  993003  RISE       1
\PanTime:TimerUDB:timer_enable\/main_7  macrocell17   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:trig_disable\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_6
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:trig_disable\/q       macrocell18   1250   1250  993003  RISE       1
\PanTime:TimerUDB:trig_disable\/main_6  macrocell18   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:run_mode\/q
Path End       : \PanTime:TimerUDB:timer_enable\/main_5
Capture Clock  : \PanTime:TimerUDB:timer_enable\/clock_0
Path slack     : 993008p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:run_mode\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:run_mode\/q           macrocell15   1250   1250  987621  RISE       1
\PanTime:TimerUDB:timer_enable\/main_5  macrocell17   2232   3482  993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:timer_enable\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:run_mode\/q
Path End       : \PanTime:TimerUDB:trig_disable\/main_4
Capture Clock  : \PanTime:TimerUDB:trig_disable\/clock_0
Path slack     : 993008p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:run_mode\/clock_0                        macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:run_mode\/q           macrocell15   1250   1250  987621  RISE       1
\PanTime:TimerUDB:trig_disable\/main_4  macrocell18   2232   3482  993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:trig_disable\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TiltTime:TimerUDB:capt_int_temp\/q
Path End       : \TiltTime:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \TiltTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   1000000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:capt_int_temp\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\TiltTime:TimerUDB:capt_int_temp\/q         macrocell23    1250   1250  994282  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2898   4148  994282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\TiltTime:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PanTime:TimerUDB:capt_int_temp\/q
Path End       : \PanTime:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \PanTime:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994316p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1570
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4114
-------------------------------------   ---- 
End-of-path arrival time (ps)           4114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:capt_int_temp\/clock_0                   macrocell11         0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\PanTime:TimerUDB:capt_int_temp\/q         macrocell11    1250   1250  994316  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2864   4114  994316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PanTime:TimerUDB:rstSts:stsreg\/clock                     statusicell1        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999982315p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6165
-------------------------------------   ---- 
End-of-path arrival time (ps)           6165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   3850   3850  999982315  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2315   6165  999982315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:runmode_enable\/q
Path End       : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 999984311p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                       -11520
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:runmode_enable\/clock_0                   macrocell9          0      0  RISE       1

Data path
pin name                                  model name     delay     AT      slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:runmode_enable\/q        macrocell9      1250   1250  999984311  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2919   4169  999984311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_635/main_1
Capture Clock  : Net_635/clock_0
Path slack     : 999987833p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT      slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   5030   5030  999987833  RISE       1
Net_635/main_1                           macrocell8      3627   8657  999987833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_635/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_564/main_1
Capture Clock  : Net_564/clock_0
Path slack     : 999987895p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8595
-------------------------------------   ---- 
End-of-path arrival time (ps)           8595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT      slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   5680   5680  999987895  RISE       1
Net_564/main_1                           macrocell6      2915   8595  999987895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_564/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : Net_633/main_0
Capture Clock  : Net_633/clock_0
Path slack     : 999989421p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7069
-------------------------------------   ---- 
End-of-path arrival time (ps)           7069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT      slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell1   3850   3850  999982315  RISE       1
Net_633/main_0                          macrocell7      3219   7069  999989421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_633/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_635/main_0
Capture Clock  : Net_635/clock_0
Path slack     : 999990732p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  999990732  RISE       1
Net_635/main_0                                        macrocell8     3178   5758  999990732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_635/clock_0                                            macrocell8          0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_564/main_0
Capture Clock  : Net_564/clock_0
Path slack     : 999991596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  999990732  RISE       1
Net_564/main_0                                        macrocell6     2314   4894  999991596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
Net_564/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \AMux_Sel:PWMUDB:runmode_enable\/main_0
Capture Clock  : \AMux_Sel:PWMUDB:runmode_enable\/clock_0
Path slack     : 999991596p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000000
- Setup time                                        -3510
--------------------------------------------   ---------- 
End-of-path required time (ps)                  999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT      slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  999990732  RISE       1
\AMux_Sel:PWMUDB:runmode_enable\/main_0               macrocell9     2314   4894  999991596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\AMux_Sel:PWMUDB:runmode_enable\/clock_0                   macrocell9          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

