<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

</twCmdLine><twDesign>telescope.ncd</twDesign><twDesignPath>telescope.ncd</twDesignPath><twPCF>telescope.pcf</twPCF><twPcfPath>telescope.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff676"><twDevName>xc5vlx50</twDevName><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-10-12, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twConstName><twItemCnt>1289</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>350</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_5 (SLICE_X45Y23.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.200</twSlack><twSrc BELType="FF">prescaler_2</twSrc><twDest BELType="FF">slowClocker_5</twDest><twTotPathDel>3.628</twTotPathDel><twClkSkew dest = "1.089" src = "1.226">0.137</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_2</twSrc><twDest BELType='FF'>slowClocker_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_5</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>3.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.420</twSlack><twSrc BELType="FF">prescaler_7</twSrc><twDest BELType="FF">slowClocker_5</twDest><twTotPathDel>3.406</twTotPathDel><twClkSkew dest = "1.089" src = "1.228">0.139</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_7</twSrc><twDest BELType='FF'>slowClocker_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_5</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>3.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.443</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_5</twDest><twTotPathDel>3.385</twTotPathDel><twClkSkew dest = "1.089" src = "1.226">0.137</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_5</twBEL></twPathDel><twLogDel>1.081</twLogDel><twRouteDel>2.304</twRouteDel><twTotDel>3.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_6 (SLICE_X45Y23.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.201</twSlack><twSrc BELType="FF">prescaler_2</twSrc><twDest BELType="FF">slowClocker_6</twDest><twTotPathDel>3.627</twTotPathDel><twClkSkew dest = "1.089" src = "1.226">0.137</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_2</twSrc><twDest BELType='FF'>slowClocker_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_6</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>3.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.421</twSlack><twSrc BELType="FF">prescaler_7</twSrc><twDest BELType="FF">slowClocker_6</twDest><twTotPathDel>3.405</twTotPathDel><twClkSkew dest = "1.089" src = "1.228">0.139</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_7</twSrc><twDest BELType='FF'>slowClocker_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_6</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>3.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.444</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_6</twDest><twTotPathDel>3.384</twTotPathDel><twClkSkew dest = "1.089" src = "1.226">0.137</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_6</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.304</twRouteDel><twTotDel>3.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point slowClocker_7 (SLICE_X45Y23.SR), 15 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.201</twSlack><twSrc BELType="FF">prescaler_2</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>3.627</twTotPathDel><twClkSkew dest = "1.089" src = "1.226">0.137</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_2</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y18.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.547</twRouteDel><twTotDel>3.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.421</twSlack><twSrc BELType="FF">prescaler_7</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>3.405</twTotPathDel><twClkSkew dest = "1.089" src = "1.228">0.139</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_7</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;7&gt;</twComp><twBEL>prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.325</twRouteDel><twTotDel>3.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.444</twSlack><twSrc BELType="FF">prescaler_0</twSrc><twDest BELType="FF">slowClocker_7</twDest><twTotPathDel>3.384</twTotPathDel><twClkSkew dest = "1.089" src = "1.226">0.137</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>prescaler_0</twSrc><twDest BELType='FF'>slowClocker_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X47Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>prescaler&lt;3&gt;</twComp><twBEL>prescaler_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>prescaler&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp><twBEL>slowClocker_cmp_eq000010</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>slowClocker_cmp_eq000010</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_cmp_eq000064</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y20.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>slowClocker_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y23.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>slowClocker_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y23.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slowClocker&lt;7&gt;</twComp><twBEL>slowClocker_7</twBEL></twPathDel><twLogDel>1.080</twLogDel><twRouteDel>2.304</twRouteDel><twTotDel>3.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/ct_mots/carry (SLICE_X50Y45.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/ct_mots/compte_0</twSrc><twDest BELType="FF">make_tel_a.r_lmk/ct_mots/carry</twDest><twTotPathDel>0.449</twTotPathDel><twClkSkew dest = "0.149" src = "0.110">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.r_lmk/ct_mots/compte_0</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/ct_mots/carry</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y47.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/compte&lt;2&gt;</twComp><twBEL>make_tel_a.r_lmk/ct_mots/compte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/compte&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.156</twDelInfo><twComp>make_tel_a.r_lmk/ct_mots/carry</twComp><twBEL>make_tel_a.r_lmk/ct_mots/compte_cmp_eq00001</twBEL><twBEL>make_tel_a.r_lmk/ct_mots/carry</twBEL></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.449</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/scaler/carry (SLICE_X49Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/scaler/compte_0</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/scaler/carry</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew dest = "0.108" src = "0.107">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/scaler/compte_0</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/scaler/carry</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X48Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/scaler/compte_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/compte&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>make_tel_a.r_lmk/mw/scaler/carry</twComp><twBEL>make_tel_a.r_lmk/mw/scaler/carry</twBEL></twPathDel><twLogDel>0.171</twLogDel><twRouteDel>0.247</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.r_lmk/mw/shiftReg_19 (SLICE_X46Y57.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">make_tel_a.r_lmk/mw/shiftReg_18</twSrc><twDest BELType="FF">make_tel_a.r_lmk/mw/shiftReg_19</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_18</twSrc><twDest BELType='FF'>make_tel_a.r_lmk/mw/shiftReg_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X46Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;19&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/shiftReg_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y57.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>make_tel_a.r_lmk/mw/shiftReg&lt;19&gt;</twComp><twBEL>make_tel_a.r_lmk/mw/shiftReg_mux0000&lt;19&gt;1</twBEL><twBEL>make_tel_a.r_lmk/mw/shiftReg_19</twBEL></twPathDel><twLogDel>0.190</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk25MHz</twDestClk><twPctLog>44.7</twPctLog><twPctRoute>55.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN1" clockNet="clk25MHz"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tbgper_I" slack="38.502" period="40.000" constraintValue="40.000" deviceLimit="1.498" freqLimit="667.557" physResource="clk25MHz_BUFG/I0" logResource="clk25MHz_BUFG/I0" locationPin="BUFGCTRL_X0Y24.I0" clockNet="clk25MHz1"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   </twConstName><twItemCnt>647</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>553</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.299</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/sync_50 (SLICE_X42Y71.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.701</twSlack><twSrc BELType="FF">reset</twSrc><twDest BELType="FF">fLink/sync_50</twDest><twTotPathDel>3.853</twTotPathDel><twClkSkew dest = "1.308" src = "1.484">0.176</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.161" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.270</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>reset</twSrc><twDest BELType='FF'>fLink/sync_50</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk25MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y75.D4</twSite><twDelType>net</twDelType><twFanCnt>1192</twFanCnt><twDelInfo twEdge="twRising">2.497</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/sync_50_not0001_inv</twComp><twBEL>fLink/sync_50_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>fLink/sync_50_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/sync_50</twComp><twBEL>fLink/sync_50</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>3.853</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0 (SLICE_X47Y74.A1), 4 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.008</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twDest><twTotPathDel>2.722</twTotPathDel><twClkSkew dest = "1.031" src = "1.193">0.162</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;5&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twBEL></twPathDel><twLogDel>0.612</twLogDel><twRouteDel>2.110</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.053</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twDest><twTotPathDel>2.677</twTotPathDel><twClkSkew dest = "1.031" src = "1.193">0.162</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;5&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>2.064</twRouteDel><twTotDel>2.677</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.227</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twDest><twTotPathDel>2.503</twTotPathDel><twClkSkew dest = "1.031" src = "1.193">0.162</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.874</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;5&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0</twBEL></twPathDel><twLogDel>0.607</twLogDel><twRouteDel>1.896</twRouteDel><twTotDel>2.503</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (SLICE_X48Y70.A1), 4 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.090</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.628</twTotPathDel><twClkSkew dest = "1.019" src = "1.193">0.174</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.128</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.006</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>0.593</twLogDel><twRouteDel>2.035</twRouteDel><twTotDel>2.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.121</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.597</twTotPathDel><twClkSkew dest = "1.019" src = "1.193">0.174</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.006</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>1.998</twRouteDel><twTotDel>2.597</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.141</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twTotPathDel>2.577</twTotPathDel><twClkSkew dest = "1.019" src = "1.193">0.174</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.203" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.108</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X49Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y76.B2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.071</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y76.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.006</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i&lt;11&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot</twBEL><twBEL>fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8</twBEL></twPathDel><twLogDel>0.599</twLogDel><twRouteDel>1.978</twRouteDel><twTotDel>2.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (SLICE_X48Y59.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">fLink/LSB_7</twSrc><twDest BELType="RAM">fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "0.478" src = "0.446">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/LSB_7</twSrc><twDest BELType='RAM'>fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/LSB&lt;7&gt;</twComp><twBEL>fLink/LSB_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y59.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.218</twDelInfo><twComp>fLink/LSB&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y59.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.217</twDelInfo><twComp>fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;11&gt;</twComp><twBEL>fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP (SLICE_X48Y57.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">fLink/MSB_4</twSrc><twDest BELType="RAM">fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP</twDest><twTotPathDel>0.355</twTotPathDel><twClkSkew dest = "0.474" src = "0.444">-0.030</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/MSB_4</twSrc><twDest BELType='RAM'>fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/MSB&lt;7&gt;</twComp><twBEL>fLink/MSB_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.223</twDelInfo><twComp>fLink/MSB&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y57.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.213</twDelInfo><twComp>fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;12&gt;</twComp><twBEL>fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.223</twRouteDel><twTotDel>0.355</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3 (SLICE_X49Y80.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twSrc><twDest BELType="FF">fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twDest><twTotPathDel>0.405</twTotPathDel><twClkSkew dest = "0.483" src = "0.441">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twSrc><twDest BELType='FF'>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y80.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.184</twDelInfo><twComp>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1&lt;3&gt;</twComp><twBEL>fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3</twBEL></twPathDel><twLogDel>0.161</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  
</twPinLimitBanner><twPinLimit anchorID="56" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;12&gt;/CLK" logResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK" locationPin="SLICE_X48Y57.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="57" type="MINHIGHPULSE" name="Twph" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;12&gt;/CLK" logResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK" locationPin="SLICE_X48Y57.CLK" clockNet="fLink/clk100MHz"/><twPinLimit anchorID="58" type="MINLOWPULSE" name="Twpl" slack="8.360" period="10.000" constraintValue="5.000" deviceLimit="0.820" physResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000&lt;12&gt;/CLK" logResource="fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP/CLK" locationPin="SLICE_X48Y57.CLK" clockNet="fLink/clk100MHz"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  
</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tpllper_CLKOUT" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2" locationPin="PLL_ADV_X0Y3.CLKOUT2" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tbgper_I" slack="1.002" period="2.500" constraintValue="2.500" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y30.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF"/></twPinLimitRpt></twConst><twConst anchorID="63" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.498</twMinPer></twConstHead><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  
</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tpllper_CLKOUT" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" logResource="fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1" locationPin="PLL_ADV_X0Y3.CLKOUT1" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tbgper_I" slack="3.502" period="5.000" constraintValue="5.000" deviceLimit="1.498" freqLimit="667.557" physResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" logResource="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0" locationPin="BUFGCTRL_X0Y27.I0" clockNet="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   </twConstName><twItemCnt>5397</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>864</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.378</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_0 (SLICE_X49Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.811</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_H/deser_inst/cptest_0</twDest><twTotPathDel>3.793</twTotPathDel><twClkSkew dest = "2.619" src = "2.775">0.156</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_H/deser_inst/cptest_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;7&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/cptest&lt;3&gt;</twComp><twBEL>fLink/DESER_GEN.deser_H/deser_inst/cptest_0</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>3.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_1 (SLICE_X49Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.811</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_H/deser_inst/cptest_1</twDest><twTotPathDel>3.793</twTotPathDel><twClkSkew dest = "2.619" src = "2.775">0.156</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_H/deser_inst/cptest_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;7&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/cptest&lt;3&gt;</twComp><twBEL>fLink/DESER_GEN.deser_H/deser_inst/cptest_1</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>3.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_2 (SLICE_X49Y56.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.811</twSlack><twSrc BELType="FF">fLink/SR_sig</twSrc><twDest BELType="FF">fLink/DESER_GEN.deser_H/deser_inst/cptest_2</twDest><twTotPathDel>3.793</twTotPathDel><twClkSkew dest = "2.619" src = "2.775">0.156</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>fLink/SR_sig</twSrc><twDest BELType='FF'>fLink/DESER_GEN.deser_H/deser_inst/cptest_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X47Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>fLink/SR_sig</twComp><twBEL>fLink/SR_sig</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y38.D3</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">1.737</twDelInfo><twComp>fLink/SR_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y38.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;7&gt;</twComp><twBEL>fLink/deser_VM/deser_inst/RESET_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y56.CE</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">1.401</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/RESET_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y56.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/cptest&lt;3&gt;</twComp><twBEL>fLink/DESER_GEN.deser_H/deser_inst/cptest_2</twBEL></twPathDel><twLogDel>0.655</twLogDel><twRouteDel>3.138</twRouteDel><twTotDel>3.793</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">fLink/hout_3</twSrc><twDest BELType="FF">fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.620</twTotPathDel><twClkSkew dest = "2.862" src = "2.614">-0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>fLink/hout_3</twSrc><twDest BELType='FF'>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y51.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/hout&lt;3&gt;</twComp><twBEL>fLink/hout_3</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y103.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>fLink/hout&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">fLink/hout_0</twSrc><twDest BELType="FF">fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.737</twTotPathDel><twClkSkew dest = "2.862" src = "2.614">-0.248</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>fLink/hout_0</twSrc><twDest BELType='FF'>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X50Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/hout&lt;3&gt;</twComp><twBEL>fLink/hout_0</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y103.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.365</twDelInfo><twComp>fLink/hout&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.365</twRouteDel><twTotDel>0.737</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.252</twSlack><twSrc BELType="FF">fLink/hout_4</twSrc><twDest BELType="FF">fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "2.862" src = "2.592">-0.270</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.228" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.240</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='FF'>fLink/hout_4</twSrc><twDest BELType='FF'>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk100MHz</twSrcClk><twPathDel><twSite>SLICE_X51Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>fLink/hout&lt;7&gt;</twComp><twBEL>fLink/hout_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X2Y103.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>fLink/hout&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X2Y103.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">0.027</twDelInfo><twComp>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twComp><twBEL>fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst</twBEL></twPathDel><twLogDel>0.372</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">fLink/clk50MHz</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from
 NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  
</twPinLimitBanner><twPinLimit anchorID="81" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y99.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y97.C" clockNet="fLink/clk50MHz"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tiodper_C" slack="16.668" period="20.000" constraintValue="20.000" deviceLimit="3.332" freqLimit="300.120" physResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" logResource="fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C" locationPin="IODELAY_X2Y91.C" clockNet="fLink/clk50MHz"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>2993221</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24190</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.977</twMinPer></twConstHead><twPathRptBanner iPaths="27846" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/blockTrig/baseMean/sMeani_13 (SLICE_X46Y38.D2), 27846 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="RAM">q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q2/blockTrig/baseMean/sMeani_13</twDest><twTotPathDel>9.846</twTotPathDel><twClkSkew dest = "1.141" src = "1.237">0.096</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q2/blockTrig/baseMean/sMeani_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X1Y8.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y8.DOBDOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>q2/blockTrig/baseMean/pretrigOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N1955</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;10&gt;</twBEL><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0003&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y30.CMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/basePretrig&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;_SW3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>N2229</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/basePretrig&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>N1993</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;13&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;</twBEL><twBEL>q2/blockTrig/baseMean/sMeani_13</twBEL></twPathDel><twLogDel>3.294</twLogDel><twRouteDel>6.552</twRouteDel><twTotDel>9.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.057</twSlack><twSrc BELType="RAM">q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q2/blockTrig/baseMean/sMeani_13</twDest><twTotPathDel>9.812</twTotPathDel><twClkSkew dest = "1.141" src = "1.237">0.096</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q2/blockTrig/baseMean/sMeani_13</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB36_X1Y8.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y8.DOBDOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>q2/blockTrig/baseMean/pretrigOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N1955</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;10&gt;</twBEL><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0003&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y30.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0000&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/basePretrig&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;_SW3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>N2229</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/basePretrig&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>N1993</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;13&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;</twBEL><twBEL>q2/blockTrig/baseMean/sMeani_13</twBEL></twPathDel><twLogDel>3.318</twLogDel><twRouteDel>6.494</twRouteDel><twTotDel>9.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.076</twSlack><twSrc BELType="RAM">q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q2/blockTrig/baseMean/sMeani_13</twDest><twTotPathDel>9.788</twTotPathDel><twClkSkew dest = "1.141" src = "1.242">0.101</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q2/blockTrig/baseMean/sMeani_13</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X1Y8.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y8.DOADOL12</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>q2/blockTrig/baseMean/pretrigOut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>N1931</twComp><twBEL>q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y29.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>N1931</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y29.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;6&gt;</twBEL><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y29.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0003&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y29.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y30.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y30.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0000&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/basePretrig&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;_SW3_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y36.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>N2229</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/basePretrig&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y38.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>N1993</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;13&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;8&gt;</twBEL><twBEL>q2/blockTrig/baseMean/sMeani_13</twBEL></twPathDel><twLogDel>3.430</twLogDel><twRouteDel>6.358</twRouteDel><twTotDel>9.788</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2172" iCriticalPaths="0" sType="EndPoint">Paths for end point make_tel_a.scBloc_a/picItfBloc/busData_2 (SLICE_X23Y77.CX), 2172 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus.rd</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/picItfBloc/busData_2</twDest><twTotPathDel>9.681</twTotPathDel><twClkSkew dest = "1.059" src = "1.144">0.085</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus.rd</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/picItfBloc/busData_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X40Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X40Y86.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.rd</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus.rd</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.rd</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_7</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_rd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.C2</twSite><twDelType>net</twDelType><twFanCnt>121</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>slowCtBus_rd</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/segAdRd&lt;1&gt;</twComp><twBEL>i1/waverFast/decodSeg_and0000_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N2016</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y90.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>i1/waverFast/segsOut&lt;5&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>i1/waverFast/segsOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;310</twComp><twBEL>slowCtBusRd&lt;2&gt;310</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.754</twDelInfo><twComp>slowCtBusRd&lt;2&gt;310</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;315</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>slowCtBusRd&lt;2&gt;315</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;414</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;3&gt;</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/busData_2</twBEL></twPathDel><twLogDel>1.216</twLogDel><twRouteDel>8.465</twRouteDel><twTotDel>9.681</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/usb/slowCtBus.addr_6</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/picItfBloc/busData_2</twDest><twTotPathDel>9.703</twTotPathDel><twClkSkew dest = "0.452" src = "0.503">0.051</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_a.scBloc_a/usb/slowCtBus.addr_6</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/picItfBloc/busData_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X26Y76.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y76.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_7</twComp><twBEL>make_tel_a.scBloc_a/usb/slowCtBus.addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.C6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>make_tel_a.scBloc_a/usb/slowCtBus.addr_6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>adc_monitor/aligneur/adcNr&lt;2&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>slowCtBus_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/N37</twComp><twBEL>i1/waverFast/decodSeg_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>i1/waverFast/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y90.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>i1/waverFast/segsOut&lt;5&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>i1/waverFast/segsOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;310</twComp><twBEL>slowCtBusRd&lt;2&gt;310</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.754</twDelInfo><twComp>slowCtBusRd&lt;2&gt;310</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;315</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>slowCtBusRd&lt;2&gt;315</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;414</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;3&gt;</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/busData_2</twBEL></twPathDel><twLogDel>1.195</twLogDel><twRouteDel>8.508</twRouteDel><twTotDel>9.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="FF">make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType="FF">make_tel_a.scBloc_a/picItfBloc/busData_2</twDest><twTotPathDel>9.704</twTotPathDel><twClkSkew dest = "0.452" src = "0.472">0.020</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6</twSrc><twDest BELType='FF'>make_tel_a.scBloc_a/picItfBloc/busData_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X27Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y74.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_7</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y69.C3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y69.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>adc_monitor/aligneur/adcNr&lt;2&gt;</twComp><twBEL>make_tel_a.scBloc_a/slowCtBus_addr&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">1.671</twDelInfo><twComp>slowCtBus_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/N37</twComp><twBEL>i1/waverFast/decodSeg_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>i1/waverFast/N37</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/decodSegLate</twComp><twBEL>i1/waverFast/decodSeg_and0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>i1/waverFast/decodSeg</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/segAdRd&lt;0&gt;</twComp><twBEL>i1/waverFast/segAdRd&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y90.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.330</twDelInfo><twComp>i1/waverFast/segAdRd&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y90.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>i1/waverFast/segsOut&lt;5&gt;</twComp><twBEL>i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y90.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>i1/waverFast/segsOut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y90.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;310</twComp><twBEL>slowCtBusRd&lt;2&gt;310</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.754</twDelInfo><twComp>slowCtBusRd&lt;2&gt;310</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;315</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y79.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>slowCtBusRd&lt;2&gt;315</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y79.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp><twBEL>slowCtBusRd&lt;2&gt;414</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>slowCtBusRd&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>make_tel_a.scBloc_a/picItfBloc/busData&lt;3&gt;</twComp><twBEL>make_tel_a.scBloc_a/picItfBloc/busData_2</twBEL></twPathDel><twLogDel>1.195</twLogDel><twRouteDel>8.509</twRouteDel><twTotDel>9.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>12.3</twPctLog><twPctRoute>87.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23988" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/blockTrig/baseMean/sMeani_10 (SLICE_X43Y37.A1), 23988 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="RAM">q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q2/blockTrig/baseMean/sMeani_10</twDest><twTotPathDel>9.566</twTotPathDel><twClkSkew dest = "1.079" src = "1.237">0.158</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q2/blockTrig/baseMean/sMeani_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X1Y8.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y8.DOBDOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>q2/blockTrig/baseMean/pretrigOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N1955</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;10&gt;</twBEL><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;19&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0003&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.DMUX</twSite><twDelType>Taxd</twDelType><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>q2/blockTrig/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/N3</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;101</twBEL><twBEL>q2/blockTrig/baseMean/sMeani_10</twBEL></twPathDel><twLogDel>3.408</twLogDel><twRouteDel>6.158</twRouteDel><twTotDel>9.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.296</twSlack><twSrc BELType="RAM">q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q2/blockTrig/baseMean/sMeani_10</twDest><twTotPathDel>9.511</twTotPathDel><twClkSkew dest = "1.079" src = "1.237">0.158</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q2/blockTrig/baseMean/sMeani_10</twDest><twLogLvls>9</twLogLvls><twSrcSite>RAMB36_X1Y8.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y8.DOBDOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>q2/blockTrig/baseMean/pretrigOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N1955</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;10&gt;</twBEL><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;19&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0003&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y32.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y32.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>q2/blockTrig/baseMean/sSum&lt;20&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_xor&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y37.A4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0000&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>q2/blockTrig/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/N3</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;101</twBEL><twBEL>q2/blockTrig/baseMean/sMeani_10</twBEL></twPathDel><twLogDel>3.467</twLogDel><twRouteDel>6.044</twRouteDel><twTotDel>9.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="RAM">q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType="FF">q2/blockTrig/baseMean/sMeani_10</twDest><twTotPathDel>9.477</twTotPathDel><twClkSkew dest = "1.079" src = "1.237">0.158</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twSrc><twDest BELType='FF'>q2/blockTrig/baseMean/sMeani_10</twDest><twLogLvls>8</twLogLvls><twSrcSite>RAMB36_X1Y8.CLKARDCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>RAMB36_X1Y8.DOBDOU4</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twComp><twBEL>q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y32.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.065</twDelInfo><twComp>q2/blockTrig/baseMean/pretrigOut&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET&lt;7&gt;</twComp><twBEL>q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N1955</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y30.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_lut&lt;10&gt;</twBEL><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y31.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Madd_sSum_mux0003_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0003&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y30.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.366</twDelInfo><twComp>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y31.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y31.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>q2/blockTrig/baseMean/Msub_sSum_mux0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>q2/blockTrig/baseMean/sSum_mux0000&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;15&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;110</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y36.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>q2/blockTrig/N38</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/blockTrig/N3</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y37.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.972</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y37.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;11&gt;</twComp><twBEL>q2/blockTrig/baseMean/sMeani_mux0002&lt;11&gt;101</twBEL><twBEL>q2/blockTrig/baseMean/sMeani_10</twBEL></twPathDel><twLogDel>3.486</twLogDel><twRouteDel>5.991</twRouteDel><twTotDel>9.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR6), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.108</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/daddr_6</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.104</twTotPathDel><twClkSkew dest = "0.448" src = "0.452">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>sysMonBlock/system_mon/daddr_6</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/mydready</twComp><twBEL>sysMonBlock/system_mon/daddr_6</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DADDR6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.333</twDelInfo><twComp>sysMonBlock/system_mon/daddr&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DADR</twDelType><twDelInfo twEdge="twFalling">-0.574</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.229</twLogDel><twRouteDel>0.333</twRouteDel><twTotDel>0.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-220.2</twPctLog><twPctRoute>320.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DI1), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.116</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/din_1</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.088</twTotPathDel><twClkSkew dest = "0.448" src = "0.476">0.028</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>sysMonBlock/system_mon/din_1</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X26Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/din&lt;1&gt;</twComp><twBEL>sysMonBlock/system_mon/din_1</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.336</twDelInfo><twComp>sysMonBlock/system_mon/din&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.593</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.248</twLogDel><twRouteDel>0.336</twRouteDel><twTotDel>0.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-281.8</twPctLog><twPctRoute>381.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR1), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.127</twSlack><twSrc BELType="FF">sysMonBlock/system_mon/daddr_1</twSrc><twDest BELType="OTHER">sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twTotPathDel>0.123</twTotPathDel><twClkSkew dest = "0.448" src = "0.452">0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>sysMonBlock/system_mon/daddr_1</twSrc><twDest BELType='OTHER'>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>sysMonBlock/system_mon/mydready</twComp><twBEL>sysMonBlock/system_mon/daddr_1</twBEL></twPathDel><twPathDel><twSite>SYSMON_X0Y0.DADDR1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.352</twDelInfo><twComp>sysMonBlock/system_mon/daddr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SYSMON_X0Y0.DCLK</twSite><twDelType>Tmonckd_DADR</twDelType><twDelInfo twEdge="twFalling">-0.574</twDelInfo><twComp>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twComp><twBEL>sysMonBlock/system_mon/sysmon_inst/SYSMON_INST</twBEL></twPathDel><twLogDel>-0.229</twLogDel><twRouteDel>0.352</twRouteDel><twTotDel>0.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk</twDestClk><twPctLog>-186.2</twPctLog><twPctRoute>286.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Tdcmpc" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y9.CLKIN" clockNet="clk1"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tdcmpco" slack="2.594" period="10.000" constraintValue="10.000" deviceLimit="7.406" freqLimit="135.026" physResource="delDcm/DCM_ADV_INST/CLK0" logResource="delDcm/DCM_ADV_INST/CLK0" locationPin="DCM_ADV_X0Y9.CLK0" clockNet="delDcm/CLK0_BUF"/><twPinLimit anchorID="112" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="delDcm/DCM_ADV_INST/CLKIN" logResource="delDcm/DCM_ADV_INST/CLKIN" locationPin="DCM_ADV_X0Y9.CLKIN" clockNet="clk1"/></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.753</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_12 (SLICE_X8Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.803</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_12</twDest><twTotPathDel>2.225</twTotPathDel><twClkSkew dest = "0.500" src = "0.437">-0.063</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_12</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.225</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X8Y81.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.803</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_13</twDest><twTotPathDel>2.225</twTotPathDel><twClkSkew dest = "0.500" src = "0.437">-0.063</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.656</twLogDel><twRouteDel>1.569</twRouteDel><twTotDel>2.225</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/dataDecim_8 (SLICE_X2Y83.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.048</twSlack><twSrc BELType="FF">qh1/waverSlow/syncADC</twSrc><twDest BELType="FF">qh1/waverSlow/dataDecim_8</twDest><twTotPathDel>1.951</twTotPathDel><twClkSkew dest = "0.148" src = "0.114">-0.034</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>qh1/waverSlow/syncADC</twSrc><twDest BELType='FF'>qh1/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp><twBEL>qh1/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>qh1/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp><twBEL>qh1/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y83.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>qh1/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y83.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>qh1/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>qh1/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.297</twRouteDel><twTotDel>1.951</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">qh1/adcClk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y17.ADDRAL12), 1 path
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_9</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.489</twTotPathDel><twClkSkew dest = "0.611" src = "0.429">-0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_9</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;11&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_9</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y17.ADDRAL12</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y17.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y17.ADDRAL10), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.313</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_7</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.490</twTotPathDel><twClkSkew dest = "0.611" src = "0.434">-0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_7</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;7&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y17.ADDRAL10</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y17.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.407</twRouteDel><twTotDel>0.490</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y17.ADDRAL8), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.315</twSlack><twSrc BELType="FF">qh1/waverSlow/adWrFifo_5</twSrc><twDest BELType="RAM">qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.492</twTotPathDel><twClkSkew dest = "0.611" src = "0.434">-0.177</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>qh1/waverSlow/adWrFifo_5</twSrc><twDest BELType='RAM'>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;7&gt;</twComp><twBEL>qh1/waverSlow/adWrFifo_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y17.ADDRAL8</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>qh1/waverSlow/adWrFifo&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y17.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">qh1/adcClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="126"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;qh1/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="127" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="qh1/ddr_16_1/bufferR/I" logResource="qh1/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y8.I" clockNet="qh1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="128" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y19.CLKARDCLKL" clockNet="qh1/adcClk"/><twPinLimit anchorID="129" type="MINPERIOD" name="Trper_CLKB" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y19.CLKBWRCLKL" clockNet="qh1/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="130" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1668</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.865</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_12 (SLICE_X2Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.245</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_12</twDest><twTotPathDel>1.754</twTotPathDel><twClkSkew dest = "0.141" src = "0.107">-0.034</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>q2/waverSlow/dataDecim_12</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.754</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_13 (SLICE_X2Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.245</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_13</twDest><twTotPathDel>1.754</twTotPathDel><twClkSkew dest = "0.141" src = "0.107">-0.034</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;13&gt;</twComp><twBEL>q2/waverSlow/dataDecim_13</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.100</twRouteDel><twTotDel>1.754</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X3Y64.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.246</twSlack><twSrc BELType="FF">q2/waverSlow/syncADC</twSrc><twDest BELType="FF">q2/waverSlow/dataDecim_8</twDest><twTotPathDel>1.731</twTotPathDel><twClkSkew dest = "0.119" src = "0.107">-0.012</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q2/waverSlow/syncADC</twSrc><twDest BELType='FF'>q2/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X3Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q2/waverSlow/syncADC</twComp><twBEL>q2/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y69.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>q2/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;3&gt;</twComp><twBEL>q2/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y64.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>q2/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y64.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q2/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q2/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.077</twRouteDel><twTotDel>1.731</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q2/adcClk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y12.ADDRBL7), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.158</twSlack><twSrc BELType="FF">q2/waverSlow/ctRdCirc_2</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.342</twTotPathDel><twClkSkew dest = "0.628" src = "0.444">-0.184</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q2/waverSlow/ctRdCirc_2</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y63.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;3&gt;</twComp><twBEL>q2/waverSlow/ctRdCirc_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y12.ADDRBL7</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>q2/waverSlow/ctRdCirc&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y12.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y12.ADDRAL9), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_4</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.384</twTotPathDel><twClkSkew dest = "0.628" src = "0.433">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_4</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y12.ADDRAL9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.282</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y12.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.384</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y12.ADDRAL11), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="FF">q2/waverSlow/ctWrCirc_6</twSrc><twDest BELType="RAM">q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.386</twTotPathDel><twClkSkew dest = "0.628" src = "0.433">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q2/waverSlow/ctWrCirc_6</twSrc><twDest BELType='RAM'>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X4Y62.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.364</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;7&gt;</twComp><twBEL>q2/waverSlow/ctWrCirc_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y12.ADDRAL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.284</twDelInfo><twComp>q2/waverSlow/ctWrCirc&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y12.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.102</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>0.386</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q2/adcClk</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="143"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q2/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="144" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q2/ddr_16_1/bufferR/I" logResource="q2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y5.I" clockNet="q2/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="145" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y12.CLKARDCLKL" clockNet="q2/adcClk"/><twPinLimit anchorID="146" type="MINPERIOD" name="Trper_CLKB" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y12.CLKBWRCLKL" clockNet="q2/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="147" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>1676</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>392</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.398</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_8 (SLICE_X1Y50.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.039</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_8</twDest><twTotPathDel>1.862</twTotPathDel><twClkSkew dest = "0.388" src = "0.452">0.064</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q3/waverSlow/dataDecim_8</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>1.862</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_9 (SLICE_X1Y50.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.039</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_9</twDest><twTotPathDel>1.862</twTotPathDel><twClkSkew dest = "0.388" src = "0.452">0.064</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q3/waverSlow/dataDecim_9</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>1.862</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/dataDecim_10 (SLICE_X1Y50.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.039</twSlack><twSrc BELType="FF">q3/waverSlow/syncADC</twSrc><twDest BELType="FF">q3/waverSlow/dataDecim_10</twDest><twTotPathDel>1.862</twTotPathDel><twClkSkew dest = "0.388" src = "0.452">0.064</twClkSkew><twDelConst>5.000</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>q3/waverSlow/syncADC</twSrc><twDest BELType='FF'>q3/waverSlow/dataDecim_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X2Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X2Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>q3/waverSlow/syncADC</twComp><twBEL>q3/waverSlow/syncADC</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>q3/waverSlow/syncADC</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;7&gt;</twComp><twBEL>q3/waverSlow/syncADC_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y50.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>q3/waverSlow/syncADC_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y50.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.193</twDelInfo><twComp>q3/waverSlow/dataDecim&lt;11&gt;</twComp><twBEL>q3/waverSlow/dataDecim_10</twBEL></twPathDel><twLogDel>0.654</twLogDel><twRouteDel>1.208</twRouteDel><twTotDel>1.862</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="5.000">q3/adcClk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y10.ADDRAU5), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.185</twSlack><twSrc BELType="FF">q3/waverSlow/adWrFifo_2</twSrc><twDest BELType="RAM">q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.608" src = "0.432">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q3/waverSlow/adWrFifo_2</twSrc><twDest BELType='RAM'>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp><twBEL>q3/waverSlow/adWrFifo_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y10.ADDRAU5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y10.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y10.ADDRAU6), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">q3/waverSlow/adWrFifo_3</twSrc><twDest BELType="RAM">q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.364</twTotPathDel><twClkSkew dest = "0.608" src = "0.432">-0.176</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q3/waverSlow/adWrFifo_3</twSrc><twDest BELType='RAM'>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y52.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp><twBEL>q3/waverSlow/adWrFifo_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y10.ADDRAU6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.281</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y10.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.281</twRouteDel><twTotDel>0.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y10.ADDRAL5), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">q3/waverSlow/adWrFifo_2</twSrc><twDest BELType="RAM">q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.598" src = "0.432">-0.166</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>q3/waverSlow/adWrFifo_2</twSrc><twDest BELType='RAM'>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;3&gt;</twComp><twBEL>q3/waverSlow/adWrFifo_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y10.ADDRAL5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>q3/waverSlow/adWrFifo&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y10.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">q3/adcClk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="160"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;q3/ddr_16_1/inputClk&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="161" type="MINPERIOD" name="Tbrper_I" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="q3/ddr_16_1/bufferR/I" logResource="q3/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y4.I" clockNet="q3/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" logResource="q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL" locationPin="RAMB36_X0Y7.CLKARDCLKL" clockNet="q3/adcClk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKB" slack="8.000" period="10.000" constraintValue="10.000" deviceLimit="2.000" freqLimit="500.000" physResource="q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" logResource="q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL" locationPin="RAMB36_X0Y7.CLKBWRCLKL" clockNet="q3/adcClk"/></twPinLimitRpt></twConst><twConst anchorID="164" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twUnconstPath anchorID="166" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.655</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.591</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.620</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y16.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y16.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.782</twLogDel><twRouteDel>1.838</twRouteDel><twTotDel>2.620</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y18.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twUnconstPath anchorID="168" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.451</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.425</twDel><twSUTime>-0.009</twSUTime><twTotPathDel>1.416</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y16.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y16.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>0.758</twRouteDel><twTotDel>1.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y17.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="169"><twUnconstPath anchorID="170" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.417</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.391</twDel><twSUTime>-0.009</twSUTime><twTotPathDel>1.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y16.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y16.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.293</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y17.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.009</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.658</twLogDel><twRouteDel>0.724</twRouteDel><twTotDel>1.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y17.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="171"><twUnconstPath anchorID="172" twDataPathType="twDataPathMinDelay" ><twTotDel>1.055</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.280</twDel><twSUTime>0.190</twSUTime><twTotPathDel>1.090</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y16.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y16.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y17.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y17.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.424</twLogDel><twRouteDel>0.666</twRouteDel><twTotDel>1.090</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y18.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twUnconstPath anchorID="174" twDataPathType="twDataPathMinDelay" ><twTotDel>1.087</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.312</twDel><twSUTime>0.190</twSUTime><twTotPathDel>1.122</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y16.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y16.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.424</twLogDel><twRouteDel>0.698</twRouteDel><twTotDel>1.122</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B2), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twUnconstPath anchorID="176" twDataPathType="twDataPathMinDelay" ><twTotDel>2.194</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.384</twDel><twSUTime>0.155</twSUTime><twTotPathDel>2.229</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y16.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y16.BQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y13.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.155</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.538</twLogDel><twRouteDel>1.691</twRouteDel><twTotDel>2.229</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="177" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="178" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="179" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y16.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="180"><twUnconstPath anchorID="181" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.383</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.383</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y34.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.836</twRouteDel><twTotDel>3.383</twTotDel><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="182"><twUnconstPath anchorID="183" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.252</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.252</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X47Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X47Y35.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y34.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y34.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>2.705</twRouteDel><twTotDel>3.252</twTotDel><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="184"><twUnconstPath anchorID="185" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.060</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.060</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y16.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.568</twLogDel><twRouteDel>2.492</twRouteDel><twTotDel>3.060</twTotDel><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="186" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>2093</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>343</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.316</twMinPer></twConstHead><twPathRptBanner iPaths="30" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X49Y35.B6), 30 paths
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.684</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.281</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOL2</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/state_FSM_FFd3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.404</twLogDel><twRouteDel>2.877</twRouteDel><twTotDel>5.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.735</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.230</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOL1</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.032</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/state_FSM_FFd3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.404</twLogDel><twRouteDel>2.826</twRouteDel><twTotDel>5.230</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.738</twSlack><twSrc BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>5.227</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="20"><twSrc BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB36_X1Y10.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>RAMB36_X1Y10.DOADOL7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y52.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y52.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_6</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y52.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>fLink/DESER_GEN.deser_H/deser_inst/state_FSM_FFd3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.405</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y35.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>2.413</twLogDel><twRouteDel>2.814</twRouteDel><twTotDel>5.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (SLICE_X50Y9.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.214</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twDest><twTotPathDel>4.751</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>1.102</twLogDel><twRouteDel>3.649</twRouteDel><twTotDel>4.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.353</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twDest><twTotPathDel>4.612</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>1.102</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.612</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="197"><twConstPath anchorID="198" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.451</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twDest><twTotPathDel>4.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>1.102</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>4.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (SLICE_X50Y9.SR), 22 paths
</twPathRptBanner><twPathRpt anchorID="199"><twConstPath anchorID="200" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.217</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twDest><twTotPathDel>4.748</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>3.649</twRouteDel><twTotDel>4.748</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="201"><twConstPath anchorID="202" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.356</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twDest><twTotPathDel>4.609</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y35.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.820</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>3.510</twRouteDel><twTotDel>4.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="203"><twConstPath anchorID="204" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>25.454</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twDest><twTotPathDel>4.511</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X48Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y35.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.396</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y34.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y34.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y20.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.501</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y20.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;2&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>icon_control0&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>icon_control0&lt;5&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y9.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>3.412</twRouteDel><twTotDel>4.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X51Y6.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (SLICE_X51Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.402</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twDest><twTotPathDel>0.402</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y48.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.250</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.250</twRouteDel><twTotDel>0.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X51Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.403</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twTotPathDel>0.403</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.193</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twLogDel>0.152</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="211"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="212" type="MINPERIOD" name="Trper_CLKA" slack="28.000" period="30.000" constraintValue="30.000" deviceLimit="2.000" freqLimit="500.000" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X1Y10.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="213" type="MINPERIOD" name="Trper_CLKA" slack="28.000" period="30.000" constraintValue="30.000" deviceLimit="2.000" freqLimit="500.000" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X1Y10.REGCLKARDRCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="214" type="MINPERIOD" name="Tbgper_I" slack="28.502" period="30.000" constraintValue="30.000" deviceLimit="1.498" freqLimit="667.557" physResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" logResource="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0" locationPin="BUFGCTRL_X0Y11.I0" clockNet="U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL"/></twPinLimitRpt></twConst><twConst anchorID="215" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.203</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X46Y35.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="216"><twConstPath anchorID="217" twDataPathType="twDataPathFromToDelay"><twSlack>11.797</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twTotPathDel>3.168</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y35.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>2.259</twRouteDel><twTotDel>3.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X46Y34.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="218"><twConstPath anchorID="219" twDataPathType="twDataPathFromToDelay"><twSlack>11.801</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twTotPathDel>3.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.909</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>3.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X46Y34.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="220"><twConstPath anchorID="221" twDataPathType="twDataPathFromToDelay"><twSlack>11.802</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twTotPathDel>3.163</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y28.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.528</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y28.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y34.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y34.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.908</twLogDel><twRouteDel>2.255</twRouteDel><twTotDel>3.163</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.7</twPctLog><twPctRoute>71.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X47Y35.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="222"><twSlack>1.689</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y35.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.253</twRouteDel><twTotDel>1.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X47Y35.CE), 1 path
</twPathRptBanner><twRacePath anchorID="223"><twSlack>1.689</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.468</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y35.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.047</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_GRP&lt;1&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>1.253</twRouteDel><twTotDel>1.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X48Y35.CE), 1 path
</twPathRptBanner><twRacePath anchorID="224"><twSlack>1.932</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y38.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.785</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.079</twDelInfo><twComp>q2/blockTrig/baseMean/sMeani&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y35.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y35.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.467</twLogDel><twRouteDel>1.500</twRouteDel><twTotDel>1.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="225" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.741</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y47.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="226"><twConstPath anchorID="227" twDataPathType="twDataPathFromToDelay"><twSlack>14.259</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.706</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y47.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.403</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.706</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y47.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="228"><twSlack>0.468</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X31Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X31Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y47.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y47.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.156</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.189</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.468</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="229" twConstType="PATHBLOCK" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>111</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X48Y30.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.124</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.646</twDel><twSUTime>0.443</twSUTime><twTotPathDel>3.089</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y20.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.085</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>3.089</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.121</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twDel>2.643</twDel><twSUTime>0.443</twSUTime><twTotPathDel>3.086</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y20.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE</twBEL></twPathDel><twLogDel>2.082</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>3.086</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X48Y30.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.123</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>2.646</twDel><twSUTime>0.442</twSUTime><twTotPathDel>3.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y20.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.084</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>3.088</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.120</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twDel>2.643</twDel><twSUTime>0.442</twSUTime><twTotPathDel>3.085</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y20.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE</twBEL></twPathDel><twLogDel>2.081</twLogDel><twRouteDel>1.004</twRouteDel><twTotDel>3.085</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X48Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.868</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.388</twDel><twSUTime>0.445</twSUTime><twTotPathDel>2.833</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y20.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.087</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>2.833</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>73.7</twPctLog><twPctRoute>26.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.865</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twDel>2.385</twDel><twSUTime>0.445</twSUTime><twTotPathDel>2.830</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y20.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.639</twDelInfo><twComp>slowClocker_cmp_eq0000</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE</twBEL></twPathDel><twLogDel>2.084</twLogDel><twRouteDel>0.746</twRouteDel><twTotDel>2.830</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X49Y24.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMinDelay" ><twTotDel>0.366</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.591</twDel><twSUTime>0.190</twSUTime><twTotPathDel>0.401</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X46Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y24.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.190</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.155</twLogDel><twRouteDel>0.246</twRouteDel><twTotDel>0.401</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X50Y10.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMinDelay" ><twTotDel>0.404</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.632</twDel><twSUTime>0.193</twSUTime><twTotPathDel>0.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y10.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y10.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y10.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.193</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.171</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X50Y33.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMinDelay" ><twTotDel>0.467</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR</twDest><twDel>0.656</twDel><twSUTime>0.154</twSUTime><twTotPathDel>0.502</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y31.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.345</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y33.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.154</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.502</twTotDel><twDestClk twEdge ="twRising">clk</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="248" twConstType="PATHBLOCK" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>211</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>194</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B5), 10 paths
</twPathRptBanner><twPathRpt anchorID="249"><twUnconstPath anchorID="250" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.766</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.702</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.731</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y11.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>2.155</twRouteDel><twTotDel>2.731</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="251"><twUnconstPath anchorID="252" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.434</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.370</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X51Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.508</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>1.823</twRouteDel><twTotDel>2.399</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="253"><twUnconstPath anchorID="254" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.152</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.088</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y11.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.249</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y11.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y12.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;2&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y12.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.576</twLogDel><twRouteDel>1.541</twRouteDel><twTotDel>2.117</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B2), 9 paths
</twPathRptBanner><twPathRpt anchorID="255"><twUnconstPath anchorID="256" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.553</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.489</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X51Y15.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.812</twLogDel><twRouteDel>1.706</twRouteDel><twTotDel>2.518</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="257"><twUnconstPath anchorID="258" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.550</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.486</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.515</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X51Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X51Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.812</twLogDel><twRouteDel>1.703</twRouteDel><twTotDel>2.515</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="259"><twUnconstPath anchorID="260" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.474</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.410</twDel><twSUTime>0.029</twSUTime><twTotPathDel>2.439</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X50Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk</twSrcClk><twPathDel><twSite>SLICE_X50Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.629</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.812</twLogDel><twRouteDel>1.627</twRouteDel><twTotDel>2.439</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X48Y15.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="261"><twUnconstPath anchorID="262" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.276</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D</twDest><twTotPathDel>2.276</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y15.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER</twComp></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>1.901</twRouteDel><twTotDel>2.276</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="263" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twConstName><twItemCnt>5823</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1434</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.999</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y22.DIADIL1), 5 paths
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.106</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.812</twTotPathDel><twClkSkew dest = "0.226" src = "0.273">0.047</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y20.DOBDOL4</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>i1/waverFast/circOut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn261</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.535</twRouteDel><twTotDel>3.812</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.797</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.235</twTotPathDel><twClkSkew dest = "0.816" src = "0.749">-0.067</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X43Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>i1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/N0</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.C1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn261</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.389</twRouteDel><twTotDel>3.235</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.837</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.157</twTotPathDel><twClkSkew dest = "0.563" src = "0.534">-0.029</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i1/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/N0</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.C1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y105.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn261</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.DIADIL1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>i1/waverFast/fifoIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y22.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.311</twRouteDel><twTotDel>3.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y22.DIADIU1), 5 paths
</twPathRptBanner><twPathRpt anchorID="270"><twConstPath anchorID="271" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.126</twSlack><twSrc BELType="RAM">i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.801</twTotPathDel><twClkSkew dest = "0.235" src = "0.273">0.038</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y20.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y20.DOBDOL5</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>i1/waverFast/circOut&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>i1/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.524</twRouteDel><twTotDel>3.801</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="272"><twConstPath anchorID="273" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.921</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.120</twTotPathDel><twClkSkew dest = "0.825" src = "0.749">-0.076</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X43Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>i1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/N0</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>i1/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.274</twRouteDel><twTotDel>3.120</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="274"><twConstPath anchorID="275" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.961</twSlack><twSrc BELType="FF">i1/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.042</twTotPathDel><twClkSkew dest = "0.572" src = "0.534">-0.038</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i1/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X42Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">i1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X42Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>i1/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y104.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>i1/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y104.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/N0</twComp><twBEL>i1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y105.D1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>i1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y105.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>i1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i1/waverFast/Mmux_fifoIn291</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y22.DIADIU1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>i1/waverFast/fifoIn&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y22.CLKARDCLKU</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>2.196</twRouteDel><twTotDel>3.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i1/adcClk</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y18.DIADIL0), 5 paths
</twPathRptBanner><twPathRpt anchorID="276"><twConstPath anchorID="277" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.189</twSlack><twSrc BELType="RAM">ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>3.728</twTotPathDel><twClkSkew dest = "0.226" src = "0.274">0.048</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='RAM'>ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X1Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>RAMB36_X1Y16.DOBDOL6</twSite><twDelType>Trcko_DORB</twDelType><twDelInfo twEdge="twRising">1.892</twDelInfo><twComp>ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y83.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>ql1/waverFast/circOut&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_a.scBloc_a/usb/address&lt;6&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn321</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y18.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>2.277</twLogDel><twRouteDel>1.451</twRouteDel><twTotDel>3.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>61.1</twPctLog><twPctRoute>38.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="278"><twConstPath anchorID="279" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.488</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_2</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.568</twTotPathDel><twClkSkew dest = "0.564" src = "0.473">-0.091</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_2</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X43Y89.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;2&gt;</twComp><twBEL>ql1/waverFast/acqFastCs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;9&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y83.D6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ql1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_a.scBloc_a/usb/address&lt;6&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn321</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y18.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>1.722</twRouteDel><twTotDel>2.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.513</twSlack><twSrc BELType="FF">ql1/waverFast/acqFastCs_1</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>2.527</twTotPathDel><twClkSkew dest = "0.564" src = "0.489">-0.075</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/acqFastCs_1</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X41Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X41Y85.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;1&gt;</twComp><twBEL>ql1/waverFast/acqFastCs_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y82.D5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>ql1/waverFast/acqFastCs&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>ql1/waverFast/ctRdCirc&lt;9&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y83.D6</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.263</twDelInfo><twComp>ql1/waverFast/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y83.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>make_tel_a.scBloc_a/usb/address&lt;6&gt;</twComp><twBEL>ql1/waverFast/Mmux_fifoIn321</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y18.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.778</twDelInfo><twComp>ql1/waverFast/fifoIn&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y18.CLKARDCLKL</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>1.681</twRouteDel><twTotDel>2.527</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y21.ADDRAU14), 1 path
</twPathRptBanner><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.181</twSlack><twSrc BELType="FF">i2/waverFast/adWrFifo_12</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.361</twTotPathDel><twClkSkew dest = "0.588" src = "0.408">-0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/adWrFifo_12</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>i2/waverFast/adWrFifo_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y21.ADDRAU14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.278</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y21.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y21.ADDRAU8), 1 path
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">i2/waverFast/adWrFifo_6</twSrc><twDest BELType="RAM">i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twTotPathDel>0.369</twTotPathDel><twClkSkew dest = "0.588" src = "0.418">-0.170</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>i2/waverFast/adWrFifo_6</twSrc><twDest BELType='RAM'>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twSrcClk><twPathDel><twSite>SLICE_X7Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;7&gt;</twComp><twBEL>i2/waverFast/adWrFifo_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y21.ADDRAU8</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>i2/waverFast/adWrFifo&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y21.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twComp><twBEL>i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.369</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">i2/adcClk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y17.ADDRAL14), 1 path
</twPathRptBanner><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.206</twSlack><twSrc BELType="FF">ql1/waverFast/adWrFifo_12</twSrc><twDest BELType="RAM">ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twTotPathDel>0.377</twTotPathDel><twClkSkew dest = "0.619" src = "0.448">-0.171</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>ql1/waverFast/adWrFifo_12</twSrc><twDest BELType='RAM'>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twSrcClk><twPathDel><twSite>SLICE_X43Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.345</twDelInfo><twComp>ql1/waverFast/adWrFifo&lt;12&gt;</twComp><twBEL>ql1/waverFast/adWrFifo_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y17.ADDRAL14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>ql1/waverFast/adWrFifo&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y17.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.262</twDelInfo><twComp>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twComp><twBEL>ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.000">ql1/adcClk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="288"><twPinLimitBanner>Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP &quot;ADC_250_CLK&quot; 4 ns HIGH 50% PRIORITY 1;</twPinLimitBanner><twPinLimit anchorID="289" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="ql1/ddr_16_1/bufferR/I" logResource="ql1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y9.I" clockNet="ql1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="290" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i1/ddr_16_1/bufferR/I" logResource="i1/ddr_16_1/bufferR/I" locationPin="BUFR_X1Y8.I" clockNet="i1/ddr_16_1/clkDelayedRaw"/><twPinLimit anchorID="291" type="MINPERIOD" name="Tbrper_I" slack="0.001" period="4.000" constraintValue="4.000" deviceLimit="3.999" freqLimit="250.063" physResource="i2/ddr_16_1/bufferR/I" logResource="i2/ddr_16_1/bufferR/I" locationPin="BUFR_X0Y9.I" clockNet="i2/ddr_16_1/clkDelayedRaw"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="292"><twConstRollup name="clk25MHz1" fullName="NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="23.968" errors="0" errorRollup="0" items="1289" itemsRollup="6044"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   " type="child" depth="1" requirement="10.000" prefType="period" actual="4.299" actualRollup="N/A" errors="0" errorRollup="0" items="647" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   " type="child" depth="1" requirement="2.500" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   " type="child" depth="1" requirement="5.000" prefType="period" actual="1.498" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" fullName="PERIOD analysis for net &quot;fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF&quot; derived from  NET &quot;clk25MHz1&quot; PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   " type="child" depth="1" requirement="20.000" prefType="period" actual="8.378" actualRollup="N/A" errors="0" errorRollup="0" items="5397" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="293">0</twUnmetConstCnt><twDataSheet anchorID="294" twNameLen="15"><twClk2SUList anchorID="295" twDestWidth="9"><twDest>ckAdcI1_n</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.894</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.894</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="296" twDestWidth="9"><twDest>ckAdcI1_p</twDest><twClk2SU><twSrc>ckAdcI1_n</twSrc><twRiseRise>3.894</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI1_p</twSrc><twRiseRise>3.894</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="297" twDestWidth="9"><twDest>ckAdcI2_n</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.709</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.709</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="298" twDestWidth="9"><twDest>ckAdcI2_p</twDest><twClk2SU><twSrc>ckAdcI2_n</twSrc><twRiseRise>3.709</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcI2_p</twSrc><twRiseRise>3.709</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="299" twDestWidth="9"><twDest>ckAdcQ2_n</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>4.865</twRiseRise><twRiseFall>1.755</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>4.865</twRiseRise><twRiseFall>1.755</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="300" twDestWidth="9"><twDest>ckAdcQ2_p</twDest><twClk2SU><twSrc>ckAdcQ2_n</twSrc><twRiseRise>4.865</twRiseRise><twRiseFall>1.755</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ2_p</twSrc><twRiseRise>4.865</twRiseRise><twRiseFall>1.755</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="301" twDestWidth="9"><twDest>ckAdcQ3_n</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>5.398</twRiseRise><twRiseFall>1.961</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>5.398</twRiseRise><twRiseFall>1.961</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="302" twDestWidth="9"><twDest>ckAdcQ3_p</twDest><twClk2SU><twSrc>ckAdcQ3_n</twSrc><twRiseRise>5.398</twRiseRise><twRiseFall>1.961</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQ3_p</twSrc><twRiseRise>5.398</twRiseRise><twRiseFall>1.961</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="303" twDestWidth="10"><twDest>ckAdcQH1_n</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>4.753</twRiseRise><twRiseFall>2.197</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>4.753</twRiseRise><twRiseFall>2.197</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="304" twDestWidth="10"><twDest>ckAdcQH1_p</twDest><twClk2SU><twSrc>ckAdcQH1_n</twSrc><twRiseRise>4.753</twRiseRise><twRiseFall>2.197</twRiseFall></twClk2SU><twClk2SU><twSrc>ckAdcQH1_p</twSrc><twRiseRise>4.753</twRiseRise><twRiseFall>2.197</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="305" twDestWidth="10"><twDest>ckAdcQL1_n</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.811</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.811</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="306" twDestWidth="10"><twDest>ckAdcQL1_p</twDest><twClk2SU><twSrc>ckAdcQL1_n</twSrc><twRiseRise>3.811</twRiseRise></twClk2SU><twClk2SU><twSrc>ckAdcQL1_p</twSrc><twRiseRise>3.811</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="307" twDestWidth="10"><twDest>clk25MHz_n</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>5.387</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>5.387</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="308" twDestWidth="10"><twDest>clk25MHz_p</twDest><twClk2SU><twSrc>clk25MHz_n</twSrc><twRiseRise>5.387</twRiseRise></twClk2SU><twClk2SU><twSrc>clk25MHz_p</twSrc><twRiseRise>5.387</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="309" twDestWidth="8"><twDest>sysClk_n</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.977</twRiseRise><twFallRise>1.807</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.977</twRiseRise><twFallRise>1.807</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="310" twDestWidth="8"><twDest>sysClk_p</twDest><twClk2SU><twSrc>sysClk_n</twSrc><twRiseRise>9.977</twRiseRise><twFallRise>1.807</twFallRise></twClk2SU><twClk2SU><twSrc>sysClk_p</twSrc><twRiseRise>9.977</twRiseRise><twFallRise>1.807</twFallRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="311"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>3013837</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>44289</twConnCnt></twConstCov><twStats anchorID="312"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq><twMaxFromToDel>3.203</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb  2 18:13:09 2021 </twTimestamp></twFoot><twClientInfo anchorID="313"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 697 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
