$date
	Sun Jan 11 17:39:24 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module neuronode_tb $end
$var wire 1 ! fire_out $end
$var reg 2 " thresh_in [1:0] $end
$var reg 1 # x_in $end
$var reg 1 $ y_in $end
$scope module dut $end
$var wire 2 % Threshold [1:0] $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var wire 2 & sum [1:0] $end
$var reg 1 ! fire $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b10 %
0$
0#
b10 "
0!
$end
#10
b1 &
1$
#20
0$
b1 &
1#
#30
1!
b10 &
1$
#40
0!
0$
b0 &
0#
b1 "
b1 %
#50
1!
b1 &
1$
#60
0$
b1 &
1#
#70
b10 &
1$
#80
