(S (NP (DT This) (NN paper)) (VP (VBZ proposes) (NP (NP (DT the) (NN architecture)) (PP (IN of) (NP (JJ partial) (NN sum) (NN generator))) (PP (IN for) (NP (ADJP (NN constituent) (NNS codes) (VBN based)) (JJ polar) (NN code) (NN decoder))))) (. .))
(S (NP (ADJP (NNP Constituent) (NNS codes) (VBN based)) (JJ polar) (NN code) (NN decoder)) (VP (VBZ has) (NP (NP (DT the) (NN advantage)) (PP (IN of) (NP (JJ low) (NN latency))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (DT no) (ADJP (RB purposefully) (VBN designed)) (JJ partial) (NN sum) (NN generator) (NN design)) (VP (VBZ exists) (SBAR (WHNP (IN that)) (S (VP (MD can) (VP (VB yield) (NP (NP (JJ desired) (NN timing)) (PP (IN for) (NP (DT the) (NN decoder))))))))) (. .))
(S (PP (IN From) (NP (DT this))) (, ,) (NP (PRP we)) (VP (VBP concoct) (NP (DT a) (ADJP (NN shift-register) (VBN based)) (JJ partial) (NN sum) (NN generator))) (. .))
(S (ADVP (RB Next)) (, ,) (S (NP (DT the) (JJ overall) (NN architecture) (CC and) (NN design) (NNS details)) (VP (VBP are) (VP (VBN described)))) (, ,) (CC and) (S (NP (NP (DT the) (JJ overhead)) (VP (VBN compared) (PP (IN with) (NP (JJ conventional) (JJ partial) (NN sum) (NN generator))))) (VP (VBZ is) (VP (VBN evaluated)))) (. .))
(S (ADVP (RB Finally)) (, ,) (NP (NP (NP (DT the) (NN implementation) (NNS results)) (PP (IN with) (NP (DT both) (NNP ASIC) (CC and) (NNP FPGA) (NN technology)))) (CC and) (NP (JJ relevant) (NNS discussions))) (VP (VBP are) (VP (VBN presented))) (. .))
