set_min_delay 10 -from and1 -rise_from * -to clk* -ignore_clock_latency -reset_path
