	component soc_system is
		port (
			clk_clk                       : in    std_logic                     := 'X';             -- clk
			debug_export                  : out   std_logic_vector(31 downto 0);                    -- export
			pll_2_outclk2_clk             : out   std_logic;                                        -- clk
			pp0_out_export                : out   std_logic_vector(7 downto 0);                     -- export
			pp1_out_export                : out   std_logic_vector(7 downto 0);                     -- export
			pp2_out_export                : out   std_logic_vector(7 downto 0);                     -- export
			reset_reset_n                 : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_2_wire_addr  : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_2_wire_ba    : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_2_wire_cas_n : out   std_logic;                                        -- cas_n
			sdram_controller_2_wire_cke   : out   std_logic;                                        -- cke
			sdram_controller_2_wire_cs_n  : out   std_logic;                                        -- cs_n
			sdram_controller_2_wire_dq    : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_2_wire_dqm   : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_2_wire_ras_n : out   std_logic;                                        -- ras_n
			sdram_controller_2_wire_we_n  : out   std_logic                                         -- we_n
		);
	end component soc_system;

