// Seed: 264019636
module module_0 (
    output tri1 void id_0,
    input uwire id_1,
    input tri0 id_2,
    output wire id_3,
    input tri id_4,
    output tri1 id_5,
    output tri id_6,
    input supply1 id_7,
    input tri1 id_8
);
  wire id_10;
  logic [7:0][1 'h0] id_11;
  always id_0 = 1'd0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  wire id_4;
  assign id_2 = ~id_0;
  module_0(
      id_2, id_0, id_0, id_2, id_1, id_2, id_2, id_1, id_1
  );
endmodule
