

================================================================
== Vitis HLS Report for 'decision_function_37'
================================================================
* Date:           Tue Mar 11 16:22:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_54 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_56 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read1014 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read913 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read812 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read711 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read610 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read59 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read48 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read37 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read26 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read15 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read812, i18 261675" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1044 = icmp_slt  i18 %p_read_54, i18 1175" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1044' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1045 = icmp_slt  i18 %p_read15, i18 259618" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1045' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1046 = icmp_slt  i18 %p_read711, i18 298" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1046' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1047 = icmp_slt  i18 %p_read48, i18 1202" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1047' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1048 = icmp_slt  i18 %p_read59, i18 1925" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1048' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1049 = icmp_slt  i18 %p_read_56, i18 261066" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1049' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1050 = icmp_slt  i18 %p_read15, i18 181" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1050' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1051 = icmp_slt  i18 %p_read48, i18 73" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1051' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1052 = icmp_slt  i18 %p_read, i18 595" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1052' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1053 = icmp_slt  i18 %p_read_54, i18 1482" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1053' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1054 = icmp_slt  i18 %p_read_55, i18 2018" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1054' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1055 = icmp_slt  i18 %p_read_55, i18 384" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1055' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1056 = icmp_slt  i18 %p_read_54, i18 261929" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1056' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1057 = icmp_slt  i18 %p_read1014, i18 262066" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1057' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1058 = icmp_slt  i18 %p_read, i18 262125" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1058' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1059 = icmp_slt  i18 %p_read26, i18 27" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1059' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1060 = icmp_slt  i18 %p_read59, i18 262099" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1060' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1061 = icmp_slt  i18 %p_read15, i18 703" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1061' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1062 = icmp_slt  i18 %p_read37, i18 745" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1062' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1063 = icmp_slt  i18 %p_read59, i18 153" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1063' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1064 = icmp_slt  i18 %p_read48, i18 2154" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1064' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1065 = icmp_slt  i18 %p_read48, i18 1766" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1065' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1066 = icmp_slt  i18 %p_read610, i18 22" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1066' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1067 = icmp_slt  i18 %p_read26, i18 1055" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1067' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1068 = icmp_slt  i18 %p_read, i18 4658" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1068' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1069 = icmp_slt  i18 %p_read913, i18 261463" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1069' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1070 = icmp_slt  i18 %p_read48, i18 261790" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1070' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1071 = icmp_slt  i18 %p_read_56, i18 261868" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1071' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1072 = icmp_slt  i18 %p_read_56, i18 266" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1072' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1044, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_1009 = and i1 %icmp_ln86_1045, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1009' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_203)   --->   "%xor_ln104_504 = xor i1 %icmp_ln86_1045, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_203 = and i1 %xor_ln104_504, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_203' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_1010 = and i1 %icmp_ln86_1046, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1010' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1012 = and i1 %icmp_ln86_1048, i1 %and_ln102_1009" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1012' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns)   --->   "%and_ln102_1014 = and i1 %icmp_ln86_1050, i1 %and_ln102_1010" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_1014' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_208)   --->   "%xor_ln104_513 = xor i1 %icmp_ln86_1054, i1 1" [firmware/BDT.h:104]   --->   Operation 61 'xor' 'xor_ln104_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_208 = and i1 %and_ln102_1012, i1 %xor_ln104_513" [firmware/BDT.h:104]   --->   Operation 62 'and' 'and_ln104_208' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_503 = xor i1 %icmp_ln86_1044, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_503" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_204)   --->   "%xor_ln104_505 = xor i1 %icmp_ln86_1046, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_204 = and i1 %and_ln102, i1 %xor_ln104_505" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_204' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1011 = and i1 %icmp_ln86_1047, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1011' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_205)   --->   "%xor_ln104_506 = xor i1 %icmp_ln86_1047, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_205 = and i1 %and_ln104, i1 %xor_ln104_506" [firmware/BDT.h:104]   --->   Operation 69 'and' 'and_ln104_205' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1015)   --->   "%xor_ln104_509 = xor i1 %icmp_ln86_1050, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_1015 = and i1 %icmp_ln86_1051, i1 %and_ln104_204" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1015' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1013)   --->   "%and_ln102_1021 = and i1 %icmp_ln86_1058, i1 %and_ln102_1014" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1015)   --->   "%and_ln102_1022 = and i1 %icmp_ln86_1059, i1 %xor_ln104_509" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1015)   --->   "%and_ln102_1023 = and i1 %and_ln102_1022, i1 %and_ln102_1010" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1013)   --->   "%or_ln117 = or i1 %and_ln104_208, i1 %and_ln102_1021" [firmware/BDT.h:117]   --->   Operation 75 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1013)   --->   "%xor_ln117 = xor i1 %and_ln102_1012, i1 1" [firmware/BDT.h:117]   --->   Operation 76 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1013)   --->   "%or_ln117_977 = or i1 %icmp_ln86_1054, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_977' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1013)   --->   "%zext_ln117 = zext i1 %or_ln117_977" [firmware/BDT.h:117]   --->   Operation 78 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%or_ln117_949 = or i1 %and_ln104_208, i1 %and_ln102_1014" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_949' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1013)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1015)   --->   "%or_ln117_950 = or i1 %or_ln117_949, i1 %and_ln102_1023" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1013 = select i1 %or_ln117_949, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_1013' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1015)   --->   "%zext_ln117_112 = zext i2 %select_ln117_1013" [firmware/BDT.h:117]   --->   Operation 83 'zext' 'zext_ln117_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_951 = or i1 %and_ln104_208, i1 %and_ln102_1010" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_951' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1015)   --->   "%select_ln117_1014 = select i1 %or_ln117_950, i3 %zext_ln117_112, i3 4" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1015 = select i1 %or_ln117_951, i3 %select_ln117_1014, i3 5" [firmware/BDT.h:117]   --->   Operation 86 'select' 'select_ln117_1015' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln117_953 = or i1 %or_ln117_951, i1 %and_ln102_1015" [firmware/BDT.h:117]   --->   Operation 87 'or' 'or_ln117_953' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1019)   --->   "%xor_ln104_510 = xor i1 %icmp_ln86_1051, i1 1" [firmware/BDT.h:104]   --->   Operation 88 'xor' 'xor_ln104_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_1016 = and i1 %icmp_ln86_1052, i1 %and_ln102_1011" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1016' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.97ns)   --->   "%and_ln102_1017 = and i1 %icmp_ln86_1053, i1 %and_ln104_205" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1017' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1017)   --->   "%and_ln102_1024 = and i1 %icmp_ln86_1060, i1 %and_ln102_1015" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1024' <Predicate = (or_ln117_953)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1019)   --->   "%and_ln102_1037 = and i1 %icmp_ln86_1061, i1 %xor_ln104_510" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1019)   --->   "%and_ln102_1025 = and i1 %and_ln102_1037, i1 %and_ln104_204" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1021)   --->   "%and_ln102_1026 = and i1 %icmp_ln86_1062, i1 %and_ln102_1016" [firmware/BDT.h:102]   --->   Operation 94 'and' 'and_ln102_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1017)   --->   "%or_ln117_952 = or i1 %or_ln117_951, i1 %and_ln102_1024" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_952' <Predicate = (or_ln117_953)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1017)   --->   "%select_ln117_1016 = select i1 %or_ln117_952, i3 %select_ln117_1015, i3 6" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1016' <Predicate = (or_ln117_953)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1019)   --->   "%or_ln117_954 = or i1 %or_ln117_953, i1 %and_ln102_1025" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1017 = select i1 %or_ln117_953, i3 %select_ln117_1016, i3 7" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1017' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1019)   --->   "%zext_ln117_113 = zext i3 %select_ln117_1017" [firmware/BDT.h:117]   --->   Operation 99 'zext' 'zext_ln117_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%or_ln117_955 = or i1 %and_ln104_208, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 100 'or' 'or_ln117_955' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1019)   --->   "%select_ln117_1018 = select i1 %or_ln117_954, i4 %zext_ln117_113, i4 8" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1021)   --->   "%or_ln117_956 = or i1 %or_ln117_955, i1 %and_ln102_1026" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1019 = select i1 %or_ln117_955, i4 %select_ln117_1018, i4 9" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1019' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_957 = or i1 %or_ln117_955, i1 %and_ln102_1016" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_957' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1021)   --->   "%select_ln117_1020 = select i1 %or_ln117_956, i4 %select_ln117_1019, i4 10" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1021 = select i1 %or_ln117_957, i4 %select_ln117_1020, i4 11" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1021' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln117_959 = or i1 %or_ln117_955, i1 %and_ln102_1011" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_959' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_206)   --->   "%xor_ln104_507 = xor i1 %icmp_ln86_1048, i1 1" [firmware/BDT.h:104]   --->   Operation 108 'xor' 'xor_ln104_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_206 = and i1 %and_ln102_1009, i1 %xor_ln104_507" [firmware/BDT.h:104]   --->   Operation 109 'and' 'and_ln104_206' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1023)   --->   "%xor_ln104_511 = xor i1 %icmp_ln86_1052, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_511' <Predicate = (or_ln117_959)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1027)   --->   "%xor_ln104_512 = xor i1 %icmp_ln86_1053, i1 1" [firmware/BDT.h:104]   --->   Operation 111 'xor' 'xor_ln104_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln102_1018 = and i1 %icmp_ln86_1055, i1 %and_ln104_206" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1018' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1023)   --->   "%and_ln102_1038 = and i1 %icmp_ln86_1063, i1 %xor_ln104_511" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1038' <Predicate = (or_ln117_959)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1023)   --->   "%and_ln102_1027 = and i1 %and_ln102_1038, i1 %and_ln102_1011" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1027' <Predicate = (or_ln117_959)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1025)   --->   "%and_ln102_1028 = and i1 %icmp_ln86_1064, i1 %and_ln102_1017" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1027)   --->   "%and_ln102_1039 = and i1 %icmp_ln86_1065, i1 %xor_ln104_512" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1027)   --->   "%and_ln102_1029 = and i1 %and_ln102_1039, i1 %and_ln104_205" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1023)   --->   "%or_ln117_958 = or i1 %or_ln117_957, i1 %and_ln102_1027" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_958' <Predicate = (or_ln117_959)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1023)   --->   "%select_ln117_1022 = select i1 %or_ln117_958, i4 %select_ln117_1021, i4 12" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1022' <Predicate = (or_ln117_959)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1025)   --->   "%or_ln117_960 = or i1 %or_ln117_959, i1 %and_ln102_1028" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1023 = select i1 %or_ln117_959, i4 %select_ln117_1022, i4 13" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1023' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%or_ln117_961 = or i1 %or_ln117_959, i1 %and_ln102_1017" [firmware/BDT.h:117]   --->   Operation 122 'or' 'or_ln117_961' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1025)   --->   "%select_ln117_1024 = select i1 %or_ln117_960, i4 %select_ln117_1023, i4 14" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1027)   --->   "%or_ln117_962 = or i1 %or_ln117_961, i1 %and_ln102_1029" [firmware/BDT.h:117]   --->   Operation 124 'or' 'or_ln117_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1025 = select i1 %or_ln117_961, i4 %select_ln117_1024, i4 15" [firmware/BDT.h:117]   --->   Operation 125 'select' 'select_ln117_1025' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1027)   --->   "%zext_ln117_114 = zext i4 %select_ln117_1025" [firmware/BDT.h:117]   --->   Operation 126 'zext' 'zext_ln117_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_963 = or i1 %and_ln104_208, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_963' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1027)   --->   "%select_ln117_1026 = select i1 %or_ln117_962, i5 %zext_ln117_114, i5 16" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1027 = select i1 %or_ln117_963, i5 %select_ln117_1026, i5 17" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_1027' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_965 = or i1 %and_ln102_1012, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_965' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_969 = or i1 %and_ln102_1009, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_969' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 132 [1/1] (0.97ns)   --->   "%and_ln102_1013 = and i1 %icmp_ln86_1049, i1 %and_ln104_203" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1013' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_207)   --->   "%xor_ln104_508 = xor i1 %icmp_ln86_1049, i1 1" [firmware/BDT.h:104]   --->   Operation 133 'xor' 'xor_ln104_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_207 = and i1 %and_ln104_203, i1 %xor_ln104_508" [firmware/BDT.h:104]   --->   Operation 134 'and' 'and_ln104_207' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1033)   --->   "%xor_ln104_514 = xor i1 %icmp_ln86_1055, i1 1" [firmware/BDT.h:104]   --->   Operation 135 'xor' 'xor_ln104_514' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.97ns)   --->   "%and_ln102_1019 = and i1 %icmp_ln86_1056, i1 %and_ln102_1013" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1019' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1029)   --->   "%and_ln102_1040 = and i1 %and_ln102_1012, i1 %icmp_ln86_1066" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1040' <Predicate = (or_ln117_965 & or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1029)   --->   "%and_ln102_1030 = and i1 %and_ln102_1040, i1 %icmp_ln86_1054" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1030' <Predicate = (or_ln117_965 & or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1031)   --->   "%and_ln102_1031 = and i1 %icmp_ln86_1067, i1 %and_ln102_1018" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1031' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1033)   --->   "%and_ln102_1041 = and i1 %icmp_ln86_1068, i1 %xor_ln104_514" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1041' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1033)   --->   "%and_ln102_1032 = and i1 %and_ln102_1041, i1 %and_ln104_206" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1032' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1029)   --->   "%or_ln117_964 = or i1 %or_ln117_963, i1 %and_ln102_1030" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_964' <Predicate = (or_ln117_965 & or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1029)   --->   "%select_ln117_1028 = select i1 %or_ln117_964, i5 %select_ln117_1027, i5 18" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1028' <Predicate = (or_ln117_965 & or_ln117_969)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1031)   --->   "%or_ln117_966 = or i1 %or_ln117_965, i1 %and_ln102_1031" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_966' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1029 = select i1 %or_ln117_965, i5 %select_ln117_1028, i5 19" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_1029' <Predicate = (or_ln117_969)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.97ns)   --->   "%or_ln117_967 = or i1 %or_ln117_965, i1 %and_ln102_1018" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_967' <Predicate = (or_ln117_969)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1031)   --->   "%select_ln117_1030 = select i1 %or_ln117_966, i5 %select_ln117_1029, i5 20" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_1030' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1033)   --->   "%or_ln117_968 = or i1 %or_ln117_967, i1 %and_ln102_1032" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_968' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1031 = select i1 %or_ln117_967, i5 %select_ln117_1030, i5 21" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1031' <Predicate = (or_ln117_969)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1033)   --->   "%select_ln117_1032 = select i1 %or_ln117_968, i5 %select_ln117_1031, i5 22" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1032' <Predicate = (or_ln117_969)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1033 = select i1 %or_ln117_969, i5 %select_ln117_1032, i5 23" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1033' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.97ns)   --->   "%or_ln117_971 = or i1 %or_ln117_969, i1 %and_ln102_1019" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_971' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%xor_ln104_515 = xor i1 %icmp_ln86_1056, i1 1" [firmware/BDT.h:104]   --->   Operation 153 'xor' 'xor_ln104_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.97ns)   --->   "%and_ln102_1020 = and i1 %icmp_ln86_1057, i1 %and_ln104_207" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1020' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1035)   --->   "%and_ln102_1033 = and i1 %icmp_ln86_1069, i1 %and_ln102_1019" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_1033' <Predicate = (or_ln117_971)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%and_ln102_1042 = and i1 %icmp_ln86_1070, i1 %xor_ln104_515" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%and_ln102_1034 = and i1 %and_ln102_1042, i1 %and_ln102_1013" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1039)   --->   "%and_ln102_1035 = and i1 %icmp_ln86_1071, i1 %and_ln102_1020" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1035)   --->   "%or_ln117_970 = or i1 %or_ln117_969, i1 %and_ln102_1033" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_970' <Predicate = (or_ln117_971)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1035)   --->   "%select_ln117_1034 = select i1 %or_ln117_970, i5 %select_ln117_1033, i5 24" [firmware/BDT.h:117]   --->   Operation 160 'select' 'select_ln117_1034' <Predicate = (or_ln117_971)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%or_ln117_972 = or i1 %or_ln117_971, i1 %and_ln102_1034" [firmware/BDT.h:117]   --->   Operation 161 'or' 'or_ln117_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1035 = select i1 %or_ln117_971, i5 %select_ln117_1034, i5 25" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1035' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.97ns)   --->   "%or_ln117_973 = or i1 %or_ln117_969, i1 %and_ln102_1013" [firmware/BDT.h:117]   --->   Operation 163 'or' 'or_ln117_973' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1037)   --->   "%select_ln117_1036 = select i1 %or_ln117_972, i5 %select_ln117_1035, i5 26" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1039)   --->   "%or_ln117_974 = or i1 %or_ln117_973, i1 %and_ln102_1035" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1037 = select i1 %or_ln117_973, i5 %select_ln117_1036, i5 27" [firmware/BDT.h:117]   --->   Operation 166 'select' 'select_ln117_1037' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.97ns)   --->   "%or_ln117_975 = or i1 %or_ln117_973, i1 %and_ln102_1020" [firmware/BDT.h:117]   --->   Operation 167 'or' 'or_ln117_975' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1039)   --->   "%select_ln117_1038 = select i1 %or_ln117_974, i5 %select_ln117_1037, i5 28" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1039 = select i1 %or_ln117_975, i5 %select_ln117_1038, i5 29" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1039' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 170 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_516 = xor i1 %icmp_ln86_1057, i1 1" [firmware/BDT.h:104]   --->   Operation 171 'xor' 'xor_ln104_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1043 = and i1 %icmp_ln86_1072, i1 %xor_ln104_516" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1036 = and i1 %and_ln102_1043, i1 %and_ln104_207" [firmware/BDT.h:102]   --->   Operation 173 'and' 'and_ln102_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_976 = or i1 %or_ln117_975, i1 %and_ln102_1036" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1040 = select i1 %or_ln117_976, i5 %select_ln117_1039, i5 30" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 3919, i5 1, i12 3947, i5 2, i12 4053, i5 3, i12 4064, i5 4, i12 129, i5 5, i12 3952, i5 6, i12 3676, i5 7, i12 28, i5 8, i12 3662, i5 9, i12 143, i5 10, i12 473, i5 11, i12 3948, i5 12, i12 211, i5 13, i12 3904, i5 14, i12 568, i5 15, i12 237, i5 16, i12 4053, i5 17, i12 31, i5 18, i12 631, i5 19, i12 2859, i5 20, i12 4013, i5 21, i12 170, i5 22, i12 461, i5 23, i12 4038, i5 24, i12 352, i5 25, i12 656, i5 26, i12 101, i5 27, i12 4093, i5 28, i12 4025, i5 29, i12 41, i5 30, i12 1, i12 0, i5 %select_ln117_1040" [firmware/BDT.h:118]   --->   Operation 176 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 177 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read812', firmware/BDT.h:86) on port 'p_read8' (firmware/BDT.h:86) [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [30]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [60]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [61]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1010', firmware/BDT.h:102) [67]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1014', firmware/BDT.h:102) [79]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_949', firmware/BDT.h:117) [122]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_1013', firmware/BDT.h:117) [125]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1014', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1015', firmware/BDT.h:117) [130]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1024', firmware/BDT.h:102) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_952', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1016', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1017', firmware/BDT.h:117) [134]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_1018', firmware/BDT.h:117) [137]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1019', firmware/BDT.h:117) [139]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1020', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1021', firmware/BDT.h:117) [143]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_511', firmware/BDT.h:104) [84]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1038', firmware/BDT.h:102) [102]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1027', firmware/BDT.h:102) [103]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_958', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1022', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1023', firmware/BDT.h:117) [147]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1024', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1025', firmware/BDT.h:117) [151]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_1026', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1027', firmware/BDT.h:117) [156]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1040', firmware/BDT.h:102) [107]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1030', firmware/BDT.h:102) [108]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_964', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1028', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1029', firmware/BDT.h:117) [160]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1030', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1031', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1032', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1033', firmware/BDT.h:117) [168]  (1.215 ns)

 <State 7>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1033', firmware/BDT.h:102) [112]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_970', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1034', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1035', firmware/BDT.h:117) [172]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1036', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1037', firmware/BDT.h:117) [176]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1038', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1039', firmware/BDT.h:117) [180]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_516', firmware/BDT.h:104) [94]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1043', firmware/BDT.h:102) [116]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1036', firmware/BDT.h:102) [117]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_976', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1040', firmware/BDT.h:117) [181]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [182]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
