Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 23 16:24:10 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: uno/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.073        0.000                      0                  177        0.120        0.000                      0                  177        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.073        0.000                      0                  177        0.120        0.000                      0                  177        4.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 bancoB/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 2.329ns (39.805%)  route 3.522ns (60.195%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    bancoB/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  bancoB/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  bancoB/salida_reg[2]/Q
                         net (fo=3, routed)           1.006     6.788    bancoB/Q[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.912 r  bancoB/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.912    alu/S[2]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.292 r  alu/salida0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    alu/salida0_inferred__1/i__carry_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.615 r  alu/salida0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.730     8.345    bancoOP/shift[0]_i_19_0[1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.306     8.651 f  bancoOP/shift[0]_i_44/O
                         net (fo=2, routed)           0.589     9.240    maquina/shift_reg[0]_i_11_1
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.364 f  maquina/shift[0]_i_18/O
                         net (fo=1, routed)           0.000     9.364    maquina/shift[0]_i_18_n_0
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     9.573 f  maquina/shift_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     9.573    maquina/shift_reg[0]_i_11_n_0
    SLICE_X2Y90          MUXF8 (Prop_muxf8_I1_O)      0.088     9.661 f  maquina/shift_reg[0]_i_5/O
                         net (fo=2, routed)           1.198    10.859    switcher/u32_to_bcd_inst/bcd_reg[0]_1
    SLICE_X8Y92          LUT5 (Prop_lut5_I1_O)        0.319    11.178 r  switcher/u32_to_bcd_inst/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000    11.178    switcher/u32_to_bcd_inst/bcd[0]_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.523    14.946    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[0]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X8Y92          FDRE (Setup_fdre_C_D)        0.081    15.250    switcher/u32_to_bcd_inst/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 bancoB/salida_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 2.329ns (44.474%)  route 2.908ns (55.526%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.724     5.327    bancoB/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  bancoB/salida_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  bancoB/salida_reg[2]/Q
                         net (fo=3, routed)           1.006     6.788    bancoB/Q[2]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.912 r  bancoB/i__carry_i_2/O
                         net (fo=1, routed)           0.000     6.912    alu/S[2]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.292 r  alu/salida0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.292    alu/salida0_inferred__1/i__carry_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.615 r  alu/salida0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.730     8.345    bancoOP/shift[0]_i_19_0[1]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.306     8.651 f  bancoOP/shift[0]_i_44/O
                         net (fo=2, routed)           0.589     9.240    maquina/shift_reg[0]_i_11_1
    SLICE_X2Y90          LUT6 (Prop_lut6_I0_O)        0.124     9.364 f  maquina/shift[0]_i_18/O
                         net (fo=1, routed)           0.000     9.364    maquina/shift[0]_i_18_n_0
    SLICE_X2Y90          MUXF7 (Prop_muxf7_I0_O)      0.209     9.573 f  maquina/shift_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     9.573    maquina/shift_reg[0]_i_11_n_0
    SLICE_X2Y90          MUXF8 (Prop_muxf8_I1_O)      0.088     9.661 f  maquina/shift_reg[0]_i_5/O
                         net (fo=2, routed)           0.584    10.244    switcher/u32_to_bcd_inst/bcd_reg[0]_1
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.319    10.563 r  switcher/u32_to_bcd_inst/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    10.563    switcher/u32_to_bcd_inst/shift_next[0]
    SLICE_X6Y92          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.602    15.025    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[0]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.079    15.327    switcher/u32_to_bcd_inst/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.563    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.952ns (21.637%)  route 3.448ns (78.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.723     5.326    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.597    uno/counter[11]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.951     7.672    uno/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.796 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.282     8.078    uno/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.202 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.400     9.602    uno/counter[16]_i_2_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.726 r  uno/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.726    uno/counter_0[11]
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.602    15.025    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    15.321    uno/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.980ns (22.132%)  route 3.448ns (77.868%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.723     5.326    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.597    uno/counter[11]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.951     7.672    uno/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.796 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.282     8.078    uno/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.202 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.400     9.602    uno/counter[16]_i_2_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.152     9.754 r  uno/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.754    uno/counter_0[9]
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.602    15.025    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[9]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.075    15.365    uno/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.952ns (22.852%)  route 3.214ns (77.148%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.723     5.326    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.597    uno/counter[11]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.951     7.672    uno/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.796 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.282     8.078    uno/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.202 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.166     9.368    uno/counter[16]_i_2_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.492 r  uno/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.492    uno/counter_0[13]
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.602    15.025    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[13]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.032    15.322    uno/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.833ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 0.952ns (22.869%)  route 3.211ns (77.131%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.723     5.326    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.597    uno/counter[11]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.951     7.672    uno/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.796 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.282     8.078    uno/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.202 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.163     9.365    uno/counter[16]_i_2_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.489 r  uno/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.489    uno/counter_0[12]
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.602    15.025    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[12]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    15.321    uno/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.833    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.981ns (23.402%)  route 3.211ns (76.598%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.723     5.326    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.597    uno/counter[11]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.951     7.672    uno/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.796 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.282     8.078    uno/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.202 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.163     9.365    uno/counter[16]_i_2_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.153     9.518 r  uno/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.518    uno/counter_0[16]
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.602    15.025    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[16]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.075    15.365    uno/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 uno/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.977ns (23.312%)  route 3.214ns (76.688%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.723     5.326    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  uno/counter_reg[11]/Q
                         net (fo=2, routed)           0.815     6.597    uno/counter[11]
    SLICE_X6Y91          LUT4 (Prop_lut4_I1_O)        0.124     6.721 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.951     7.672    uno/counter[16]_i_5_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.796 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.282     8.078    uno/counter[16]_i_4_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.202 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          1.166     9.368    uno/counter[16]_i_2_n_0
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.149     9.517 r  uno/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.517    uno/counter_0[15]
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.602    15.025    uno/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  uno/counter_reg[15]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.075    15.365    uno/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 btn_central/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.891ns (24.120%)  route 2.803ns (75.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.646     5.249    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478     5.727 r  btn_central/PB_cnt_reg[2]/Q
                         net (fo=4, routed)           0.702     6.429    btn_central/PB_cnt_reg__0[2]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.295     6.724 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=7, routed)           1.398     8.122    maquina/FSM_onehot_state_reg[0]_1
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.118     8.240 r  maquina/FSM_onehot_state[3]_i_2/O
                         net (fo=17, routed)          0.703     8.943    bancoA/D[0]
    SLICE_X4Y94          FDCE                                         r  bancoA/salida_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.603    15.026    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  bancoA/salida_reg[12]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y94          FDCE (Setup_fdce_C_CE)      -0.407    14.842    bancoA/salida_reg[12]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 btn_central/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bancoA/salida_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.694ns  (logic 0.891ns (24.120%)  route 2.803ns (75.880%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.646     5.249    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.478     5.727 r  btn_central/PB_cnt_reg[2]/Q
                         net (fo=4, routed)           0.702     6.429    btn_central/PB_cnt_reg__0[2]
    SLICE_X8Y96          LUT6 (Prop_lut6_I4_O)        0.295     6.724 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=7, routed)           1.398     8.122    maquina/FSM_onehot_state_reg[0]_1
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.118     8.240 r  maquina/FSM_onehot_state[3]_i_2/O
                         net (fo=17, routed)          0.703     8.943    bancoA/D[0]
    SLICE_X4Y94          FDCE                                         r  bancoA/salida_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         1.603    15.026    bancoA/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  bancoA/salida_reg[14]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y94          FDCE (Setup_fdce_C_CE)      -0.407    14.842    bancoA/salida_reg[14]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  5.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 btn_up/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_up/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.602     1.521    btn_up/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  btn_up/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  btn_up/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.067     1.730    btn_up/PB_cnt_reg__0[3]
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.775 r  btn_up/PB_pressed_status_i_1__1/O
                         net (fo=1, routed)           0.000     1.775    btn_up/PB_pressed_status_i_1__1_n_0
    SLICE_X2Y88          FDRE                                         r  btn_up/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.875     2.040    btn_up/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  btn_up/PB_pressed_status_reg/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.120     1.654    btn_up/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 btn_central/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.575     1.494    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  btn_central/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  btn_central/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.132     1.767    btn_central/PB_pressed_status_reg_n_0
    SLICE_X8Y96          LUT5 (Prop_lut5_I1_O)        0.048     1.815 r  btn_central/PB_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.815    btn_central/PB_cnt[2]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.846     2.011    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[2]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     1.638    btn_central/PB_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 btn_central/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.575     1.494    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  btn_central/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.073     1.732    btn_central/PB_cnt_reg__0[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I1_O)        0.045     1.777 r  btn_central/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000     1.777    btn_central/PB_pressed_status_i_1_n_0
    SLICE_X9Y96          FDRE                                         r  btn_central/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.846     2.011    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  btn_central/PB_pressed_status_reg/C
                         clock pessimism             -0.503     1.507    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.091     1.598    btn_central/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 btn_central/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.575     1.494    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  btn_central/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  btn_central/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.132     1.767    btn_central/PB_pressed_status_reg_n_0
    SLICE_X8Y96          LUT4 (Prop_lut4_I1_O)        0.045     1.812 r  btn_central/PB_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    btn_central/PB_cnt[1]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.846     2.011    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[1]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.120     1.627    btn_central/PB_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 btn_central/PB_pressed_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.575     1.494    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  btn_central/PB_pressed_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  btn_central/PB_pressed_status_reg/Q
                         net (fo=6, routed)           0.136     1.771    btn_central/PB_pressed_status_reg_n_0
    SLICE_X8Y96          LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  btn_central/PB_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    btn_central/PB_cnt[0]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.846     2.011    btn_central/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y96          FDRE                                         r  btn_central/PB_cnt_reg[0]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.121     1.628    btn_central/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.602     1.521    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.148     1.669 r  switcher/u32_to_bcd_inst/shift_reg[2]/Q
                         net (fo=4, routed)           0.073     1.742    switcher/u32_to_bcd_inst/shift_reg_n_0_[2]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.098     1.840 r  switcher/u32_to_bcd_inst/shift[3]_i_2/O
                         net (fo=1, routed)           0.000     1.840    switcher/u32_to_bcd_inst/shift_next[3]
    SLICE_X6Y92          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.873     2.038    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.121     1.642    switcher/u32_to_bcd_inst/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.602     1.521    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  switcher/u32_to_bcd_inst/shift_reg[4]/Q
                         net (fo=6, routed)           0.131     1.793    switcher/u32_to_bcd_inst/shift_reg_n_0_[4]
    SLICE_X5Y91          LUT5 (Prop_lut5_I3_O)        0.048     1.841 r  switcher/u32_to_bcd_inst/shift[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    switcher/u32_to_bcd_inst/shift_next[6]
    SLICE_X5Y91          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.873     2.038    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[6]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.107     1.641    switcher/u32_to_bcd_inst/shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.601     1.520    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  switcher/u32_to_bcd_inst/shift_reg[16]/Q
                         net (fo=6, routed)           0.131     1.793    switcher/u32_to_bcd_inst/shift_reg_n_0_[16]
    SLICE_X5Y89          LUT5 (Prop_lut5_I3_O)        0.048     1.841 r  switcher/u32_to_bcd_inst/shift[18]_i_1/O
                         net (fo=1, routed)           0.000     1.841    switcher/u32_to_bcd_inst/shift_next[18]
    SLICE_X5Y89          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.872     2.037    switcher/u32_to_bcd_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[18]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.107     1.640    switcher/u32_to_bcd_inst/shift_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 btn_up/PB_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_up/PB_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.977%)  route 0.124ns (40.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.602     1.521    btn_up/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  btn_up/PB_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  btn_up/PB_sync_reg/Q
                         net (fo=5, routed)           0.124     1.786    btn_up/PB_sync_reg_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  btn_up/PB_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.831    btn_up/PB_cnt[0]_i_1__1_n_0
    SLICE_X3Y88          FDRE                                         r  btn_up/PB_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.875     2.040    btn_up/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  btn_up/PB_cnt_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    btn_up/PB_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 btn_derecho/PB_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_derecho/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.603     1.522    btn_derecho/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  btn_derecho/PB_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  btn_derecho/PB_cnt_reg[1]/Q
                         net (fo=5, routed)           0.154     1.818    btn_derecho/PB_cnt_reg__0[1]
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.863 r  btn_derecho/PB_pressed_status_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    btn_derecho/PB_pressed_status_i_1__0_n_0
    SLICE_X6Y96          FDRE                                         r  btn_derecho/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=126, routed)         0.874     2.039    btn_derecho/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y96          FDRE                                         r  btn_derecho/PB_pressed_status_reg/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.120     1.658    btn_derecho/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     bancoA/salida_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     bancoA/salida_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     bancoA/salida_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     bancoA/salida_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     bancoA/salida_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y94     bancoA/salida_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     bancoA/salida_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     bancoA/salida_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     bancoA/salida_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     switcher/u32_to_bcd_inst/shift_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     switcher/u32_to_bcd_inst/shift_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     switcher/u32_to_bcd_inst/bcd_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     switcher/u32_to_bcd_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     switcher/u32_to_bcd_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     switcher/u32_to_bcd_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     switcher/u32_to_bcd_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     switcher/u32_to_bcd_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     switcher/u32_to_bcd_inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     switcher/u32_to_bcd_inst/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     bancoA/salida_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y92     bancoA/salida_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     bancoA/salida_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     bancoA/salida_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     bancoA/salida_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     bancoA/salida_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     bancoA/salida_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     bancoA/salida_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y94     bancoA/salida_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     bancoA/salida_reg[15]/C



