
DrivingGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093b8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000920  08009578  08009578  0000a578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e98  08009e98  0000b098  2**0
                  CONTENTS
  4 .ARM          00000008  08009e98  08009e98  0000ae98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009ea0  08009ea0  0000b098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009ea0  08009ea0  0000aea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009ea4  08009ea4  0000aea4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  08009ea8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001384  20000098  08009f40  0000b098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000141c  08009f40  0000b41c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022f1c  00000000  00000000  0000b0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046c1  00000000  00000000  0002dfe4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b80  00000000  00000000  000326a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001534  00000000  00000000  00034228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002eacf  00000000  00000000  0003575c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020c7b  00000000  00000000  0006422b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011c186  00000000  00000000  00084ea6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001a102c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000078a0  00000000  00000000  001a10e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001a8984  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000000fa  00000000  00000000  001a89ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000010  00000000  00000000  001a8ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000098 	.word	0x20000098
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009560 	.word	0x08009560

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000009c 	.word	0x2000009c
 80001fc:	08009560 	.word	0x08009560

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__aeabi_d2f>:
 8000a3c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a40:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a44:	bf24      	itt	cs
 8000a46:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a4a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a4e:	d90d      	bls.n	8000a6c <__aeabi_d2f+0x30>
 8000a50:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a54:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a58:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a5c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a60:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a64:	bf08      	it	eq
 8000a66:	f020 0001 	biceq.w	r0, r0, #1
 8000a6a:	4770      	bx	lr
 8000a6c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a70:	d121      	bne.n	8000ab6 <__aeabi_d2f+0x7a>
 8000a72:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a76:	bfbc      	itt	lt
 8000a78:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a7c:	4770      	bxlt	lr
 8000a7e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a82:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a86:	f1c2 0218 	rsb	r2, r2, #24
 8000a8a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a8e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a92:	fa20 f002 	lsr.w	r0, r0, r2
 8000a96:	bf18      	it	ne
 8000a98:	f040 0001 	orrne.w	r0, r0, #1
 8000a9c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000aa4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aa8:	ea40 000c 	orr.w	r0, r0, ip
 8000aac:	fa23 f302 	lsr.w	r3, r3, r2
 8000ab0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ab4:	e7cc      	b.n	8000a50 <__aeabi_d2f+0x14>
 8000ab6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aba:	d107      	bne.n	8000acc <__aeabi_d2f+0x90>
 8000abc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ac0:	bf1e      	ittt	ne
 8000ac2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ac6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000aca:	4770      	bxne	lr
 8000acc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ad0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ad4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <__aeabi_uldivmod>:
 8000adc:	b953      	cbnz	r3, 8000af4 <__aeabi_uldivmod+0x18>
 8000ade:	b94a      	cbnz	r2, 8000af4 <__aeabi_uldivmod+0x18>
 8000ae0:	2900      	cmp	r1, #0
 8000ae2:	bf08      	it	eq
 8000ae4:	2800      	cmpeq	r0, #0
 8000ae6:	bf1c      	itt	ne
 8000ae8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000aec:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000af0:	f000 b96a 	b.w	8000dc8 <__aeabi_idiv0>
 8000af4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000af8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000afc:	f000 f806 	bl	8000b0c <__udivmoddi4>
 8000b00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b08:	b004      	add	sp, #16
 8000b0a:	4770      	bx	lr

08000b0c <__udivmoddi4>:
 8000b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b10:	9d08      	ldr	r5, [sp, #32]
 8000b12:	460c      	mov	r4, r1
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d14e      	bne.n	8000bb6 <__udivmoddi4+0xaa>
 8000b18:	4694      	mov	ip, r2
 8000b1a:	458c      	cmp	ip, r1
 8000b1c:	4686      	mov	lr, r0
 8000b1e:	fab2 f282 	clz	r2, r2
 8000b22:	d962      	bls.n	8000bea <__udivmoddi4+0xde>
 8000b24:	b14a      	cbz	r2, 8000b3a <__udivmoddi4+0x2e>
 8000b26:	f1c2 0320 	rsb	r3, r2, #32
 8000b2a:	4091      	lsls	r1, r2
 8000b2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000b30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b34:	4319      	orrs	r1, r3
 8000b36:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b3a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b3e:	fa1f f68c 	uxth.w	r6, ip
 8000b42:	fbb1 f4f7 	udiv	r4, r1, r7
 8000b46:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000b4a:	fb07 1114 	mls	r1, r7, r4, r1
 8000b4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b52:	fb04 f106 	mul.w	r1, r4, r6
 8000b56:	4299      	cmp	r1, r3
 8000b58:	d90a      	bls.n	8000b70 <__udivmoddi4+0x64>
 8000b5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b5e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000b62:	f080 8112 	bcs.w	8000d8a <__udivmoddi4+0x27e>
 8000b66:	4299      	cmp	r1, r3
 8000b68:	f240 810f 	bls.w	8000d8a <__udivmoddi4+0x27e>
 8000b6c:	3c02      	subs	r4, #2
 8000b6e:	4463      	add	r3, ip
 8000b70:	1a59      	subs	r1, r3, r1
 8000b72:	fa1f f38e 	uxth.w	r3, lr
 8000b76:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b7a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b7e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b82:	fb00 f606 	mul.w	r6, r0, r6
 8000b86:	429e      	cmp	r6, r3
 8000b88:	d90a      	bls.n	8000ba0 <__udivmoddi4+0x94>
 8000b8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b8e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000b92:	f080 80fc 	bcs.w	8000d8e <__udivmoddi4+0x282>
 8000b96:	429e      	cmp	r6, r3
 8000b98:	f240 80f9 	bls.w	8000d8e <__udivmoddi4+0x282>
 8000b9c:	4463      	add	r3, ip
 8000b9e:	3802      	subs	r0, #2
 8000ba0:	1b9b      	subs	r3, r3, r6
 8000ba2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	b11d      	cbz	r5, 8000bb2 <__udivmoddi4+0xa6>
 8000baa:	40d3      	lsrs	r3, r2
 8000bac:	2200      	movs	r2, #0
 8000bae:	e9c5 3200 	strd	r3, r2, [r5]
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d905      	bls.n	8000bc6 <__udivmoddi4+0xba>
 8000bba:	b10d      	cbz	r5, 8000bc0 <__udivmoddi4+0xb4>
 8000bbc:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4608      	mov	r0, r1
 8000bc4:	e7f5      	b.n	8000bb2 <__udivmoddi4+0xa6>
 8000bc6:	fab3 f183 	clz	r1, r3
 8000bca:	2900      	cmp	r1, #0
 8000bcc:	d146      	bne.n	8000c5c <__udivmoddi4+0x150>
 8000bce:	42a3      	cmp	r3, r4
 8000bd0:	d302      	bcc.n	8000bd8 <__udivmoddi4+0xcc>
 8000bd2:	4290      	cmp	r0, r2
 8000bd4:	f0c0 80f0 	bcc.w	8000db8 <__udivmoddi4+0x2ac>
 8000bd8:	1a86      	subs	r6, r0, r2
 8000bda:	eb64 0303 	sbc.w	r3, r4, r3
 8000bde:	2001      	movs	r0, #1
 8000be0:	2d00      	cmp	r5, #0
 8000be2:	d0e6      	beq.n	8000bb2 <__udivmoddi4+0xa6>
 8000be4:	e9c5 6300 	strd	r6, r3, [r5]
 8000be8:	e7e3      	b.n	8000bb2 <__udivmoddi4+0xa6>
 8000bea:	2a00      	cmp	r2, #0
 8000bec:	f040 8090 	bne.w	8000d10 <__udivmoddi4+0x204>
 8000bf0:	eba1 040c 	sub.w	r4, r1, ip
 8000bf4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bf8:	fa1f f78c 	uxth.w	r7, ip
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c06:	fb08 4416 	mls	r4, r8, r6, r4
 8000c0a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c0e:	fb07 f006 	mul.w	r0, r7, r6
 8000c12:	4298      	cmp	r0, r3
 8000c14:	d908      	bls.n	8000c28 <__udivmoddi4+0x11c>
 8000c16:	eb1c 0303 	adds.w	r3, ip, r3
 8000c1a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x11a>
 8000c20:	4298      	cmp	r0, r3
 8000c22:	f200 80cd 	bhi.w	8000dc0 <__udivmoddi4+0x2b4>
 8000c26:	4626      	mov	r6, r4
 8000c28:	1a1c      	subs	r4, r3, r0
 8000c2a:	fa1f f38e 	uxth.w	r3, lr
 8000c2e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000c32:	fb08 4410 	mls	r4, r8, r0, r4
 8000c36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c3a:	fb00 f707 	mul.w	r7, r0, r7
 8000c3e:	429f      	cmp	r7, r3
 8000c40:	d908      	bls.n	8000c54 <__udivmoddi4+0x148>
 8000c42:	eb1c 0303 	adds.w	r3, ip, r3
 8000c46:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x146>
 8000c4c:	429f      	cmp	r7, r3
 8000c4e:	f200 80b0 	bhi.w	8000db2 <__udivmoddi4+0x2a6>
 8000c52:	4620      	mov	r0, r4
 8000c54:	1bdb      	subs	r3, r3, r7
 8000c56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c5a:	e7a5      	b.n	8000ba8 <__udivmoddi4+0x9c>
 8000c5c:	f1c1 0620 	rsb	r6, r1, #32
 8000c60:	408b      	lsls	r3, r1
 8000c62:	fa22 f706 	lsr.w	r7, r2, r6
 8000c66:	431f      	orrs	r7, r3
 8000c68:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c6c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c70:	ea43 030c 	orr.w	r3, r3, ip
 8000c74:	40f4      	lsrs	r4, r6
 8000c76:	fa00 f801 	lsl.w	r8, r0, r1
 8000c7a:	0c38      	lsrs	r0, r7, #16
 8000c7c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c80:	fbb4 fef0 	udiv	lr, r4, r0
 8000c84:	fa1f fc87 	uxth.w	ip, r7
 8000c88:	fb00 441e 	mls	r4, r0, lr, r4
 8000c8c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c90:	fb0e f90c 	mul.w	r9, lr, ip
 8000c94:	45a1      	cmp	r9, r4
 8000c96:	fa02 f201 	lsl.w	r2, r2, r1
 8000c9a:	d90a      	bls.n	8000cb2 <__udivmoddi4+0x1a6>
 8000c9c:	193c      	adds	r4, r7, r4
 8000c9e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000ca2:	f080 8084 	bcs.w	8000dae <__udivmoddi4+0x2a2>
 8000ca6:	45a1      	cmp	r9, r4
 8000ca8:	f240 8081 	bls.w	8000dae <__udivmoddi4+0x2a2>
 8000cac:	f1ae 0e02 	sub.w	lr, lr, #2
 8000cb0:	443c      	add	r4, r7
 8000cb2:	eba4 0409 	sub.w	r4, r4, r9
 8000cb6:	fa1f f983 	uxth.w	r9, r3
 8000cba:	fbb4 f3f0 	udiv	r3, r4, r0
 8000cbe:	fb00 4413 	mls	r4, r0, r3, r4
 8000cc2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000cc6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cca:	45a4      	cmp	ip, r4
 8000ccc:	d907      	bls.n	8000cde <__udivmoddi4+0x1d2>
 8000cce:	193c      	adds	r4, r7, r4
 8000cd0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000cd4:	d267      	bcs.n	8000da6 <__udivmoddi4+0x29a>
 8000cd6:	45a4      	cmp	ip, r4
 8000cd8:	d965      	bls.n	8000da6 <__udivmoddi4+0x29a>
 8000cda:	3b02      	subs	r3, #2
 8000cdc:	443c      	add	r4, r7
 8000cde:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ce2:	fba0 9302 	umull	r9, r3, r0, r2
 8000ce6:	eba4 040c 	sub.w	r4, r4, ip
 8000cea:	429c      	cmp	r4, r3
 8000cec:	46ce      	mov	lr, r9
 8000cee:	469c      	mov	ip, r3
 8000cf0:	d351      	bcc.n	8000d96 <__udivmoddi4+0x28a>
 8000cf2:	d04e      	beq.n	8000d92 <__udivmoddi4+0x286>
 8000cf4:	b155      	cbz	r5, 8000d0c <__udivmoddi4+0x200>
 8000cf6:	ebb8 030e 	subs.w	r3, r8, lr
 8000cfa:	eb64 040c 	sbc.w	r4, r4, ip
 8000cfe:	fa04 f606 	lsl.w	r6, r4, r6
 8000d02:	40cb      	lsrs	r3, r1
 8000d04:	431e      	orrs	r6, r3
 8000d06:	40cc      	lsrs	r4, r1
 8000d08:	e9c5 6400 	strd	r6, r4, [r5]
 8000d0c:	2100      	movs	r1, #0
 8000d0e:	e750      	b.n	8000bb2 <__udivmoddi4+0xa6>
 8000d10:	f1c2 0320 	rsb	r3, r2, #32
 8000d14:	fa20 f103 	lsr.w	r1, r0, r3
 8000d18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d1c:	fa24 f303 	lsr.w	r3, r4, r3
 8000d20:	4094      	lsls	r4, r2
 8000d22:	430c      	orrs	r4, r1
 8000d24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d28:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d2c:	fa1f f78c 	uxth.w	r7, ip
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3110 	mls	r1, r8, r0, r3
 8000d38:	0c23      	lsrs	r3, r4, #16
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f107 	mul.w	r1, r0, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d908      	bls.n	8000d58 <__udivmoddi4+0x24c>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000d4e:	d22c      	bcs.n	8000daa <__udivmoddi4+0x29e>
 8000d50:	4299      	cmp	r1, r3
 8000d52:	d92a      	bls.n	8000daa <__udivmoddi4+0x29e>
 8000d54:	3802      	subs	r0, #2
 8000d56:	4463      	add	r3, ip
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d60:	fb08 3311 	mls	r3, r8, r1, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb01 f307 	mul.w	r3, r1, r7
 8000d6c:	42a3      	cmp	r3, r4
 8000d6e:	d908      	bls.n	8000d82 <__udivmoddi4+0x276>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000d78:	d213      	bcs.n	8000da2 <__udivmoddi4+0x296>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d911      	bls.n	8000da2 <__udivmoddi4+0x296>
 8000d7e:	3902      	subs	r1, #2
 8000d80:	4464      	add	r4, ip
 8000d82:	1ae4      	subs	r4, r4, r3
 8000d84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d88:	e739      	b.n	8000bfe <__udivmoddi4+0xf2>
 8000d8a:	4604      	mov	r4, r0
 8000d8c:	e6f0      	b.n	8000b70 <__udivmoddi4+0x64>
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e706      	b.n	8000ba0 <__udivmoddi4+0x94>
 8000d92:	45c8      	cmp	r8, r9
 8000d94:	d2ae      	bcs.n	8000cf4 <__udivmoddi4+0x1e8>
 8000d96:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d9a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d9e:	3801      	subs	r0, #1
 8000da0:	e7a8      	b.n	8000cf4 <__udivmoddi4+0x1e8>
 8000da2:	4631      	mov	r1, r6
 8000da4:	e7ed      	b.n	8000d82 <__udivmoddi4+0x276>
 8000da6:	4603      	mov	r3, r0
 8000da8:	e799      	b.n	8000cde <__udivmoddi4+0x1d2>
 8000daa:	4630      	mov	r0, r6
 8000dac:	e7d4      	b.n	8000d58 <__udivmoddi4+0x24c>
 8000dae:	46d6      	mov	lr, sl
 8000db0:	e77f      	b.n	8000cb2 <__udivmoddi4+0x1a6>
 8000db2:	4463      	add	r3, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	e74d      	b.n	8000c54 <__udivmoddi4+0x148>
 8000db8:	4606      	mov	r6, r0
 8000dba:	4623      	mov	r3, r4
 8000dbc:	4608      	mov	r0, r1
 8000dbe:	e70f      	b.n	8000be0 <__udivmoddi4+0xd4>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	4463      	add	r3, ip
 8000dc4:	e730      	b.n	8000c28 <__udivmoddi4+0x11c>
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_idiv0>:
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop

08000dcc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	4a07      	ldr	r2, [pc, #28]	@ (8000df8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ddc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	4a06      	ldr	r2, [pc, #24]	@ (8000dfc <vApplicationGetIdleTaskMemory+0x30>)
 8000de2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2280      	movs	r2, #128	@ 0x80
 8000de8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000dea:	bf00      	nop
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	200000b4 	.word	0x200000b4
 8000dfc:	20000108 	.word	0x20000108

08000e00 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000e00:	b5b0      	push	{r4, r5, r7, lr}
 8000e02:	b090      	sub	sp, #64	@ 0x40
 8000e04:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000e06:	f001 f8e3 	bl	8001fd0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000e0a:	f000 f85d 	bl	8000ec8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000e0e:	f000 f9bb 	bl	8001188 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000e12:	f000 f96d 	bl	80010f0 <MX_USART1_UART_Init>
	MX_I2C2_Init();
 8000e16:	f000 f8dd 	bl	8000fd4 <MX_I2C2_Init>
	MX_DAC1_Init();
 8000e1a:	f000 f8a7 	bl	8000f6c <MX_DAC1_Init>
	MX_TIM2_Init();
 8000e1e:	f000 f919 	bl	8001054 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_UART_Init(&huart1);
 8000e22:	4821      	ldr	r0, [pc, #132]	@ (8000ea8 <main+0xa8>)
 8000e24:	f005 f996 	bl	8006154 <HAL_UART_Init>
	BSP_GYRO_Init();
 8000e28:	f000 fcbc 	bl	80017a4 <BSP_GYRO_Init>

	generate_sound();
 8000e2c:	f000 f9fc 	bl	8001228 <generate_sound>

	if(HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)currentNote, 43, DAC_ALIGN_8B_R) != HAL_OK
 8000e30:	4b1e      	ldr	r3, [pc, #120]	@ (8000eac <main+0xac>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	2308      	movs	r3, #8
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	232b      	movs	r3, #43	@ 0x2b
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	481c      	ldr	r0, [pc, #112]	@ (8000eb0 <main+0xb0>)
 8000e3e:	f001 fa27 	bl	8002290 <HAL_DAC_Start_DMA>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d105      	bne.n	8000e54 <main+0x54>
			|| HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 8000e48:	481a      	ldr	r0, [pc, #104]	@ (8000eb4 <main+0xb4>)
 8000e4a:	f004 fd35 	bl	80058b8 <HAL_TIM_Base_Start_IT>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <main+0x58>
		Error_Handler();
 8000e54:	f000 fb50 	bl	80014f8 <Error_Handler>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of readSensor */
	osThreadDef(readSensor, ReadSensorTask, osPriorityNormal, 0, 128);
 8000e58:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <main+0xb8>)
 8000e5a:	f107 041c 	add.w	r4, r7, #28
 8000e5e:	461d      	mov	r5, r3
 8000e60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e64:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	readSensorHandle = osThreadCreate(osThread(readSensor), NULL);
 8000e6c:	f107 031c 	add.w	r3, r7, #28
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f006 fc4b 	bl	800770e <osThreadCreate>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	4a10      	ldr	r2, [pc, #64]	@ (8000ebc <main+0xbc>)
 8000e7c:	6013      	str	r3, [r2, #0]

	/* definition and creation of displayDataTask */
	osThreadDef(displayDataTask, DisplayDataTask, osPriorityIdle, 0, 128);
 8000e7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ec0 <main+0xc0>)
 8000e80:	463c      	mov	r4, r7
 8000e82:	461d      	mov	r5, r3
 8000e84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	displayDataTaskHandle = osThreadCreate(osThread(displayDataTask), NULL);
 8000e90:	463b      	mov	r3, r7
 8000e92:	2100      	movs	r1, #0
 8000e94:	4618      	mov	r0, r3
 8000e96:	f006 fc3a 	bl	800770e <osThreadCreate>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	4a09      	ldr	r2, [pc, #36]	@ (8000ec4 <main+0xc4>)
 8000e9e:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8000ea0:	f006 fc2e 	bl	8007700 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <main+0xa4>
 8000ea8:	200003bc 	.word	0x200003bc
 8000eac:	20000000 	.word	0x20000000
 8000eb0:	20000308 	.word	0x20000308
 8000eb4:	20000370 	.word	0x20000370
 8000eb8:	08009584 	.word	0x08009584
 8000ebc:	20000450 	.word	0x20000450
 8000ec0:	080095b0 	.word	0x080095b0
 8000ec4:	20000454 	.word	0x20000454

08000ec8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b096      	sub	sp, #88	@ 0x58
 8000ecc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ece:	f107 0314 	add.w	r3, r7, #20
 8000ed2:	2244      	movs	r2, #68	@ 0x44
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f007 fec2 	bl	8008c60 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000edc:	463b      	mov	r3, r7
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
 8000ee2:	605a      	str	r2, [r3, #4]
 8000ee4:	609a      	str	r2, [r3, #8]
 8000ee6:	60da      	str	r2, [r3, #12]
 8000ee8:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000eea:	2000      	movs	r0, #0
 8000eec:	f002 ffc6 	bl	8003e7c <HAL_PWREx_ControlVoltageScaling>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0x32>
	{
		Error_Handler();
 8000ef6:	f000 faff 	bl	80014f8 <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000efa:	2310      	movs	r3, #16
 8000efc:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000efe:	2301      	movs	r3, #1
 8000f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000f06:	2360      	movs	r3, #96	@ 0x60
 8000f08:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000f0e:	2301      	movs	r3, #1
 8000f10:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 60;
 8000f16:	233c      	movs	r3, #60	@ 0x3c
 8000f18:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f1e:	2302      	movs	r3, #2
 8000f20:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f22:	2302      	movs	r3, #2
 8000f24:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f003 f84a 	bl	8003fc4 <HAL_RCC_OscConfig>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d001      	beq.n	8000f3a <SystemClock_Config+0x72>
	{
		Error_Handler();
 8000f36:	f000 fadf 	bl	80014f8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f3a:	230f      	movs	r3, #15
 8000f3c:	603b      	str	r3, [r7, #0]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	2105      	movs	r1, #5
 8000f52:	4618      	mov	r0, r3
 8000f54:	f003 fc50 	bl	80047f8 <HAL_RCC_ClockConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <SystemClock_Config+0x9a>
	{
		Error_Handler();
 8000f5e:	f000 facb 	bl	80014f8 <Error_Handler>
	}
}
 8000f62:	bf00      	nop
 8000f64:	3758      	adds	r7, #88	@ 0x58
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <MX_DAC1_Init>:
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08a      	sub	sp, #40	@ 0x28
 8000f70:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */

	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = {0};
 8000f72:	463b      	mov	r3, r7
 8000f74:	2228      	movs	r2, #40	@ 0x28
 8000f76:	2100      	movs	r1, #0
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f007 fe71 	bl	8008c60 <memset>

	/* USER CODE END DAC1_Init 1 */

	/** DAC Initialization
	 */
	hdac1.Instance = DAC1;
 8000f7e:	4b13      	ldr	r3, [pc, #76]	@ (8000fcc <MX_DAC1_Init+0x60>)
 8000f80:	4a13      	ldr	r2, [pc, #76]	@ (8000fd0 <MX_DAC1_Init+0x64>)
 8000f82:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f84:	4811      	ldr	r0, [pc, #68]	@ (8000fcc <MX_DAC1_Init+0x60>)
 8000f86:	f001 f961 	bl	800224c <HAL_DAC_Init>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_DAC1_Init+0x28>
	{
		Error_Handler();
 8000f90:	f000 fab2 	bl	80014f8 <Error_Handler>
	}

	/** DAC channel OUT1 config
	 */
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000f94:	2300      	movs	r3, #0
 8000f96:	607b      	str	r3, [r7, #4]
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000f9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fa0:	603b      	str	r3, [r7, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	613b      	str	r3, [r7, #16]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000faa:	2300      	movs	r3, #0
 8000fac:	617b      	str	r3, [r7, #20]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fae:	463b      	mov	r3, r7
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4805      	ldr	r0, [pc, #20]	@ (8000fcc <MX_DAC1_Init+0x60>)
 8000fb6:	f001 faff 	bl	80025b8 <HAL_DAC_ConfigChannel>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_DAC1_Init+0x58>
	{
		Error_Handler();
 8000fc0:	f000 fa9a 	bl	80014f8 <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 8000fc4:	bf00      	nop
 8000fc6:	3728      	adds	r7, #40	@ 0x28
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	20000308 	.word	0x20000308
 8000fd0:	40007400 	.word	0x40007400

08000fd4 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001048 <MX_I2C2_Init+0x74>)
 8000fda:	4a1c      	ldr	r2, [pc, #112]	@ (800104c <MX_I2C2_Init+0x78>)
 8000fdc:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x30A175AB;
 8000fde:	4b1a      	ldr	r3, [pc, #104]	@ (8001048 <MX_I2C2_Init+0x74>)
 8000fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8001050 <MX_I2C2_Init+0x7c>)
 8000fe2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 8000fe4:	4b18      	ldr	r3, [pc, #96]	@ (8001048 <MX_I2C2_Init+0x74>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fea:	4b17      	ldr	r3, [pc, #92]	@ (8001048 <MX_I2C2_Init+0x74>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff0:	4b15      	ldr	r3, [pc, #84]	@ (8001048 <MX_I2C2_Init+0x74>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 8000ff6:	4b14      	ldr	r3, [pc, #80]	@ (8001048 <MX_I2C2_Init+0x74>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ffc:	4b12      	ldr	r3, [pc, #72]	@ (8001048 <MX_I2C2_Init+0x74>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001002:	4b11      	ldr	r3, [pc, #68]	@ (8001048 <MX_I2C2_Init+0x74>)
 8001004:	2200      	movs	r2, #0
 8001006:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001008:	4b0f      	ldr	r3, [pc, #60]	@ (8001048 <MX_I2C2_Init+0x74>)
 800100a:	2200      	movs	r2, #0
 800100c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800100e:	480e      	ldr	r0, [pc, #56]	@ (8001048 <MX_I2C2_Init+0x74>)
 8001010:	f002 f8c2 	bl	8003198 <HAL_I2C_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 800101a:	f000 fa6d 	bl	80014f8 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800101e:	2100      	movs	r1, #0
 8001020:	4809      	ldr	r0, [pc, #36]	@ (8001048 <MX_I2C2_Init+0x74>)
 8001022:	f002 fe73 	bl	8003d0c <HAL_I2CEx_ConfigAnalogFilter>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 800102c:	f000 fa64 	bl	80014f8 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001030:	2100      	movs	r1, #0
 8001032:	4805      	ldr	r0, [pc, #20]	@ (8001048 <MX_I2C2_Init+0x74>)
 8001034:	f002 feb5 	bl	8003da2 <HAL_I2CEx_ConfigDigitalFilter>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 800103e:	f000 fa5b 	bl	80014f8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	2000031c 	.word	0x2000031c
 800104c:	40005800 	.word	0x40005800
 8001050:	30a175ab 	.word	0x30a175ab

08001054 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105a:	f107 0310 	add.w	r3, r7, #16
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001072:	4b1e      	ldr	r3, [pc, #120]	@ (80010ec <MX_TIM2_Init+0x98>)
 8001074:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001078:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 800107a:	4b1c      	ldr	r3, [pc, #112]	@ (80010ec <MX_TIM2_Init+0x98>)
 800107c:	2200      	movs	r2, #0
 800107e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001080:	4b1a      	ldr	r3, [pc, #104]	@ (80010ec <MX_TIM2_Init+0x98>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 2721;
 8001086:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <MX_TIM2_Init+0x98>)
 8001088:	f640 22a1 	movw	r2, #2721	@ 0xaa1
 800108c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108e:	4b17      	ldr	r3, [pc, #92]	@ (80010ec <MX_TIM2_Init+0x98>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <MX_TIM2_Init+0x98>)
 8001096:	2200      	movs	r2, #0
 8001098:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800109a:	4814      	ldr	r0, [pc, #80]	@ (80010ec <MX_TIM2_Init+0x98>)
 800109c:	f004 fbb4 	bl	8005808 <HAL_TIM_Base_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 80010a6:	f000 fa27 	bl	80014f8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ae:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	4619      	mov	r1, r3
 80010b6:	480d      	ldr	r0, [pc, #52]	@ (80010ec <MX_TIM2_Init+0x98>)
 80010b8:	f004 fd75 	bl	8005ba6 <HAL_TIM_ConfigClockSource>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 80010c2:	f000 fa19 	bl	80014f8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c6:	2300      	movs	r3, #0
 80010c8:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010ce:	1d3b      	adds	r3, r7, #4
 80010d0:	4619      	mov	r1, r3
 80010d2:	4806      	ldr	r0, [pc, #24]	@ (80010ec <MX_TIM2_Init+0x98>)
 80010d4:	f004 ff98 	bl	8006008 <HAL_TIMEx_MasterConfigSynchronization>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 80010de:	f000 fa0b 	bl	80014f8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80010e2:	bf00      	nop
 80010e4:	3720      	adds	r7, #32
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000370 	.word	0x20000370

080010f0 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80010f4:	4b22      	ldr	r3, [pc, #136]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 80010f6:	4a23      	ldr	r2, [pc, #140]	@ (8001184 <MX_USART1_UART_Init+0x94>)
 80010f8:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80010fa:	4b21      	ldr	r3, [pc, #132]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 80010fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001100:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001102:	4b1f      	ldr	r3, [pc, #124]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 8001104:	2200      	movs	r2, #0
 8001106:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001108:	4b1d      	ldr	r3, [pc, #116]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 800110a:	2200      	movs	r2, #0
 800110c:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 8001110:	2200      	movs	r2, #0
 8001112:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001114:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 8001116:	220c      	movs	r2, #12
 8001118:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800111a:	4b19      	ldr	r3, [pc, #100]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001120:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001126:	4b16      	ldr	r3, [pc, #88]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 8001128:	2200      	movs	r2, #0
 800112a:	621a      	str	r2, [r3, #32]
	huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800112c:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 800112e:	2200      	movs	r2, #0
 8001130:	625a      	str	r2, [r3, #36]	@ 0x24
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001132:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 8001134:	2200      	movs	r2, #0
 8001136:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001138:	4811      	ldr	r0, [pc, #68]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 800113a:	f005 f80b 	bl	8006154 <HAL_UART_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_USART1_UART_Init+0x58>
	{
		Error_Handler();
 8001144:	f000 f9d8 	bl	80014f8 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001148:	2100      	movs	r1, #0
 800114a:	480d      	ldr	r0, [pc, #52]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 800114c:	f006 f9f5 	bl	800753a <HAL_UARTEx_SetTxFifoThreshold>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_USART1_UART_Init+0x6a>
	{
		Error_Handler();
 8001156:	f000 f9cf 	bl	80014f8 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800115a:	2100      	movs	r1, #0
 800115c:	4808      	ldr	r0, [pc, #32]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 800115e:	f006 fa2a 	bl	80075b6 <HAL_UARTEx_SetRxFifoThreshold>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_USART1_UART_Init+0x7c>
	{
		Error_Handler();
 8001168:	f000 f9c6 	bl	80014f8 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_USART1_UART_Init+0x90>)
 800116e:	f006 f9ab 	bl	80074c8 <HAL_UARTEx_DisableFifoMode>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_USART1_UART_Init+0x8c>
	{
		Error_Handler();
 8001178:	f000 f9be 	bl	80014f8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200003bc 	.word	0x200003bc
 8001184:	40013800 	.word	0x40013800

08001188 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800118e:	f107 030c 	add.w	r3, r7, #12
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
 800119c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800119e:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <MX_GPIO_Init+0x94>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a2:	4a1e      	ldr	r2, [pc, #120]	@ (800121c <MX_GPIO_Init+0x94>)
 80011a4:	f043 0304 	orr.w	r3, r3, #4
 80011a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011aa:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <MX_GPIO_Init+0x94>)
 80011ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80011b6:	4b19      	ldr	r3, [pc, #100]	@ (800121c <MX_GPIO_Init+0x94>)
 80011b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ba:	4a18      	ldr	r2, [pc, #96]	@ (800121c <MX_GPIO_Init+0x94>)
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <MX_GPIO_Init+0x94>)
 80011c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c6:	f003 0301 	and.w	r3, r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b13      	ldr	r3, [pc, #76]	@ (800121c <MX_GPIO_Init+0x94>)
 80011d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d2:	4a12      	ldr	r2, [pc, #72]	@ (800121c <MX_GPIO_Init+0x94>)
 80011d4:	f043 0302 	orr.w	r3, r3, #2
 80011d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011da:	4b10      	ldr	r3, [pc, #64]	@ (800121c <MX_GPIO_Init+0x94>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	603b      	str	r3, [r7, #0]
 80011e4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin : BUTTON_Pin */
	GPIO_InitStruct.Pin = BUTTON_Pin;
 80011e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ea:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011ec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011f0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80011f6:	f107 030c 	add.w	r3, r7, #12
 80011fa:	4619      	mov	r1, r3
 80011fc:	4808      	ldr	r0, [pc, #32]	@ (8001220 <MX_GPIO_Init+0x98>)
 80011fe:	f001 fd2f 	bl	8002c60 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001202:	2200      	movs	r2, #0
 8001204:	2105      	movs	r1, #5
 8001206:	2028      	movs	r0, #40	@ 0x28
 8001208:	f000 fff6 	bl	80021f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800120c:	2028      	movs	r0, #40	@ 0x28
 800120e:	f001 f80f 	bl	8002230 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001212:	bf00      	nop
 8001214:	3720      	adds	r7, #32
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	40021000 	.word	0x40021000
 8001220:	48000800 	.word	0x48000800
 8001224:	00000000 	.word	0x00000000

08001228 <generate_sound>:

/* USER CODE BEGIN 4 */
void generate_sound(void) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0

	// C6
	for(int i = 0; i < 43; i++) {
 800122e:	2300      	movs	r3, #0
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	e033      	b.n	800129c <generate_sound+0x74>
		sine_C6[i] = (uint8_t) ((arm_sin_f32((2*M_PI*i)/43) + 1)*(170.0f / 2.0f)); //170/2=85 (multiply 85 because that is 66% of 255)
 8001234:	6978      	ldr	r0, [r7, #20]
 8001236:	f7ff f985 	bl	8000544 <__aeabi_i2d>
 800123a:	a357      	add	r3, pc, #348	@ (adr r3, 8001398 <generate_sound+0x170>)
 800123c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001240:	f7ff f9ea 	bl	8000618 <__aeabi_dmul>
 8001244:	4602      	mov	r2, r0
 8001246:	460b      	mov	r3, r1
 8001248:	4610      	mov	r0, r2
 800124a:	4619      	mov	r1, r3
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b53      	ldr	r3, [pc, #332]	@ (80013a0 <generate_sound+0x178>)
 8001252:	f7ff fb0b 	bl	800086c <__aeabi_ddiv>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fbed 	bl	8000a3c <__aeabi_d2f>
 8001262:	4603      	mov	r3, r0
 8001264:	ee00 3a10 	vmov	s0, r3
 8001268:	f007 fc94 	bl	8008b94 <arm_sin_f32>
 800126c:	eef0 7a40 	vmov.f32	s15, s0
 8001270:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001274:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001278:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80013a4 <generate_sound+0x17c>
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001284:	edc7 7a01 	vstr	s15, [r7, #4]
 8001288:	793b      	ldrb	r3, [r7, #4]
 800128a:	b2d9      	uxtb	r1, r3
 800128c:	4a46      	ldr	r2, [pc, #280]	@ (80013a8 <generate_sound+0x180>)
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	4413      	add	r3, r2
 8001292:	460a      	mov	r2, r1
 8001294:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 43; i++) {
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	3301      	adds	r3, #1
 800129a:	617b      	str	r3, [r7, #20]
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	2b2a      	cmp	r3, #42	@ 0x2a
 80012a0:	ddc8      	ble.n	8001234 <generate_sound+0xc>
	}
	// G6
	for(int i=0; i < 29; i++) {
 80012a2:	2300      	movs	r3, #0
 80012a4:	613b      	str	r3, [r7, #16]
 80012a6:	e033      	b.n	8001310 <generate_sound+0xe8>
		sine_G6[i] = (uint8_t) ((arm_sin_f32((2*M_PI*i)/29) + 1)*(170.0f / 2.0f));
 80012a8:	6938      	ldr	r0, [r7, #16]
 80012aa:	f7ff f94b 	bl	8000544 <__aeabi_i2d>
 80012ae:	a33a      	add	r3, pc, #232	@ (adr r3, 8001398 <generate_sound+0x170>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7ff f9b0 	bl	8000618 <__aeabi_dmul>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f04f 0200 	mov.w	r2, #0
 80012c4:	4b39      	ldr	r3, [pc, #228]	@ (80013ac <generate_sound+0x184>)
 80012c6:	f7ff fad1 	bl	800086c <__aeabi_ddiv>
 80012ca:	4602      	mov	r2, r0
 80012cc:	460b      	mov	r3, r1
 80012ce:	4610      	mov	r0, r2
 80012d0:	4619      	mov	r1, r3
 80012d2:	f7ff fbb3 	bl	8000a3c <__aeabi_d2f>
 80012d6:	4603      	mov	r3, r0
 80012d8:	ee00 3a10 	vmov	s0, r3
 80012dc:	f007 fc5a 	bl	8008b94 <arm_sin_f32>
 80012e0:	eef0 7a40 	vmov.f32	s15, s0
 80012e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80012e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012ec:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80013a4 <generate_sound+0x17c>
 80012f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80012fc:	793b      	ldrb	r3, [r7, #4]
 80012fe:	b2d9      	uxtb	r1, r3
 8001300:	4a2b      	ldr	r2, [pc, #172]	@ (80013b0 <generate_sound+0x188>)
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	4413      	add	r3, r2
 8001306:	460a      	mov	r2, r1
 8001308:	701a      	strb	r2, [r3, #0]
	for(int i=0; i < 29; i++) {
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	3301      	adds	r3, #1
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	2b1c      	cmp	r3, #28
 8001314:	ddc8      	ble.n	80012a8 <generate_sound+0x80>
	}
	// E6
	for(int i = 0; i < 34; i++) {
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
 800131a:	e033      	b.n	8001384 <generate_sound+0x15c>
		sine_E6[i] = (uint8_t) ((arm_sin_f32((2*M_PI*i)/34) + 1)*(170.0f / 2.0f));
 800131c:	68f8      	ldr	r0, [r7, #12]
 800131e:	f7ff f911 	bl	8000544 <__aeabi_i2d>
 8001322:	a31d      	add	r3, pc, #116	@ (adr r3, 8001398 <generate_sound+0x170>)
 8001324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001328:	f7ff f976 	bl	8000618 <__aeabi_dmul>
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
 8001330:	4610      	mov	r0, r2
 8001332:	4619      	mov	r1, r3
 8001334:	f04f 0200 	mov.w	r2, #0
 8001338:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <generate_sound+0x18c>)
 800133a:	f7ff fa97 	bl	800086c <__aeabi_ddiv>
 800133e:	4602      	mov	r2, r0
 8001340:	460b      	mov	r3, r1
 8001342:	4610      	mov	r0, r2
 8001344:	4619      	mov	r1, r3
 8001346:	f7ff fb79 	bl	8000a3c <__aeabi_d2f>
 800134a:	4603      	mov	r3, r0
 800134c:	ee00 3a10 	vmov	s0, r3
 8001350:	f007 fc20 	bl	8008b94 <arm_sin_f32>
 8001354:	eef0 7a40 	vmov.f32	s15, s0
 8001358:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800135c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001360:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80013a4 <generate_sound+0x17c>
 8001364:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001368:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800136c:	edc7 7a01 	vstr	s15, [r7, #4]
 8001370:	793b      	ldrb	r3, [r7, #4]
 8001372:	b2d9      	uxtb	r1, r3
 8001374:	4a10      	ldr	r2, [pc, #64]	@ (80013b8 <generate_sound+0x190>)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	4413      	add	r3, r2
 800137a:	460a      	mov	r2, r1
 800137c:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 34; i++) {
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	3301      	adds	r3, #1
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2b21      	cmp	r3, #33	@ 0x21
 8001388:	ddc8      	ble.n	800131c <generate_sound+0xf4>
	}
}
 800138a:	bf00      	nop
 800138c:	bf00      	nop
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	f3af 8000 	nop.w
 8001398:	54442d18 	.word	0x54442d18
 800139c:	401921fb 	.word	0x401921fb
 80013a0:	40458000 	.word	0x40458000
 80013a4:	42aa0000 	.word	0x42aa0000
 80013a8:	200004ac 	.word	0x200004ac
 80013ac:	403d0000 	.word	0x403d0000
 80013b0:	200004d8 	.word	0x200004d8
 80013b4:	40410000 	.word	0x40410000
 80013b8:	200004f8 	.word	0x200004f8

080013bc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af02      	add	r7, sp, #8
 80013c2:	4603      	mov	r3, r0
 80013c4:	80fb      	strh	r3, [r7, #6]
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80013c6:	2100      	movs	r1, #0
 80013c8:	481b      	ldr	r0, [pc, #108]	@ (8001438 <HAL_GPIO_EXTI_Callback+0x7c>)
 80013ca:	f001 f82d 	bl	8002428 <HAL_DAC_Stop_DMA>

	if(currentNote == sine_C6){
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a1b      	ldr	r2, [pc, #108]	@ (8001440 <HAL_GPIO_EXTI_Callback+0x84>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d10c      	bne.n	80013f2 <HAL_GPIO_EXTI_Callback+0x36>
		currentNote = sine_E6;
 80013d8:	4b18      	ldr	r3, [pc, #96]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 80013da:	4a1a      	ldr	r2, [pc, #104]	@ (8001444 <HAL_GPIO_EXTI_Callback+0x88>)
 80013dc:	601a      	str	r2, [r3, #0]
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)currentNote, 34, DAC_ALIGN_8B_R);
 80013de:	4b17      	ldr	r3, [pc, #92]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	2308      	movs	r3, #8
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	2322      	movs	r3, #34	@ 0x22
 80013e8:	2100      	movs	r1, #0
 80013ea:	4813      	ldr	r0, [pc, #76]	@ (8001438 <HAL_GPIO_EXTI_Callback+0x7c>)
 80013ec:	f000 ff50 	bl	8002290 <HAL_DAC_Start_DMA>
		currentNote = sine_C6;
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)currentNote, 43, DAC_ALIGN_8B_R);
	}


}
 80013f0:	e01d      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x72>
	} else if(currentNote == sine_E6){
 80013f2:	4b12      	ldr	r3, [pc, #72]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a13      	ldr	r2, [pc, #76]	@ (8001444 <HAL_GPIO_EXTI_Callback+0x88>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d10c      	bne.n	8001416 <HAL_GPIO_EXTI_Callback+0x5a>
		currentNote = sine_G6;
 80013fc:	4b0f      	ldr	r3, [pc, #60]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 80013fe:	4a12      	ldr	r2, [pc, #72]	@ (8001448 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001400:	601a      	str	r2, [r3, #0]
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)currentNote, 29, DAC_ALIGN_8B_R);
 8001402:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	2308      	movs	r3, #8
 8001408:	9300      	str	r3, [sp, #0]
 800140a:	231d      	movs	r3, #29
 800140c:	2100      	movs	r1, #0
 800140e:	480a      	ldr	r0, [pc, #40]	@ (8001438 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001410:	f000 ff3e 	bl	8002290 <HAL_DAC_Start_DMA>
}
 8001414:	e00b      	b.n	800142e <HAL_GPIO_EXTI_Callback+0x72>
		currentNote = sine_C6;
 8001416:	4b09      	ldr	r3, [pc, #36]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 8001418:	4a09      	ldr	r2, [pc, #36]	@ (8001440 <HAL_GPIO_EXTI_Callback+0x84>)
 800141a:	601a      	str	r2, [r3, #0]
		HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)currentNote, 43, DAC_ALIGN_8B_R);
 800141c:	4b07      	ldr	r3, [pc, #28]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	2308      	movs	r3, #8
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	232b      	movs	r3, #43	@ 0x2b
 8001426:	2100      	movs	r1, #0
 8001428:	4803      	ldr	r0, [pc, #12]	@ (8001438 <HAL_GPIO_EXTI_Callback+0x7c>)
 800142a:	f000 ff31 	bl	8002290 <HAL_DAC_Start_DMA>
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000308 	.word	0x20000308
 800143c:	20000000 	.word	0x20000000
 8001440:	200004ac 	.word	0x200004ac
 8001444:	200004f8 	.word	0x200004f8
 8001448:	200004d8 	.word	0x200004d8

0800144c <ReadSensorTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_ReadSensorTask */
void ReadSensorTask(void const * argument)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		osDelay(100);
 8001454:	2064      	movs	r0, #100	@ 0x64
 8001456:	f006 f9a6 	bl	80077a6 <osDelay>
		BSP_GYRO_GetXYZ(&gyro);
 800145a:	4802      	ldr	r0, [pc, #8]	@ (8001464 <ReadSensorTask+0x18>)
 800145c:	f000 f9e4 	bl	8001828 <BSP_GYRO_GetXYZ>
		osDelay(100);
 8001460:	bf00      	nop
 8001462:	e7f7      	b.n	8001454 <ReadSensorTask+0x8>
 8001464:	200004a0 	.word	0x200004a0

08001468 <DisplayDataTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_DisplayDataTask */
void DisplayDataTask(void const * argument)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af02      	add	r7, sp, #8
 800146e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN DisplayDataTask */
	/* Infinite loop */
	for(;;)
	{
		osDelay(100);
 8001470:	2064      	movs	r0, #100	@ 0x64
 8001472:	f006 f998 	bl	80077a6 <osDelay>
		memset(result, ' ', 69);
 8001476:	2245      	movs	r2, #69	@ 0x45
 8001478:	2120      	movs	r1, #32
 800147a:	4812      	ldr	r0, [pc, #72]	@ (80014c4 <DisplayDataTask+0x5c>)
 800147c:	f007 fbf0 	bl	8008c60 <memset>

		sprintf(result, "\n\rGyro: %.2d, %.2d, %.2d", (int) gyro[0], (int) gyro[1], (int) gyro[2]);
 8001480:	4b11      	ldr	r3, [pc, #68]	@ (80014c8 <DisplayDataTask+0x60>)
 8001482:	edd3 7a00 	vldr	s15, [r3]
 8001486:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800148a:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <DisplayDataTask+0x60>)
 800148c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001490:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001494:	4b0c      	ldr	r3, [pc, #48]	@ (80014c8 <DisplayDataTask+0x60>)
 8001496:	edd3 7a02 	vldr	s15, [r3, #8]
 800149a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800149e:	ee17 3a90 	vmov	r3, s15
 80014a2:	9300      	str	r3, [sp, #0]
 80014a4:	ee16 3a90 	vmov	r3, s13
 80014a8:	ee17 2a10 	vmov	r2, s14
 80014ac:	4907      	ldr	r1, [pc, #28]	@ (80014cc <DisplayDataTask+0x64>)
 80014ae:	4805      	ldr	r0, [pc, #20]	@ (80014c4 <DisplayDataTask+0x5c>)
 80014b0:	f007 fbb6 	bl	8008c20 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t *)result, 69, 100);
 80014b4:	2364      	movs	r3, #100	@ 0x64
 80014b6:	2245      	movs	r2, #69	@ 0x45
 80014b8:	4902      	ldr	r1, [pc, #8]	@ (80014c4 <DisplayDataTask+0x5c>)
 80014ba:	4805      	ldr	r0, [pc, #20]	@ (80014d0 <DisplayDataTask+0x68>)
 80014bc:	f004 fe9a 	bl	80061f4 <HAL_UART_Transmit>
	{
 80014c0:	bf00      	nop
 80014c2:	e7d5      	b.n	8001470 <DisplayDataTask+0x8>
 80014c4:	20000458 	.word	0x20000458
 80014c8:	200004a0 	.word	0x200004a0
 80014cc:	080095cc 	.word	0x080095cc
 80014d0:	200003bc 	.word	0x200003bc

080014d4 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d101      	bne.n	80014ea <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80014e6:	f000 fd8b 	bl	8002000 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40001000 	.word	0x40001000

080014f8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014fc:	b672      	cpsid	i
}
 80014fe:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001500:	bf00      	nop
 8001502:	e7fd      	b.n	8001500 <Error_Handler+0x8>

08001504 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	@ 0x28
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800150c:	4b27      	ldr	r3, [pc, #156]	@ (80015ac <I2Cx_MspInit+0xa8>)
 800150e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001510:	4a26      	ldr	r2, [pc, #152]	@ (80015ac <I2Cx_MspInit+0xa8>)
 8001512:	f043 0302 	orr.w	r3, r3, #2
 8001516:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001518:	4b24      	ldr	r3, [pc, #144]	@ (80015ac <I2Cx_MspInit+0xa8>)
 800151a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001524:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001528:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800152a:	2312      	movs	r3, #18
 800152c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800152e:	2301      	movs	r3, #1
 8001530:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001532:	2303      	movs	r3, #3
 8001534:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001536:	2304      	movs	r3, #4
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	4619      	mov	r1, r3
 8001540:	481b      	ldr	r0, [pc, #108]	@ (80015b0 <I2Cx_MspInit+0xac>)
 8001542:	f001 fb8d 	bl	8002c60 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	4619      	mov	r1, r3
 800154c:	4818      	ldr	r0, [pc, #96]	@ (80015b0 <I2Cx_MspInit+0xac>)
 800154e:	f001 fb87 	bl	8002c60 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001552:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <I2Cx_MspInit+0xa8>)
 8001554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001556:	4a15      	ldr	r2, [pc, #84]	@ (80015ac <I2Cx_MspInit+0xa8>)
 8001558:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800155c:	6593      	str	r3, [r2, #88]	@ 0x58
 800155e:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <I2Cx_MspInit+0xa8>)
 8001560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001562:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800156a:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <I2Cx_MspInit+0xa8>)
 800156c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800156e:	4a0f      	ldr	r2, [pc, #60]	@ (80015ac <I2Cx_MspInit+0xa8>)
 8001570:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001574:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001576:	4b0d      	ldr	r3, [pc, #52]	@ (80015ac <I2Cx_MspInit+0xa8>)
 8001578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800157a:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <I2Cx_MspInit+0xa8>)
 800157c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001580:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001582:	2200      	movs	r2, #0
 8001584:	210f      	movs	r1, #15
 8001586:	2021      	movs	r0, #33	@ 0x21
 8001588:	f000 fe36 	bl	80021f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800158c:	2021      	movs	r0, #33	@ 0x21
 800158e:	f000 fe4f 	bl	8002230 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001592:	2200      	movs	r2, #0
 8001594:	210f      	movs	r1, #15
 8001596:	2022      	movs	r0, #34	@ 0x22
 8001598:	f000 fe2e 	bl	80021f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800159c:	2022      	movs	r0, #34	@ 0x22
 800159e:	f000 fe47 	bl	8002230 <HAL_NVIC_EnableIRQ>
}
 80015a2:	bf00      	nop
 80015a4:	3728      	adds	r7, #40	@ 0x28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000
 80015b0:	48000400 	.word	0x48000400

080015b4 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	4a12      	ldr	r2, [pc, #72]	@ (8001608 <I2Cx_Init+0x54>)
 80015c0:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a11      	ldr	r2, [pc, #68]	@ (800160c <I2Cx_Init+0x58>)
 80015c6:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2201      	movs	r2, #1
 80015d2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7ff ff89 	bl	8001504 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f001 fdd0 	bl	8003198 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80015f8:	2100      	movs	r1, #0
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f002 fb86 	bl	8003d0c <HAL_I2CEx_ConfigAnalogFilter>
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40005800 	.word	0x40005800
 800160c:	00702681 	.word	0x00702681

08001610 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b08a      	sub	sp, #40	@ 0x28
 8001614:	af04      	add	r7, sp, #16
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	4608      	mov	r0, r1
 800161a:	4611      	mov	r1, r2
 800161c:	461a      	mov	r2, r3
 800161e:	4603      	mov	r3, r0
 8001620:	72fb      	strb	r3, [r7, #11]
 8001622:	460b      	mov	r3, r1
 8001624:	813b      	strh	r3, [r7, #8]
 8001626:	4613      	mov	r3, r2
 8001628:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800162a:	2300      	movs	r3, #0
 800162c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800162e:	7afb      	ldrb	r3, [r7, #11]
 8001630:	b299      	uxth	r1, r3
 8001632:	88f8      	ldrh	r0, [r7, #6]
 8001634:	893a      	ldrh	r2, [r7, #8]
 8001636:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800163a:	9302      	str	r3, [sp, #8]
 800163c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800163e:	9301      	str	r3, [sp, #4]
 8001640:	6a3b      	ldr	r3, [r7, #32]
 8001642:	9300      	str	r3, [sp, #0]
 8001644:	4603      	mov	r3, r0
 8001646:	68f8      	ldr	r0, [r7, #12]
 8001648:	f001 ff84 	bl	8003554 <HAL_I2C_Mem_Read>
 800164c:	4603      	mov	r3, r0
 800164e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001650:	7dfb      	ldrb	r3, [r7, #23]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d004      	beq.n	8001660 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001656:	7afb      	ldrb	r3, [r7, #11]
 8001658:	4619      	mov	r1, r3
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f000 f832 	bl	80016c4 <I2Cx_Error>
  }
  return status;
 8001660:	7dfb      	ldrb	r3, [r7, #23]
}
 8001662:	4618      	mov	r0, r3
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b08a      	sub	sp, #40	@ 0x28
 800166e:	af04      	add	r7, sp, #16
 8001670:	60f8      	str	r0, [r7, #12]
 8001672:	4608      	mov	r0, r1
 8001674:	4611      	mov	r1, r2
 8001676:	461a      	mov	r2, r3
 8001678:	4603      	mov	r3, r0
 800167a:	72fb      	strb	r3, [r7, #11]
 800167c:	460b      	mov	r3, r1
 800167e:	813b      	strh	r3, [r7, #8]
 8001680:	4613      	mov	r3, r2
 8001682:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001684:	2300      	movs	r3, #0
 8001686:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001688:	7afb      	ldrb	r3, [r7, #11]
 800168a:	b299      	uxth	r1, r3
 800168c:	88f8      	ldrh	r0, [r7, #6]
 800168e:	893a      	ldrh	r2, [r7, #8]
 8001690:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001694:	9302      	str	r3, [sp, #8]
 8001696:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001698:	9301      	str	r3, [sp, #4]
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	4603      	mov	r3, r0
 80016a0:	68f8      	ldr	r0, [r7, #12]
 80016a2:	f001 fe43 	bl	800332c <HAL_I2C_Mem_Write>
 80016a6:	4603      	mov	r3, r0
 80016a8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80016aa:	7dfb      	ldrb	r3, [r7, #23]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d004      	beq.n	80016ba <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 80016b0:	7afb      	ldrb	r3, [r7, #11]
 80016b2:	4619      	mov	r1, r3
 80016b4:	68f8      	ldr	r0, [r7, #12]
 80016b6:	f000 f805 	bl	80016c4 <I2Cx_Error>
  }
  return status;
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	460b      	mov	r3, r1
 80016ce:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f001 fdfc 	bl	80032ce <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff ff6c 	bl	80015b4 <I2Cx_Init>
}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <SENSOR_IO_Init+0x10>)
 80016ea:	f7ff ff63 	bl	80015b4 <I2Cx_Init>
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	2000051c 	.word	0x2000051c

080016f8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]
 8001702:	460b      	mov	r3, r1
 8001704:	71bb      	strb	r3, [r7, #6]
 8001706:	4613      	mov	r3, r2
 8001708:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800170a:	79bb      	ldrb	r3, [r7, #6]
 800170c:	b29a      	uxth	r2, r3
 800170e:	79f9      	ldrb	r1, [r7, #7]
 8001710:	2301      	movs	r3, #1
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	1d7b      	adds	r3, r7, #5
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2301      	movs	r3, #1
 800171a:	4803      	ldr	r0, [pc, #12]	@ (8001728 <SENSOR_IO_Write+0x30>)
 800171c:	f7ff ffa5 	bl	800166a <I2Cx_WriteMultiple>
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	2000051c 	.word	0x2000051c

0800172c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af02      	add	r7, sp, #8
 8001732:	4603      	mov	r3, r0
 8001734:	460a      	mov	r2, r1
 8001736:	71fb      	strb	r3, [r7, #7]
 8001738:	4613      	mov	r3, r2
 800173a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800173c:	2300      	movs	r3, #0
 800173e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001740:	79bb      	ldrb	r3, [r7, #6]
 8001742:	b29a      	uxth	r2, r3
 8001744:	79f9      	ldrb	r1, [r7, #7]
 8001746:	2301      	movs	r3, #1
 8001748:	9301      	str	r3, [sp, #4]
 800174a:	f107 030f 	add.w	r3, r7, #15
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	2301      	movs	r3, #1
 8001752:	4804      	ldr	r0, [pc, #16]	@ (8001764 <SENSOR_IO_Read+0x38>)
 8001754:	f7ff ff5c 	bl	8001610 <I2Cx_ReadMultiple>

  return read_value;
 8001758:	7bfb      	ldrb	r3, [r7, #15]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	2000051c 	.word	0x2000051c

08001768 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af02      	add	r7, sp, #8
 800176e:	603a      	str	r2, [r7, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	4603      	mov	r3, r0
 8001774:	71fb      	strb	r3, [r7, #7]
 8001776:	460b      	mov	r3, r1
 8001778:	71bb      	strb	r3, [r7, #6]
 800177a:	4613      	mov	r3, r2
 800177c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800177e:	79bb      	ldrb	r3, [r7, #6]
 8001780:	b29a      	uxth	r2, r3
 8001782:	79f9      	ldrb	r1, [r7, #7]
 8001784:	88bb      	ldrh	r3, [r7, #4]
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2301      	movs	r3, #1
 800178e:	4804      	ldr	r0, [pc, #16]	@ (80017a0 <SENSOR_IO_ReadMultiple+0x38>)
 8001790:	f7ff ff3e 	bl	8001610 <I2Cx_ReadMultiple>
 8001794:	4603      	mov	r3, r0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	2000051c 	.word	0x2000051c

080017a4 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 80017ae:	2300      	movs	r3, #0
 80017b0:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 80017b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <BSP_GYRO_Init+0x7c>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	4798      	blx	r3
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b6a      	cmp	r3, #106	@ 0x6a
 80017bc:	d002      	beq.n	80017c4 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	73fb      	strb	r3, [r7, #15]
 80017c2:	e028      	b.n	8001816 <BSP_GYRO_Init+0x72>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 80017c4:	4b17      	ldr	r3, [pc, #92]	@ (8001824 <BSP_GYRO_Init+0x80>)
 80017c6:	4a16      	ldr	r2, [pc, #88]	@ (8001820 <BSP_GYRO_Init+0x7c>)
 80017c8:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 80017ce:	2330      	movs	r3, #48	@ 0x30
 80017d0:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80017d2:	2300      	movs	r3, #0
 80017d4:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80017da:	2340      	movs	r3, #64	@ 0x40
 80017dc:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 80017de:	2300      	movs	r3, #0
 80017e0:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 80017e2:	230c      	movs	r3, #12
 80017e4:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 80017e6:	7aba      	ldrb	r2, [r7, #10]
 80017e8:	797b      	ldrb	r3, [r7, #5]
 80017ea:	4313      	orrs	r3, r2
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80017f0:	7a3b      	ldrb	r3, [r7, #8]
 80017f2:	f043 0304 	orr.w	r3, r3, #4
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	021b      	lsls	r3, r3, #8
 80017fa:	b21a      	sxth	r2, r3
 80017fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001800:	4313      	orrs	r3, r2
 8001802:	b21b      	sxth	r3, r3
 8001804:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8001806:	4b07      	ldr	r3, [pc, #28]	@ (8001824 <BSP_GYRO_Init+0x80>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	89ba      	ldrh	r2, [r7, #12]
 800180e:	4610      	mov	r0, r2
 8001810:	4798      	blx	r3
    
    ret = GYRO_OK;
 8001812:	2300      	movs	r3, #0
 8001814:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8001816:	7bfb      	ldrb	r3, [r7, #15]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000008 	.word	0x20000008
 8001824:	20000570 	.word	0x20000570

08001828 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <BSP_GYRO_GetXYZ+0x2c>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d009      	beq.n	800184c <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8001838:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <BSP_GYRO_GetXYZ+0x2c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183e:	2b00      	cmp	r3, #0
 8001840:	d004      	beq.n	800184c <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 8001842:	4b04      	ldr	r3, [pc, #16]	@ (8001854 <BSP_GYRO_GetXYZ+0x2c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	4798      	blx	r3
    }
  }
}
 800184c:	bf00      	nop
 800184e:	3708      	adds	r7, #8
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	20000570 	.word	0x20000570

08001858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185e:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001862:	4a10      	ldr	r2, [pc, #64]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6613      	str	r3, [r2, #96]	@ 0x60
 800186a:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <HAL_MspInit+0x4c>)
 800186c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	4b0b      	ldr	r3, [pc, #44]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187a:	4a0a      	ldr	r2, [pc, #40]	@ (80018a4 <HAL_MspInit+0x4c>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001880:	6593      	str	r3, [r2, #88]	@ 0x58
 8001882:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <HAL_MspInit+0x4c>)
 8001884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800188a:	603b      	str	r3, [r7, #0]
 800188c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	210f      	movs	r1, #15
 8001892:	f06f 0001 	mvn.w	r0, #1
 8001896:	f000 fcaf 	bl	80021f8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000

080018a8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	@ 0x28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a19      	ldr	r2, [pc, #100]	@ (800192c <HAL_DAC_MspInit+0x84>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d12c      	bne.n	8001924 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80018ca:	4b19      	ldr	r3, [pc, #100]	@ (8001930 <HAL_DAC_MspInit+0x88>)
 80018cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ce:	4a18      	ldr	r2, [pc, #96]	@ (8001930 <HAL_DAC_MspInit+0x88>)
 80018d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80018d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018d6:	4b16      	ldr	r3, [pc, #88]	@ (8001930 <HAL_DAC_MspInit+0x88>)
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e2:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <HAL_DAC_MspInit+0x88>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e6:	4a12      	ldr	r2, [pc, #72]	@ (8001930 <HAL_DAC_MspInit+0x88>)
 80018e8:	f043 0301 	orr.w	r3, r3, #1
 80018ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <HAL_DAC_MspInit+0x88>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f2:	f003 0301 	and.w	r3, r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018fa:	2310      	movs	r3, #16
 80018fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018fe:	2303      	movs	r3, #3
 8001900:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001906:	f107 0314 	add.w	r3, r7, #20
 800190a:	4619      	mov	r1, r3
 800190c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001910:	f001 f9a6 	bl	8002c60 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8001914:	2200      	movs	r2, #0
 8001916:	210f      	movs	r1, #15
 8001918:	2036      	movs	r0, #54	@ 0x36
 800191a:	f000 fc6d 	bl	80021f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800191e:	2036      	movs	r0, #54	@ 0x36
 8001920:	f000 fc86 	bl	8002230 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001924:	bf00      	nop
 8001926:	3728      	adds	r7, #40	@ 0x28
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	40007400 	.word	0x40007400
 8001930:	40021000 	.word	0x40021000

08001934 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b0ae      	sub	sp, #184	@ 0xb8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800194c:	f107 0310 	add.w	r3, r7, #16
 8001950:	2294      	movs	r2, #148	@ 0x94
 8001952:	2100      	movs	r1, #0
 8001954:	4618      	mov	r0, r3
 8001956:	f007 f983 	bl	8008c60 <memset>
  if(hi2c->Instance==I2C2)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a21      	ldr	r2, [pc, #132]	@ (80019e4 <HAL_I2C_MspInit+0xb0>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d13b      	bne.n	80019dc <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001964:	2380      	movs	r3, #128	@ 0x80
 8001966:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001968:	2300      	movs	r3, #0
 800196a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	4618      	mov	r0, r3
 8001972:	f003 fa31 	bl	8004dd8 <HAL_RCCEx_PeriphCLKConfig>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800197c:	f7ff fdbc 	bl	80014f8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001980:	4b19      	ldr	r3, [pc, #100]	@ (80019e8 <HAL_I2C_MspInit+0xb4>)
 8001982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001984:	4a18      	ldr	r2, [pc, #96]	@ (80019e8 <HAL_I2C_MspInit+0xb4>)
 8001986:	f043 0302 	orr.w	r3, r3, #2
 800198a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800198c:	4b16      	ldr	r3, [pc, #88]	@ (80019e8 <HAL_I2C_MspInit+0xb4>)
 800198e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001998:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800199c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a0:	2312      	movs	r3, #18
 80019a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ac:	2303      	movs	r3, #3
 80019ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80019b2:	2304      	movs	r3, #4
 80019b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019bc:	4619      	mov	r1, r3
 80019be:	480b      	ldr	r0, [pc, #44]	@ (80019ec <HAL_I2C_MspInit+0xb8>)
 80019c0:	f001 f94e 	bl	8002c60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80019c4:	4b08      	ldr	r3, [pc, #32]	@ (80019e8 <HAL_I2C_MspInit+0xb4>)
 80019c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c8:	4a07      	ldr	r2, [pc, #28]	@ (80019e8 <HAL_I2C_MspInit+0xb4>)
 80019ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80019ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80019d0:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <HAL_I2C_MspInit+0xb4>)
 80019d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019d8:	60bb      	str	r3, [r7, #8]
 80019da:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 80019dc:	bf00      	nop
 80019de:	37b8      	adds	r7, #184	@ 0xb8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40005800 	.word	0x40005800
 80019e8:	40021000 	.word	0x40021000
 80019ec:	48000400 	.word	0x48000400

080019f0 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a0b      	ldr	r2, [pc, #44]	@ (8001a2c <HAL_I2C_MspDeInit+0x3c>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d10f      	bne.n	8001a22 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001a02:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <HAL_I2C_MspDeInit+0x40>)
 8001a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a06:	4a0a      	ldr	r2, [pc, #40]	@ (8001a30 <HAL_I2C_MspDeInit+0x40>)
 8001a08:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001a0c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001a0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a12:	4808      	ldr	r0, [pc, #32]	@ (8001a34 <HAL_I2C_MspDeInit+0x44>)
 8001a14:	f001 fab6 	bl	8002f84 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001a18:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a1c:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <HAL_I2C_MspDeInit+0x44>)
 8001a1e:	f001 fab1 	bl	8002f84 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001a22:	bf00      	nop
 8001a24:	3708      	adds	r7, #8
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40005800 	.word	0x40005800
 8001a30:	40021000 	.word	0x40021000
 8001a34:	48000400 	.word	0x48000400

08001a38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a48:	d113      	bne.n	8001a72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001a7c <HAL_TIM_Base_MspInit+0x44>)
 8001a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a7c <HAL_TIM_Base_MspInit+0x44>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a56:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <HAL_TIM_Base_MspInit+0x44>)
 8001a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2105      	movs	r1, #5
 8001a66:	201c      	movs	r0, #28
 8001a68:	f000 fbc6 	bl	80021f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a6c:	201c      	movs	r0, #28
 8001a6e:	f000 fbdf 	bl	8002230 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001a72:	bf00      	nop
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40021000 	.word	0x40021000

08001a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b0ae      	sub	sp, #184	@ 0xb8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	2294      	movs	r2, #148	@ 0x94
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f007 f8dd 	bl	8008c60 <memset>
  if(huart->Instance==USART1)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a25      	ldr	r2, [pc, #148]	@ (8001b40 <HAL_UART_MspInit+0xc0>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d142      	bne.n	8001b36 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ab8:	f107 0310 	add.w	r3, r7, #16
 8001abc:	4618      	mov	r0, r3
 8001abe:	f003 f98b 	bl	8004dd8 <HAL_RCCEx_PeriphCLKConfig>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ac8:	f7ff fd16 	bl	80014f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001acc:	4b1d      	ldr	r3, [pc, #116]	@ (8001b44 <HAL_UART_MspInit+0xc4>)
 8001ace:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad0:	4a1c      	ldr	r2, [pc, #112]	@ (8001b44 <HAL_UART_MspInit+0xc4>)
 8001ad2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ad6:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8001b44 <HAL_UART_MspInit+0xc4>)
 8001ada:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001adc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ae4:	4b17      	ldr	r3, [pc, #92]	@ (8001b44 <HAL_UART_MspInit+0xc4>)
 8001ae6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ae8:	4a16      	ldr	r2, [pc, #88]	@ (8001b44 <HAL_UART_MspInit+0xc4>)
 8001aea:	f043 0302 	orr.w	r3, r3, #2
 8001aee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af0:	4b14      	ldr	r3, [pc, #80]	@ (8001b44 <HAL_UART_MspInit+0xc4>)
 8001af2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	60bb      	str	r3, [r7, #8]
 8001afa:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001afc:	23c0      	movs	r3, #192	@ 0xc0
 8001afe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	2302      	movs	r3, #2
 8001b04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b14:	2307      	movs	r3, #7
 8001b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4809      	ldr	r0, [pc, #36]	@ (8001b48 <HAL_UART_MspInit+0xc8>)
 8001b22:	f001 f89d 	bl	8002c60 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2101      	movs	r1, #1
 8001b2a:	2025      	movs	r0, #37	@ 0x25
 8001b2c:	f000 fb64 	bl	80021f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b30:	2025      	movs	r0, #37	@ 0x25
 8001b32:	f000 fb7d 	bl	8002230 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b36:	bf00      	nop
 8001b38:	37b8      	adds	r7, #184	@ 0xb8
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40013800 	.word	0x40013800
 8001b44:	40021000 	.word	0x40021000
 8001b48:	48000400 	.word	0x48000400

08001b4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08e      	sub	sp, #56	@ 0x38
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001b54:	2300      	movs	r3, #0
 8001b56:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001b5a:	4b34      	ldr	r3, [pc, #208]	@ (8001c2c <HAL_InitTick+0xe0>)
 8001b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5e:	4a33      	ldr	r2, [pc, #204]	@ (8001c2c <HAL_InitTick+0xe0>)
 8001b60:	f043 0310 	orr.w	r3, r3, #16
 8001b64:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b66:	4b31      	ldr	r3, [pc, #196]	@ (8001c2c <HAL_InitTick+0xe0>)
 8001b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6a:	f003 0310 	and.w	r3, r3, #16
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b72:	f107 0210 	add.w	r2, r7, #16
 8001b76:	f107 0314 	add.w	r3, r7, #20
 8001b7a:	4611      	mov	r1, r2
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f003 f839 	bl	8004bf4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d103      	bne.n	8001b94 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b8c:	f003 f806 	bl	8004b9c <HAL_RCC_GetPCLK1Freq>
 8001b90:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b92:	e004      	b.n	8001b9e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b94:	f003 f802 	bl	8004b9c <HAL_RCC_GetPCLK1Freq>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ba0:	4a23      	ldr	r2, [pc, #140]	@ (8001c30 <HAL_InitTick+0xe4>)
 8001ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba6:	0c9b      	lsrs	r3, r3, #18
 8001ba8:	3b01      	subs	r3, #1
 8001baa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001bac:	4b21      	ldr	r3, [pc, #132]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001bae:	4a22      	ldr	r2, [pc, #136]	@ (8001c38 <HAL_InitTick+0xec>)
 8001bb0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001bb2:	4b20      	ldr	r3, [pc, #128]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001bb4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001bb8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001bba:	4a1e      	ldr	r2, [pc, #120]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bbe:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bcc:	4b19      	ldr	r3, [pc, #100]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001bd2:	4818      	ldr	r0, [pc, #96]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001bd4:	f003 fe18 	bl	8005808 <HAL_TIM_Base_Init>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001bde:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d11b      	bne.n	8001c1e <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001be6:	4813      	ldr	r0, [pc, #76]	@ (8001c34 <HAL_InitTick+0xe8>)
 8001be8:	f003 fe66 	bl	80058b8 <HAL_TIM_Base_Start_IT>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bf2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d111      	bne.n	8001c1e <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001bfa:	2036      	movs	r0, #54	@ 0x36
 8001bfc:	f000 fb18 	bl	8002230 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2b0f      	cmp	r3, #15
 8001c04:	d808      	bhi.n	8001c18 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001c06:	2200      	movs	r2, #0
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	2036      	movs	r0, #54	@ 0x36
 8001c0c:	f000 faf4 	bl	80021f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c10:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <HAL_InitTick+0xf0>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	e002      	b.n	8001c1e <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c1e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3738      	adds	r7, #56	@ 0x38
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	431bde83 	.word	0x431bde83
 8001c34:	20000574 	.word	0x20000574
 8001c38:	40001000 	.word	0x40001000
 8001c3c:	2000003c 	.word	0x2000003c

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <NMI_Handler+0x4>

08001c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <HardFault_Handler+0x4>

08001c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <MemManage_Handler+0x4>

08001c58 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <BusFault_Handler+0x4>

08001c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c64:	bf00      	nop
 8001c66:	e7fd      	b.n	8001c64 <UsageFault_Handler+0x4>

08001c68 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c7c:	4802      	ldr	r0, [pc, #8]	@ (8001c88 <TIM2_IRQHandler+0x10>)
 8001c7e:	f003 fe8b 	bl	8005998 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20000370 	.word	0x20000370

08001c8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c90:	4802      	ldr	r0, [pc, #8]	@ (8001c9c <USART1_IRQHandler+0x10>)
 8001c92:	f004 fb3d 	bl	8006310 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200003bc 	.word	0x200003bc

08001ca0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8001ca4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ca8:	f001 fa5e 	bl	8003168 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001cac:	bf00      	nop
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001cb4:	4803      	ldr	r0, [pc, #12]	@ (8001cc4 <TIM6_DAC_IRQHandler+0x14>)
 8001cb6:	f003 fe6f 	bl	8005998 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8001cba:	4803      	ldr	r0, [pc, #12]	@ (8001cc8 <TIM6_DAC_IRQHandler+0x18>)
 8001cbc:	f000 fbf9 	bl	80024b2 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	20000574 	.word	0x20000574
 8001cc8:	20000308 	.word	0x20000308

08001ccc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cd4:	4a14      	ldr	r2, [pc, #80]	@ (8001d28 <_sbrk+0x5c>)
 8001cd6:	4b15      	ldr	r3, [pc, #84]	@ (8001d2c <_sbrk+0x60>)
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ce0:	4b13      	ldr	r3, [pc, #76]	@ (8001d30 <_sbrk+0x64>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d102      	bne.n	8001cee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce8:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <_sbrk+0x64>)
 8001cea:	4a12      	ldr	r2, [pc, #72]	@ (8001d34 <_sbrk+0x68>)
 8001cec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cee:	4b10      	ldr	r3, [pc, #64]	@ (8001d30 <_sbrk+0x64>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d207      	bcs.n	8001d0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cfc:	f006 ffb8 	bl	8008c70 <__errno>
 8001d00:	4603      	mov	r3, r0
 8001d02:	220c      	movs	r2, #12
 8001d04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d06:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d0a:	e009      	b.n	8001d20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d0c:	4b08      	ldr	r3, [pc, #32]	@ (8001d30 <_sbrk+0x64>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d12:	4b07      	ldr	r3, [pc, #28]	@ (8001d30 <_sbrk+0x64>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	4a05      	ldr	r2, [pc, #20]	@ (8001d30 <_sbrk+0x64>)
 8001d1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	200a0000 	.word	0x200a0000
 8001d2c:	00000400 	.word	0x00000400
 8001d30:	200005c0 	.word	0x200005c0
 8001d34:	20001420 	.word	0x20001420

08001d38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d3c:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <SystemInit+0x20>)
 8001d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d42:	4a05      	ldr	r2, [pc, #20]	@ (8001d58 <SystemInit+0x20>)
 8001d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr
 8001d56:	bf00      	nop
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d5c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d94 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d60:	f7ff ffea 	bl	8001d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d64:	480c      	ldr	r0, [pc, #48]	@ (8001d98 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d66:	490d      	ldr	r1, [pc, #52]	@ (8001d9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d68:	4a0d      	ldr	r2, [pc, #52]	@ (8001da0 <LoopForever+0xe>)
  movs r3, #0
 8001d6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d6c:	e002      	b.n	8001d74 <LoopCopyDataInit>

08001d6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d72:	3304      	adds	r3, #4

08001d74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d78:	d3f9      	bcc.n	8001d6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001da4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d7c:	4c0a      	ldr	r4, [pc, #40]	@ (8001da8 <LoopForever+0x16>)
  movs r3, #0
 8001d7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d80:	e001      	b.n	8001d86 <LoopFillZerobss>

08001d82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d84:	3204      	adds	r2, #4

08001d86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d88:	d3fb      	bcc.n	8001d82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d8a:	f006 ff77 	bl	8008c7c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d8e:	f7ff f837 	bl	8000e00 <main>

08001d92 <LoopForever>:

LoopForever:
    b LoopForever
 8001d92:	e7fe      	b.n	8001d92 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d94:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001d98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d9c:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8001da0:	08009ea8 	.word	0x08009ea8
  ldr r2, =_sbss
 8001da4:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8001da8:	2000141c 	.word	0x2000141c

08001dac <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dac:	e7fe      	b.n	8001dac <ADC1_IRQHandler>

08001dae <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b084      	sub	sp, #16
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	4603      	mov	r3, r0
 8001db6:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001db8:	2300      	movs	r3, #0
 8001dba:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001dbc:	2111      	movs	r1, #17
 8001dbe:	20d4      	movs	r0, #212	@ 0xd4
 8001dc0:	f7ff fcb4 	bl	800172c <SENSOR_IO_Read>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001dc8:	88fb      	ldrh	r3, [r7, #6]
 8001dca:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8001dcc:	7bbb      	ldrb	r3, [r7, #14]
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8001dd4:	7bba      	ldrb	r2, [r7, #14]
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8001ddc:	7bbb      	ldrb	r3, [r7, #14]
 8001dde:	461a      	mov	r2, r3
 8001de0:	2111      	movs	r1, #17
 8001de2:	20d4      	movs	r0, #212	@ 0xd4
 8001de4:	f7ff fc88 	bl	80016f8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001de8:	2112      	movs	r1, #18
 8001dea:	20d4      	movs	r0, #212	@ 0xd4
 8001dec:	f7ff fc9e 	bl	800172c <SENSOR_IO_Read>
 8001df0:	4603      	mov	r3, r0
 8001df2:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8001df4:	88fb      	ldrh	r3, [r7, #6]
 8001df6:	0a1b      	lsrs	r3, r3, #8
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8001dfc:	7bbb      	ldrb	r3, [r7, #14]
 8001dfe:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8001e02:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8001e04:	7bba      	ldrb	r2, [r7, #14]
 8001e06:	7bfb      	ldrb	r3, [r7, #15]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001e0c:	7bbb      	ldrb	r3, [r7, #14]
 8001e0e:	461a      	mov	r2, r3
 8001e10:	2112      	movs	r1, #18
 8001e12:	20d4      	movs	r0, #212	@ 0xd4
 8001e14:	f7ff fc70 	bl	80016f8 <SENSOR_IO_Write>
}
 8001e18:	bf00      	nop
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001e26:	2300      	movs	r3, #0
 8001e28:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001e2a:	2111      	movs	r1, #17
 8001e2c:	20d4      	movs	r0, #212	@ 0xd4
 8001e2e:	f7ff fc7d 	bl	800172c <SENSOR_IO_Read>
 8001e32:	4603      	mov	r3, r0
 8001e34:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8001e36:	79fb      	ldrb	r3, [r7, #7]
 8001e38:	f003 030f 	and.w	r3, r3, #15
 8001e3c:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	461a      	mov	r2, r3
 8001e42:	2111      	movs	r1, #17
 8001e44:	20d4      	movs	r0, #212	@ 0xd4
 8001e46:	f7ff fc57 	bl	80016f8 <SENSOR_IO_Write>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8001e56:	f7ff fc45 	bl	80016e4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 8001e5a:	210f      	movs	r1, #15
 8001e5c:	20d4      	movs	r0, #212	@ 0xd4
 8001e5e:	f7ff fc65 	bl	800172c <SENSOR_IO_Read>
 8001e62:	4603      	mov	r3, r0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001e72:	2300      	movs	r3, #0
 8001e74:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 8001e76:	2116      	movs	r1, #22
 8001e78:	20d4      	movs	r0, #212	@ 0xd4
 8001e7a:	f7ff fc57 	bl	800172c <SENSOR_IO_Read>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 8001e82:	7bfb      	ldrb	r3, [r7, #15]
 8001e84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e88:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8001e8a:	88fb      	ldrh	r3, [r7, #6]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d003      	beq.n	8001e98 <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
 8001e92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e96:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 8001e98:	7bfb      	ldrb	r3, [r7, #15]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	2116      	movs	r1, #22
 8001e9e:	20d4      	movs	r0, #212	@ 0xd4
 8001ea0:	f7ff fc2a 	bl	80016f8 <SENSOR_IO_Write>
}
 8001ea4:	bf00      	nop
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001ebc:	f04f 0300 	mov.w	r3, #0
 8001ec0:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001ec2:	2111      	movs	r1, #17
 8001ec4:	20d4      	movs	r0, #212	@ 0xd4
 8001ec6:	f7ff fc31 	bl	800172c <SENSOR_IO_Read>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 8001ece:	f107 0208 	add.w	r2, r7, #8
 8001ed2:	2306      	movs	r3, #6
 8001ed4:	2122      	movs	r1, #34	@ 0x22
 8001ed6:	20d4      	movs	r0, #212	@ 0xd4
 8001ed8:	f7ff fc46 	bl	8001768 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001edc:	2300      	movs	r3, #0
 8001ede:	77fb      	strb	r3, [r7, #31]
 8001ee0:	e01a      	b.n	8001f18 <LSM6DSL_GyroReadXYZAngRate+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001ee2:	7ffb      	ldrb	r3, [r7, #31]
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	3320      	adds	r3, #32
 8001eea:	443b      	add	r3, r7
 8001eec:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001ef0:	021b      	lsls	r3, r3, #8
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	7ffa      	ldrb	r2, [r7, #31]
 8001ef6:	0052      	lsls	r2, r2, #1
 8001ef8:	3220      	adds	r2, #32
 8001efa:	443a      	add	r2, r7
 8001efc:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001f00:	4413      	add	r3, r2
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	7ffb      	ldrb	r3, [r7, #31]
 8001f06:	b212      	sxth	r2, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	3320      	adds	r3, #32
 8001f0c:	443b      	add	r3, r7
 8001f0e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8001f12:	7ffb      	ldrb	r3, [r7, #31]
 8001f14:	3301      	adds	r3, #1
 8001f16:	77fb      	strb	r3, [r7, #31]
 8001f18:	7ffb      	ldrb	r3, [r7, #31]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d9e1      	bls.n	8001ee2 <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 8001f1e:	7dfb      	ldrb	r3, [r7, #23]
 8001f20:	f003 030c 	and.w	r3, r3, #12
 8001f24:	2b0c      	cmp	r3, #12
 8001f26:	d829      	bhi.n	8001f7c <LSM6DSL_GyroReadXYZAngRate+0xd0>
 8001f28:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <LSM6DSL_GyroReadXYZAngRate+0x84>)
 8001f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f2e:	bf00      	nop
 8001f30:	08001f65 	.word	0x08001f65
 8001f34:	08001f7d 	.word	0x08001f7d
 8001f38:	08001f7d 	.word	0x08001f7d
 8001f3c:	08001f7d 	.word	0x08001f7d
 8001f40:	08001f6b 	.word	0x08001f6b
 8001f44:	08001f7d 	.word	0x08001f7d
 8001f48:	08001f7d 	.word	0x08001f7d
 8001f4c:	08001f7d 	.word	0x08001f7d
 8001f50:	08001f71 	.word	0x08001f71
 8001f54:	08001f7d 	.word	0x08001f7d
 8001f58:	08001f7d 	.word	0x08001f7d
 8001f5c:	08001f7d 	.word	0x08001f7d
 8001f60:	08001f77 	.word	0x08001f77
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 8001f64:	4b16      	ldr	r3, [pc, #88]	@ (8001fc0 <LSM6DSL_GyroReadXYZAngRate+0x114>)
 8001f66:	61bb      	str	r3, [r7, #24]
    break;
 8001f68:	e008      	b.n	8001f7c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 8001f6a:	4b16      	ldr	r3, [pc, #88]	@ (8001fc4 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 8001f6c:	61bb      	str	r3, [r7, #24]
    break;
 8001f6e:	e005      	b.n	8001f7c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 8001f70:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 8001f72:	61bb      	str	r3, [r7, #24]
    break;
 8001f74:	e002      	b.n	8001f7c <LSM6DSL_GyroReadXYZAngRate+0xd0>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 8001f76:	4b15      	ldr	r3, [pc, #84]	@ (8001fcc <LSM6DSL_GyroReadXYZAngRate+0x120>)
 8001f78:	61bb      	str	r3, [r7, #24]
    break;    
 8001f7a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	77fb      	strb	r3, [r7, #31]
 8001f80:	e016      	b.n	8001fb0 <LSM6DSL_GyroReadXYZAngRate+0x104>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 8001f82:	7ffb      	ldrb	r3, [r7, #31]
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	3320      	adds	r3, #32
 8001f88:	443b      	add	r3, r7
 8001f8a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8001f8e:	ee07 3a90 	vmov	s15, r3
 8001f92:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f96:	7ffb      	ldrb	r3, [r7, #31]
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa6:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8001faa:	7ffb      	ldrb	r3, [r7, #31]
 8001fac:	3301      	adds	r3, #1
 8001fae:	77fb      	strb	r3, [r7, #31]
 8001fb0:	7ffb      	ldrb	r3, [r7, #31]
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d9e5      	bls.n	8001f82 <LSM6DSL_GyroReadXYZAngRate+0xd6>
  }
}
 8001fb6:	bf00      	nop
 8001fb8:	bf00      	nop
 8001fba:	3720      	adds	r7, #32
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	410c0000 	.word	0x410c0000
 8001fc4:	418c0000 	.word	0x418c0000
 8001fc8:	420c0000 	.word	0x420c0000
 8001fcc:	428c0000 	.word	0x428c0000

08001fd0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fda:	2003      	movs	r0, #3
 8001fdc:	f000 f901 	bl	80021e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fe0:	200f      	movs	r0, #15
 8001fe2:	f7ff fdb3 	bl	8001b4c <HAL_InitTick>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d002      	beq.n	8001ff2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001fec:	2301      	movs	r3, #1
 8001fee:	71fb      	strb	r3, [r7, #7]
 8001ff0:	e001      	b.n	8001ff6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ff2:	f7ff fc31 	bl	8001858 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002004:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <HAL_IncTick+0x20>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	461a      	mov	r2, r3
 800200a:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <HAL_IncTick+0x24>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4413      	add	r3, r2
 8002010:	4a04      	ldr	r2, [pc, #16]	@ (8002024 <HAL_IncTick+0x24>)
 8002012:	6013      	str	r3, [r2, #0]
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	20000040 	.word	0x20000040
 8002024:	200005c4 	.word	0x200005c4

08002028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  return uwTick;
 800202c:	4b03      	ldr	r3, [pc, #12]	@ (800203c <HAL_GetTick+0x14>)
 800202e:	681b      	ldr	r3, [r3, #0]
}
 8002030:	4618      	mov	r0, r3
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	200005c4 	.word	0x200005c4

08002040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b084      	sub	sp, #16
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002048:	f7ff ffee 	bl	8002028 <HAL_GetTick>
 800204c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002058:	d005      	beq.n	8002066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800205a:	4b0a      	ldr	r3, [pc, #40]	@ (8002084 <HAL_Delay+0x44>)
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	461a      	mov	r2, r3
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4413      	add	r3, r2
 8002064:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002066:	bf00      	nop
 8002068:	f7ff ffde 	bl	8002028 <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	68bb      	ldr	r3, [r7, #8]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	429a      	cmp	r2, r3
 8002076:	d8f7      	bhi.n	8002068 <HAL_Delay+0x28>
  {
  }
}
 8002078:	bf00      	nop
 800207a:	bf00      	nop
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000040 	.word	0x20000040

08002088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002098:	4b0c      	ldr	r3, [pc, #48]	@ (80020cc <__NVIC_SetPriorityGrouping+0x44>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020a4:	4013      	ands	r3, r2
 80020a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ba:	4a04      	ldr	r2, [pc, #16]	@ (80020cc <__NVIC_SetPriorityGrouping+0x44>)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	60d3      	str	r3, [r2, #12]
}
 80020c0:	bf00      	nop
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr
 80020cc:	e000ed00 	.word	0xe000ed00

080020d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020d4:	4b04      	ldr	r3, [pc, #16]	@ (80020e8 <__NVIC_GetPriorityGrouping+0x18>)
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	f003 0307 	and.w	r3, r3, #7
}
 80020de:	4618      	mov	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	db0b      	blt.n	8002116 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	f003 021f 	and.w	r2, r3, #31
 8002104:	4907      	ldr	r1, [pc, #28]	@ (8002124 <__NVIC_EnableIRQ+0x38>)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	095b      	lsrs	r3, r3, #5
 800210c:	2001      	movs	r0, #1
 800210e:	fa00 f202 	lsl.w	r2, r0, r2
 8002112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000e100 	.word	0xe000e100

08002128 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	6039      	str	r1, [r7, #0]
 8002132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002138:	2b00      	cmp	r3, #0
 800213a:	db0a      	blt.n	8002152 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	b2da      	uxtb	r2, r3
 8002140:	490c      	ldr	r1, [pc, #48]	@ (8002174 <__NVIC_SetPriority+0x4c>)
 8002142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002146:	0112      	lsls	r2, r2, #4
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	440b      	add	r3, r1
 800214c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002150:	e00a      	b.n	8002168 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4908      	ldr	r1, [pc, #32]	@ (8002178 <__NVIC_SetPriority+0x50>)
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	3b04      	subs	r3, #4
 8002160:	0112      	lsls	r2, r2, #4
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	440b      	add	r3, r1
 8002166:	761a      	strb	r2, [r3, #24]
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000e100 	.word	0xe000e100
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800217c:	b480      	push	{r7}
 800217e:	b089      	sub	sp, #36	@ 0x24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f1c3 0307 	rsb	r3, r3, #7
 8002196:	2b04      	cmp	r3, #4
 8002198:	bf28      	it	cs
 800219a:	2304      	movcs	r3, #4
 800219c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3304      	adds	r3, #4
 80021a2:	2b06      	cmp	r3, #6
 80021a4:	d902      	bls.n	80021ac <NVIC_EncodePriority+0x30>
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	3b03      	subs	r3, #3
 80021aa:	e000      	b.n	80021ae <NVIC_EncodePriority+0x32>
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43da      	mvns	r2, r3
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	401a      	ands	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	fa01 f303 	lsl.w	r3, r1, r3
 80021ce:	43d9      	mvns	r1, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d4:	4313      	orrs	r3, r2
         );
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3724      	adds	r7, #36	@ 0x24
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7ff ff4c 	bl	8002088 <__NVIC_SetPriorityGrouping>
}
 80021f0:	bf00      	nop
 80021f2:	3708      	adds	r7, #8
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800220a:	f7ff ff61 	bl	80020d0 <__NVIC_GetPriorityGrouping>
 800220e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	68b9      	ldr	r1, [r7, #8]
 8002214:	6978      	ldr	r0, [r7, #20]
 8002216:	f7ff ffb1 	bl	800217c <NVIC_EncodePriority>
 800221a:	4602      	mov	r2, r0
 800221c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002220:	4611      	mov	r1, r2
 8002222:	4618      	mov	r0, r3
 8002224:	f7ff ff80 	bl	8002128 <__NVIC_SetPriority>
}
 8002228:	bf00      	nop
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	4618      	mov	r0, r3
 8002240:	f7ff ff54 	bl	80020ec <__NVIC_EnableIRQ>
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e014      	b.n	8002288 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	791b      	ldrb	r3, [r3, #4]
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b00      	cmp	r3, #0
 8002266:	d105      	bne.n	8002274 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff fb1a 	bl	80018a8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2202      	movs	r2, #2
 8002278:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2201      	movs	r2, #1
 8002284:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
 800229c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	795b      	ldrb	r3, [r3, #5]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d101      	bne.n	80022ae <HAL_DAC_Start_DMA+0x1e>
 80022aa:	2302      	movs	r3, #2
 80022ac:	e0ab      	b.n	8002406 <HAL_DAC_Start_DMA+0x176>
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2201      	movs	r2, #1
 80022b2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2202      	movs	r2, #2
 80022b8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d12f      	bne.n	8002320 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	4a52      	ldr	r2, [pc, #328]	@ (8002410 <HAL_DAC_Start_DMA+0x180>)
 80022c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	4a51      	ldr	r2, [pc, #324]	@ (8002414 <HAL_DAC_Start_DMA+0x184>)
 80022ce:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	4a50      	ldr	r2, [pc, #320]	@ (8002418 <HAL_DAC_Start_DMA+0x188>)
 80022d6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80022e6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80022e8:	6a3b      	ldr	r3, [r7, #32]
 80022ea:	2b08      	cmp	r3, #8
 80022ec:	d013      	beq.n	8002316 <HAL_DAC_Start_DMA+0x86>
 80022ee:	6a3b      	ldr	r3, [r7, #32]
 80022f0:	2b08      	cmp	r3, #8
 80022f2:	d845      	bhi.n	8002380 <HAL_DAC_Start_DMA+0xf0>
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_DAC_Start_DMA+0x72>
 80022fa:	6a3b      	ldr	r3, [r7, #32]
 80022fc:	2b04      	cmp	r3, #4
 80022fe:	d005      	beq.n	800230c <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8002300:	e03e      	b.n	8002380 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	3308      	adds	r3, #8
 8002308:	613b      	str	r3, [r7, #16]
        break;
 800230a:	e03c      	b.n	8002386 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	330c      	adds	r3, #12
 8002312:	613b      	str	r3, [r7, #16]
        break;
 8002314:	e037      	b.n	8002386 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	3310      	adds	r3, #16
 800231c:	613b      	str	r3, [r7, #16]
        break;
 800231e:	e032      	b.n	8002386 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	4a3d      	ldr	r2, [pc, #244]	@ (800241c <HAL_DAC_Start_DMA+0x18c>)
 8002326:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	4a3c      	ldr	r2, [pc, #240]	@ (8002420 <HAL_DAC_Start_DMA+0x190>)
 800232e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	4a3b      	ldr	r2, [pc, #236]	@ (8002424 <HAL_DAC_Start_DMA+0x194>)
 8002336:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002346:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002348:	6a3b      	ldr	r3, [r7, #32]
 800234a:	2b08      	cmp	r3, #8
 800234c:	d013      	beq.n	8002376 <HAL_DAC_Start_DMA+0xe6>
 800234e:	6a3b      	ldr	r3, [r7, #32]
 8002350:	2b08      	cmp	r3, #8
 8002352:	d817      	bhi.n	8002384 <HAL_DAC_Start_DMA+0xf4>
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_DAC_Start_DMA+0xd2>
 800235a:	6a3b      	ldr	r3, [r7, #32]
 800235c:	2b04      	cmp	r3, #4
 800235e:	d005      	beq.n	800236c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8002360:	e010      	b.n	8002384 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	3314      	adds	r3, #20
 8002368:	613b      	str	r3, [r7, #16]
        break;
 800236a:	e00c      	b.n	8002386 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	3318      	adds	r3, #24
 8002372:	613b      	str	r3, [r7, #16]
        break;
 8002374:	e007      	b.n	8002386 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	331c      	adds	r3, #28
 800237c:	613b      	str	r3, [r7, #16]
        break;
 800237e:	e002      	b.n	8002386 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002380:	bf00      	nop
 8002382:	e000      	b.n	8002386 <HAL_DAC_Start_DMA+0xf6>
        break;
 8002384:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d111      	bne.n	80023b0 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800239a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6898      	ldr	r0, [r3, #8]
 80023a0:	6879      	ldr	r1, [r7, #4]
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	f000 fae7 	bl	8002978 <HAL_DMA_Start_IT>
 80023aa:	4603      	mov	r3, r0
 80023ac:	75fb      	strb	r3, [r7, #23]
 80023ae:	e010      	b.n	80023d2 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80023be:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	68d8      	ldr	r0, [r3, #12]
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	693a      	ldr	r2, [r7, #16]
 80023ca:	f000 fad5 	bl	8002978 <HAL_DMA_Start_IT>
 80023ce:	4603      	mov	r3, r0
 80023d0:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d10c      	bne.n	80023f8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6819      	ldr	r1, [r3, #0]
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	f003 0310 	and.w	r3, r3, #16
 80023ea:	2201      	movs	r2, #1
 80023ec:	409a      	lsls	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	430a      	orrs	r2, r1
 80023f4:	601a      	str	r2, [r3, #0]
 80023f6:	e005      	b.n	8002404 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	f043 0204 	orr.w	r2, r3, #4
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002404:	7dfb      	ldrb	r3, [r7, #23]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3718      	adds	r7, #24
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	08002851 	.word	0x08002851
 8002414:	08002873 	.word	0x08002873
 8002418:	0800288f 	.word	0x0800288f
 800241c:	0800290d 	.word	0x0800290d
 8002420:	0800292f 	.word	0x0800292f
 8002424:	0800294b 	.word	0x0800294b

08002428 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6819      	ldr	r1, [r3, #0]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	f003 0310 	and.w	r3, r3, #16
 800243e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002442:	fa02 f303 	lsl.w	r3, r2, r3
 8002446:	43da      	mvns	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	400a      	ands	r2, r1
 800244e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6819      	ldr	r1, [r3, #0]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	f003 0310 	and.w	r3, r3, #16
 800245c:	2201      	movs	r2, #1
 800245e:	fa02 f303 	lsl.w	r3, r2, r3
 8002462:	43da      	mvns	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	400a      	ands	r2, r1
 800246a:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d10d      	bne.n	800248e <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	4618      	mov	r0, r3
 8002478:	f000 faf9 	bl	8002a6e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	e00c      	b.n	80024a8 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	4618      	mov	r0, r3
 8002494:	f000 faeb 	bl	8002a6e <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 80024a6:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b082      	sub	sp, #8
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024c8:	d120      	bne.n	800250c <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80024d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80024d8:	d118      	bne.n	800250c <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2204      	movs	r2, #4
 80024de:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	691b      	ldr	r3, [r3, #16]
 80024e4:	f043 0201 	orr.w	r2, r3, #1
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002504:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f84b 	bl	80025a2 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800251a:	d120      	bne.n	800255e <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002522:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002526:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800252a:	d118      	bne.n	800255e <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2204      	movs	r2, #4
 8002530:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	f043 0202 	orr.w	r2, r3, #2
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002546:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002556:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002558:	6878      	ldr	r0, [r7, #4]
 800255a:	f000 f9cd 	bl	80028f8 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002566:	b480      	push	{r7}
 8002568:	b083      	sub	sp, #12
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 800256e:	bf00      	nop
 8002570:	370c      	adds	r7, #12
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800257a:	b480      	push	{r7}
 800257c:	b083      	sub	sp, #12
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002596:	bf00      	nop
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr

080025a2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80025a2:	b480      	push	{r7}
 80025a4:	b083      	sub	sp, #12
 80025a6:	af00      	add	r7, sp, #0
 80025a8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80025aa:	bf00      	nop
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
	...

080025b8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b088      	sub	sp, #32
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	795b      	ldrb	r3, [r3, #5]
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_DAC_ConfigChannel+0x1c>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e137      	b.n	8002844 <HAL_DAC_ConfigChannel+0x28c>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2201      	movs	r2, #1
 80025d8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2202      	movs	r2, #2
 80025de:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	2b04      	cmp	r3, #4
 80025e6:	f040 8081 	bne.w	80026ec <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80025ea:	f7ff fd1d 	bl	8002028 <HAL_GetTick>
 80025ee:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d140      	bne.n	8002678 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80025f6:	e018      	b.n	800262a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80025f8:	f7ff fd16 	bl	8002028 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b01      	cmp	r3, #1
 8002604:	d911      	bls.n	800262a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800260c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00a      	beq.n	800262a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	f043 0208 	orr.w	r2, r3, #8
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2203      	movs	r2, #3
 8002624:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002626:	2303      	movs	r3, #3
 8002628:	e10c      	b.n	8002844 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d1df      	bne.n	80025f8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002638:	2001      	movs	r0, #1
 800263a:	f7ff fd01 	bl	8002040 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	69d2      	ldr	r2, [r2, #28]
 8002646:	641a      	str	r2, [r3, #64]	@ 0x40
 8002648:	e023      	b.n	8002692 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800264a:	f7ff fced 	bl	8002028 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b01      	cmp	r3, #1
 8002656:	d90f      	bls.n	8002678 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800265e:	2b00      	cmp	r3, #0
 8002660:	da0a      	bge.n	8002678 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	f043 0208 	orr.w	r2, r3, #8
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2203      	movs	r2, #3
 8002672:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e0e5      	b.n	8002844 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800267e:	2b00      	cmp	r3, #0
 8002680:	dbe3      	blt.n	800264a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002682:	2001      	movs	r0, #1
 8002684:	f7ff fcdc 	bl	8002040 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68ba      	ldr	r2, [r7, #8]
 800268e:	69d2      	ldr	r2, [r2, #28]
 8002690:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f003 0310 	and.w	r3, r3, #16
 800269e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80026a2:	fa01 f303 	lsl.w	r3, r1, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	ea02 0103 	and.w	r1, r2, r3
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	6a1a      	ldr	r2, [r3, #32]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	409a      	lsls	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	f003 0310 	and.w	r3, r3, #16
 80026cc:	21ff      	movs	r1, #255	@ 0xff
 80026ce:	fa01 f303 	lsl.w	r3, r1, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	ea02 0103 	and.w	r1, r2, r3
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f003 0310 	and.w	r3, r3, #16
 80026e2:	409a      	lsls	r2, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	695b      	ldr	r3, [r3, #20]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d11d      	bne.n	8002730 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026fa:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f003 0310 	and.w	r3, r3, #16
 8002702:	221f      	movs	r2, #31
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	43db      	mvns	r3, r3
 800270a:	69fa      	ldr	r2, [r7, #28]
 800270c:	4013      	ands	r3, r2
 800270e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f003 0310 	and.w	r3, r3, #16
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	4313      	orrs	r3, r2
 8002726:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	69fa      	ldr	r2, [r7, #28]
 800272e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002736:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f003 0310 	and.w	r3, r3, #16
 800273e:	2207      	movs	r2, #7
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	43db      	mvns	r3, r3
 8002746:	69fa      	ldr	r2, [r7, #28]
 8002748:	4013      	ands	r3, r2
 800274a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	685a      	ldr	r2, [r3, #4]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	431a      	orrs	r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	4313      	orrs	r3, r2
 800275c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f003 0310 	and.w	r3, r3, #16
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	fa02 f303 	lsl.w	r3, r2, r3
 800276a:	69fa      	ldr	r2, [r7, #28]
 800276c:	4313      	orrs	r3, r2
 800276e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	69fa      	ldr	r2, [r7, #28]
 8002776:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6819      	ldr	r1, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f003 0310 	and.w	r3, r3, #16
 8002784:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43da      	mvns	r2, r3
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	400a      	ands	r2, r1
 8002794:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f003 0310 	and.w	r3, r3, #16
 80027a4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	69fa      	ldr	r2, [r7, #28]
 80027b0:	4013      	ands	r3, r2
 80027b2:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	f003 0310 	and.w	r3, r3, #16
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	69fa      	ldr	r2, [r7, #28]
 80027c8:	4313      	orrs	r3, r2
 80027ca:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027d4:	d104      	bne.n	80027e0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027dc:	61fb      	str	r3, [r7, #28]
 80027de:	e018      	b.n	8002812 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d104      	bne.n	80027f2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80027ee:	61fb      	str	r3, [r7, #28]
 80027f0:	e00f      	b.n	8002812 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80027f2:	f002 f9c7 	bl	8004b84 <HAL_RCC_GetHCLKFreq>
 80027f6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	4a14      	ldr	r2, [pc, #80]	@ (800284c <HAL_DAC_ConfigChannel+0x294>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d904      	bls.n	800280a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002806:	61fb      	str	r3, [r7, #28]
 8002808:	e003      	b.n	8002812 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002810:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	69fa      	ldr	r2, [r7, #28]
 8002818:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6819      	ldr	r1, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f003 0310 	and.w	r3, r3, #16
 8002826:	22c0      	movs	r2, #192	@ 0xc0
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	43da      	mvns	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	400a      	ands	r2, r1
 8002834:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2201      	movs	r2, #1
 800283a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3720      	adds	r7, #32
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	04c4b400 	.word	0x04c4b400

08002850 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800285c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f7ff fe81 	bl	8002566 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2201      	movs	r2, #1
 8002868:	711a      	strb	r2, [r3, #4]
}
 800286a:	bf00      	nop
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002872:	b580      	push	{r7, lr}
 8002874:	b084      	sub	sp, #16
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800287e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f7ff fe7a 	bl	800257a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800288e:	b580      	push	{r7, lr}
 8002890:	b084      	sub	sp, #16
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	691b      	ldr	r3, [r3, #16]
 80028a0:	f043 0204 	orr.w	r2, r3, #4
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80028a8:	68f8      	ldr	r0, [r7, #12]
 80028aa:	f7ff fe70 	bl	800258e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2201      	movs	r2, #1
 80028b2:	711a      	strb	r2, [r3, #4]
}
 80028b4:	bf00      	nop
 80028b6:	3710      	adds	r7, #16
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80028d8:	bf00      	nop
 80028da:	370c      	adds	r7, #12
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr

080028e4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr

080028f8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002918:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f7ff ffce 	bl	80028bc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	2201      	movs	r2, #1
 8002924:	711a      	strb	r2, [r3, #4]
}
 8002926:	bf00      	nop
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800292e:	b580      	push	{r7, lr}
 8002930:	b084      	sub	sp, #16
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f7ff ffc7 	bl	80028d0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002942:	bf00      	nop
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b084      	sub	sp, #16
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002956:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	f043 0204 	orr.w	r2, r3, #4
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002964:	68f8      	ldr	r0, [r7, #12]
 8002966:	f7ff ffbd 	bl	80028e4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2201      	movs	r2, #1
 800296e:	711a      	strb	r2, [r3, #4]
}
 8002970:	bf00      	nop
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}

08002978 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	60b9      	str	r1, [r7, #8]
 8002982:	607a      	str	r2, [r7, #4]
 8002984:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002986:	2300      	movs	r3, #0
 8002988:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002990:	2b01      	cmp	r3, #1
 8002992:	d101      	bne.n	8002998 <HAL_DMA_Start_IT+0x20>
 8002994:	2302      	movs	r3, #2
 8002996:	e066      	b.n	8002a66 <HAL_DMA_Start_IT+0xee>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2201      	movs	r2, #1
 800299c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80029a6:	b2db      	uxtb	r3, r3
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d155      	bne.n	8002a58 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0201 	bic.w	r2, r2, #1
 80029c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	68b9      	ldr	r1, [r7, #8]
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f907 	bl	8002be4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d008      	beq.n	80029f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f042 020e 	orr.w	r2, r2, #14
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	e00f      	b.n	8002a10 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0204 	bic.w	r2, r2, #4
 80029fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 020a 	orr.w	r2, r2, #10
 8002a0e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d007      	beq.n	8002a2e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a22:	681a      	ldr	r2, [r3, #0]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a2c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d007      	beq.n	8002a46 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a44:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f042 0201 	orr.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
 8002a56:	e005      	b.n	8002a64 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a60:	2302      	movs	r3, #2
 8002a62:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a64:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3718      	adds	r7, #24
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b085      	sub	sp, #20
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	d008      	beq.n	8002a98 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2204      	movs	r2, #4
 8002a8a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e040      	b.n	8002b1a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f022 020e 	bic.w	r2, r2, #14
 8002aa6:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ab2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ab6:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002acc:	f003 021c 	and.w	r2, r3, #28
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8002ada:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ae4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00c      	beq.n	8002b08 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002afc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b06:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002b18:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3714      	adds	r7, #20
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr

08002b26 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d005      	beq.n	8002b4a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2204      	movs	r2, #4
 8002b42:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	73fb      	strb	r3, [r7, #15]
 8002b48:	e047      	b.n	8002bda <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f022 020e 	bic.w	r2, r2, #14
 8002b58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 0201 	bic.w	r2, r2, #1
 8002b68:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b78:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b7e:	f003 021c 	and.w	r2, r3, #28
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b86:	2101      	movs	r1, #1
 8002b88:	fa01 f202 	lsl.w	r2, r1, r2
 8002b8c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b96:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00c      	beq.n	8002bba <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002baa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002bb8:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	4798      	blx	r3
    }
  }
  return status;
 8002bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	3710      	adds	r7, #16
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}

08002be4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
 8002bf0:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002bfa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d004      	beq.n	8002c0e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c0c:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	f003 021c 	and.w	r2, r3, #28
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	683a      	ldr	r2, [r7, #0]
 8002c28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b10      	cmp	r3, #16
 8002c30:	d108      	bne.n	8002c44 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c42:	e007      	b.n	8002c54 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	60da      	str	r2, [r3, #12]
}
 8002c54:	bf00      	nop
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr

08002c60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b087      	sub	sp, #28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
 8002c68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c6e:	e166      	b.n	8002f3e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	2101      	movs	r1, #1
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	fa01 f303 	lsl.w	r3, r1, r3
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	f000 8158 	beq.w	8002f38 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	f003 0303 	and.w	r3, r3, #3
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d005      	beq.n	8002ca0 <HAL_GPIO_Init+0x40>
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f003 0303 	and.w	r3, r3, #3
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d130      	bne.n	8002d02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	2203      	movs	r2, #3
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	43db      	mvns	r3, r3
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	005b      	lsls	r3, r3, #1
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	693a      	ldr	r2, [r7, #16]
 8002cc6:	4313      	orrs	r3, r2
 8002cc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	693a      	ldr	r2, [r7, #16]
 8002cce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	091b      	lsrs	r3, r3, #4
 8002cec:	f003 0201 	and.w	r2, r3, #1
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	693a      	ldr	r2, [r7, #16]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	2b03      	cmp	r3, #3
 8002d0c:	d017      	beq.n	8002d3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	2203      	movs	r2, #3
 8002d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	693a      	ldr	r2, [r7, #16]
 8002d22:	4013      	ands	r3, r2
 8002d24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	693a      	ldr	r2, [r7, #16]
 8002d3c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	f003 0303 	and.w	r3, r3, #3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d123      	bne.n	8002d92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	08da      	lsrs	r2, r3, #3
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	3208      	adds	r2, #8
 8002d52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	220f      	movs	r2, #15
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	43db      	mvns	r3, r3
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	691a      	ldr	r2, [r3, #16]
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	08da      	lsrs	r2, r3, #3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3208      	adds	r2, #8
 8002d8c:	6939      	ldr	r1, [r7, #16]
 8002d8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	005b      	lsls	r3, r3, #1
 8002d9c:	2203      	movs	r2, #3
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	4013      	ands	r3, r2
 8002da8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f003 0203 	and.w	r2, r3, #3
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	693a      	ldr	r2, [r7, #16]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	f000 80b2 	beq.w	8002f38 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd4:	4b61      	ldr	r3, [pc, #388]	@ (8002f5c <HAL_GPIO_Init+0x2fc>)
 8002dd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd8:	4a60      	ldr	r2, [pc, #384]	@ (8002f5c <HAL_GPIO_Init+0x2fc>)
 8002dda:	f043 0301 	orr.w	r3, r3, #1
 8002dde:	6613      	str	r3, [r2, #96]	@ 0x60
 8002de0:	4b5e      	ldr	r3, [pc, #376]	@ (8002f5c <HAL_GPIO_Init+0x2fc>)
 8002de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	60bb      	str	r3, [r7, #8]
 8002dea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002dec:	4a5c      	ldr	r2, [pc, #368]	@ (8002f60 <HAL_GPIO_Init+0x300>)
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	089b      	lsrs	r3, r3, #2
 8002df2:	3302      	adds	r3, #2
 8002df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002df8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f003 0303 	and.w	r3, r3, #3
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	220f      	movs	r2, #15
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	43db      	mvns	r3, r3
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e16:	d02b      	beq.n	8002e70 <HAL_GPIO_Init+0x210>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a52      	ldr	r2, [pc, #328]	@ (8002f64 <HAL_GPIO_Init+0x304>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d025      	beq.n	8002e6c <HAL_GPIO_Init+0x20c>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	4a51      	ldr	r2, [pc, #324]	@ (8002f68 <HAL_GPIO_Init+0x308>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d01f      	beq.n	8002e68 <HAL_GPIO_Init+0x208>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a50      	ldr	r2, [pc, #320]	@ (8002f6c <HAL_GPIO_Init+0x30c>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d019      	beq.n	8002e64 <HAL_GPIO_Init+0x204>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a4f      	ldr	r2, [pc, #316]	@ (8002f70 <HAL_GPIO_Init+0x310>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d013      	beq.n	8002e60 <HAL_GPIO_Init+0x200>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a4e      	ldr	r2, [pc, #312]	@ (8002f74 <HAL_GPIO_Init+0x314>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d00d      	beq.n	8002e5c <HAL_GPIO_Init+0x1fc>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a4d      	ldr	r2, [pc, #308]	@ (8002f78 <HAL_GPIO_Init+0x318>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d007      	beq.n	8002e58 <HAL_GPIO_Init+0x1f8>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	4a4c      	ldr	r2, [pc, #304]	@ (8002f7c <HAL_GPIO_Init+0x31c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d101      	bne.n	8002e54 <HAL_GPIO_Init+0x1f4>
 8002e50:	2307      	movs	r3, #7
 8002e52:	e00e      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e54:	2308      	movs	r3, #8
 8002e56:	e00c      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e58:	2306      	movs	r3, #6
 8002e5a:	e00a      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e5c:	2305      	movs	r3, #5
 8002e5e:	e008      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e60:	2304      	movs	r3, #4
 8002e62:	e006      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e64:	2303      	movs	r3, #3
 8002e66:	e004      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e002      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e000      	b.n	8002e72 <HAL_GPIO_Init+0x212>
 8002e70:	2300      	movs	r3, #0
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	f002 0203 	and.w	r2, r2, #3
 8002e78:	0092      	lsls	r2, r2, #2
 8002e7a:	4093      	lsls	r3, r2
 8002e7c:	693a      	ldr	r2, [r7, #16]
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e82:	4937      	ldr	r1, [pc, #220]	@ (8002f60 <HAL_GPIO_Init+0x300>)
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	089b      	lsrs	r3, r3, #2
 8002e88:	3302      	adds	r3, #2
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e90:	4b3b      	ldr	r3, [pc, #236]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d003      	beq.n	8002eb4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002eac:	693a      	ldr	r2, [r7, #16]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002eb4:	4a32      	ldr	r2, [pc, #200]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002eba:	4b31      	ldr	r3, [pc, #196]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002ebc:	68db      	ldr	r3, [r3, #12]
 8002ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ede:	4a28      	ldr	r2, [pc, #160]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ee4:	4b26      	ldr	r3, [pc, #152]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	43db      	mvns	r3, r3
 8002eee:	693a      	ldr	r2, [r7, #16]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d003      	beq.n	8002f08 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002f08:	4a1d      	ldr	r2, [pc, #116]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	43db      	mvns	r3, r3
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002f32:	4a13      	ldr	r2, [pc, #76]	@ (8002f80 <HAL_GPIO_Init+0x320>)
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	fa22 f303 	lsr.w	r3, r2, r3
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f47f ae91 	bne.w	8002c70 <HAL_GPIO_Init+0x10>
  }
}
 8002f4e:	bf00      	nop
 8002f50:	bf00      	nop
 8002f52:	371c      	adds	r7, #28
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40010000 	.word	0x40010000
 8002f64:	48000400 	.word	0x48000400
 8002f68:	48000800 	.word	0x48000800
 8002f6c:	48000c00 	.word	0x48000c00
 8002f70:	48001000 	.word	0x48001000
 8002f74:	48001400 	.word	0x48001400
 8002f78:	48001800 	.word	0x48001800
 8002f7c:	48001c00 	.word	0x48001c00
 8002f80:	40010400 	.word	0x40010400

08002f84 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b087      	sub	sp, #28
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002f92:	e0c9      	b.n	8003128 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002f94:	2201      	movs	r2, #1
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	683a      	ldr	r2, [r7, #0]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	f000 80bc 	beq.w	8003122 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002faa:	4a66      	ldr	r2, [pc, #408]	@ (8003144 <HAL_GPIO_DeInit+0x1c0>)
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	089b      	lsrs	r3, r3, #2
 8002fb0:	3302      	adds	r3, #2
 8002fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fb6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	f003 0303 	and.w	r3, r3, #3
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	220f      	movs	r2, #15
 8002fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fd2:	d02b      	beq.n	800302c <HAL_GPIO_DeInit+0xa8>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4a5c      	ldr	r2, [pc, #368]	@ (8003148 <HAL_GPIO_DeInit+0x1c4>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d025      	beq.n	8003028 <HAL_GPIO_DeInit+0xa4>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	4a5b      	ldr	r2, [pc, #364]	@ (800314c <HAL_GPIO_DeInit+0x1c8>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d01f      	beq.n	8003024 <HAL_GPIO_DeInit+0xa0>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a5a      	ldr	r2, [pc, #360]	@ (8003150 <HAL_GPIO_DeInit+0x1cc>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d019      	beq.n	8003020 <HAL_GPIO_DeInit+0x9c>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a59      	ldr	r2, [pc, #356]	@ (8003154 <HAL_GPIO_DeInit+0x1d0>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d013      	beq.n	800301c <HAL_GPIO_DeInit+0x98>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a58      	ldr	r2, [pc, #352]	@ (8003158 <HAL_GPIO_DeInit+0x1d4>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d00d      	beq.n	8003018 <HAL_GPIO_DeInit+0x94>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a57      	ldr	r2, [pc, #348]	@ (800315c <HAL_GPIO_DeInit+0x1d8>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d007      	beq.n	8003014 <HAL_GPIO_DeInit+0x90>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a56      	ldr	r2, [pc, #344]	@ (8003160 <HAL_GPIO_DeInit+0x1dc>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d101      	bne.n	8003010 <HAL_GPIO_DeInit+0x8c>
 800300c:	2307      	movs	r3, #7
 800300e:	e00e      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 8003010:	2308      	movs	r3, #8
 8003012:	e00c      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 8003014:	2306      	movs	r3, #6
 8003016:	e00a      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 8003018:	2305      	movs	r3, #5
 800301a:	e008      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 800301c:	2304      	movs	r3, #4
 800301e:	e006      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 8003020:	2303      	movs	r3, #3
 8003022:	e004      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 8003024:	2302      	movs	r3, #2
 8003026:	e002      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 8003028:	2301      	movs	r3, #1
 800302a:	e000      	b.n	800302e <HAL_GPIO_DeInit+0xaa>
 800302c:	2300      	movs	r3, #0
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	f002 0203 	and.w	r2, r2, #3
 8003034:	0092      	lsls	r2, r2, #2
 8003036:	4093      	lsls	r3, r2
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	429a      	cmp	r2, r3
 800303c:	d132      	bne.n	80030a4 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800303e:	4b49      	ldr	r3, [pc, #292]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	43db      	mvns	r3, r3
 8003046:	4947      	ldr	r1, [pc, #284]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 8003048:	4013      	ands	r3, r2
 800304a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800304c:	4b45      	ldr	r3, [pc, #276]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	693b      	ldr	r3, [r7, #16]
 8003052:	43db      	mvns	r3, r3
 8003054:	4943      	ldr	r1, [pc, #268]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 8003056:	4013      	ands	r3, r2
 8003058:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800305a:	4b42      	ldr	r3, [pc, #264]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 800305c:	68da      	ldr	r2, [r3, #12]
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	43db      	mvns	r3, r3
 8003062:	4940      	ldr	r1, [pc, #256]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 8003064:	4013      	ands	r3, r2
 8003066:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8003068:	4b3e      	ldr	r3, [pc, #248]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	43db      	mvns	r3, r3
 8003070:	493c      	ldr	r1, [pc, #240]	@ (8003164 <HAL_GPIO_DeInit+0x1e0>)
 8003072:	4013      	ands	r3, r2
 8003074:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f003 0303 	and.w	r3, r3, #3
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	220f      	movs	r2, #15
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003086:	4a2f      	ldr	r2, [pc, #188]	@ (8003144 <HAL_GPIO_DeInit+0x1c0>)
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	089b      	lsrs	r3, r3, #2
 800308c:	3302      	adds	r3, #2
 800308e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	43da      	mvns	r2, r3
 8003096:	482b      	ldr	r0, [pc, #172]	@ (8003144 <HAL_GPIO_DeInit+0x1c0>)
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	089b      	lsrs	r3, r3, #2
 800309c:	400a      	ands	r2, r1
 800309e:	3302      	adds	r3, #2
 80030a0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	005b      	lsls	r3, r3, #1
 80030ac:	2103      	movs	r1, #3
 80030ae:	fa01 f303 	lsl.w	r3, r1, r3
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	08da      	lsrs	r2, r3, #3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	3208      	adds	r2, #8
 80030c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	220f      	movs	r2, #15
 80030ce:	fa02 f303 	lsl.w	r3, r2, r3
 80030d2:	43db      	mvns	r3, r3
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	08d2      	lsrs	r2, r2, #3
 80030d8:	4019      	ands	r1, r3
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3208      	adds	r2, #8
 80030de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	689a      	ldr	r2, [r3, #8]
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	2103      	movs	r1, #3
 80030ec:	fa01 f303 	lsl.w	r3, r1, r3
 80030f0:	43db      	mvns	r3, r3
 80030f2:	401a      	ands	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	2101      	movs	r1, #1
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	fa01 f303 	lsl.w	r3, r1, r3
 8003104:	43db      	mvns	r3, r3
 8003106:	401a      	ands	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68da      	ldr	r2, [r3, #12]
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	2103      	movs	r1, #3
 8003116:	fa01 f303 	lsl.w	r3, r1, r3
 800311a:	43db      	mvns	r3, r3
 800311c:	401a      	ands	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	3301      	adds	r3, #1
 8003126:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003128:	683a      	ldr	r2, [r7, #0]
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	fa22 f303 	lsr.w	r3, r2, r3
 8003130:	2b00      	cmp	r3, #0
 8003132:	f47f af2f 	bne.w	8002f94 <HAL_GPIO_DeInit+0x10>
  }
}
 8003136:	bf00      	nop
 8003138:	bf00      	nop
 800313a:	371c      	adds	r7, #28
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr
 8003144:	40010000 	.word	0x40010000
 8003148:	48000400 	.word	0x48000400
 800314c:	48000800 	.word	0x48000800
 8003150:	48000c00 	.word	0x48000c00
 8003154:	48001000 	.word	0x48001000
 8003158:	48001400 	.word	0x48001400
 800315c:	48001800 	.word	0x48001800
 8003160:	48001c00 	.word	0x48001c00
 8003164:	40010400 	.word	0x40010400

08003168 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003172:	4b08      	ldr	r3, [pc, #32]	@ (8003194 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003174:	695a      	ldr	r2, [r3, #20]
 8003176:	88fb      	ldrh	r3, [r7, #6]
 8003178:	4013      	ands	r3, r2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d006      	beq.n	800318c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800317e:	4a05      	ldr	r2, [pc, #20]	@ (8003194 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003180:	88fb      	ldrh	r3, [r7, #6]
 8003182:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003184:	88fb      	ldrh	r3, [r7, #6]
 8003186:	4618      	mov	r0, r3
 8003188:	f7fe f918 	bl	80013bc <HAL_GPIO_EXTI_Callback>
  }
}
 800318c:	bf00      	nop
 800318e:	3708      	adds	r7, #8
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	40010400 	.word	0x40010400

08003198 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d101      	bne.n	80031aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e08d      	b.n	80032c6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d106      	bne.n	80031c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7fe fbb8 	bl	8001934 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2224      	movs	r2, #36	@ 0x24
 80031c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0201 	bic.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689a      	ldr	r2, [r3, #8]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d107      	bne.n	8003212 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	689a      	ldr	r2, [r3, #8]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800320e:	609a      	str	r2, [r3, #8]
 8003210:	e006      	b.n	8003220 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800321e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	2b02      	cmp	r3, #2
 8003226:	d108      	bne.n	800323a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	685a      	ldr	r2, [r3, #4]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003236:	605a      	str	r2, [r3, #4]
 8003238:	e007      	b.n	800324a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003248:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003258:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800325c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	68da      	ldr	r2, [r3, #12]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800326c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691a      	ldr	r2, [r3, #16]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	695b      	ldr	r3, [r3, #20]
 8003276:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	430a      	orrs	r2, r1
 8003286:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	69d9      	ldr	r1, [r3, #28]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1a      	ldr	r2, [r3, #32]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3708      	adds	r7, #8
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}

080032ce <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b082      	sub	sp, #8
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e021      	b.n	8003324 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2224      	movs	r2, #36	@ 0x24
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f022 0201 	bic.w	r2, r2, #1
 80032f6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f7fe fb79 	bl	80019f0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003322:	2300      	movs	r3, #0
}
 8003324:	4618      	mov	r0, r3
 8003326:	3708      	adds	r7, #8
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b088      	sub	sp, #32
 8003330:	af02      	add	r7, sp, #8
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	4608      	mov	r0, r1
 8003336:	4611      	mov	r1, r2
 8003338:	461a      	mov	r2, r3
 800333a:	4603      	mov	r3, r0
 800333c:	817b      	strh	r3, [r7, #10]
 800333e:	460b      	mov	r3, r1
 8003340:	813b      	strh	r3, [r7, #8]
 8003342:	4613      	mov	r3, r2
 8003344:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b20      	cmp	r3, #32
 8003350:	f040 80f9 	bne.w	8003546 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003354:	6a3b      	ldr	r3, [r7, #32]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <HAL_I2C_Mem_Write+0x34>
 800335a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003366:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e0ed      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_I2C_Mem_Write+0x4e>
 8003376:	2302      	movs	r3, #2
 8003378:	e0e6      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003382:	f7fe fe51 	bl	8002028 <HAL_GetTick>
 8003386:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	2319      	movs	r3, #25
 800338e:	2201      	movs	r2, #1
 8003390:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f000 fac3 	bl	8003920 <I2C_WaitOnFlagUntilTimeout>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d001      	beq.n	80033a4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e0d1      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2221      	movs	r2, #33	@ 0x21
 80033a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2240      	movs	r2, #64	@ 0x40
 80033b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2200      	movs	r2, #0
 80033b8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6a3a      	ldr	r2, [r7, #32]
 80033be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80033c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2200      	movs	r2, #0
 80033ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80033cc:	88f8      	ldrh	r0, [r7, #6]
 80033ce:	893a      	ldrh	r2, [r7, #8]
 80033d0:	8979      	ldrh	r1, [r7, #10]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	9301      	str	r3, [sp, #4]
 80033d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	4603      	mov	r3, r0
 80033dc:	68f8      	ldr	r0, [r7, #12]
 80033de:	f000 f9d3 	bl	8003788 <I2C_RequestMemoryWrite>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d005      	beq.n	80033f4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e0a9      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	2bff      	cmp	r3, #255	@ 0xff
 80033fc:	d90e      	bls.n	800341c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	22ff      	movs	r2, #255	@ 0xff
 8003402:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003408:	b2da      	uxtb	r2, r3
 800340a:	8979      	ldrh	r1, [r7, #10]
 800340c:	2300      	movs	r3, #0
 800340e:	9300      	str	r3, [sp, #0]
 8003410:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f000 fc47 	bl	8003ca8 <I2C_TransferConfig>
 800341a:	e00f      	b.n	800343c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003420:	b29a      	uxth	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800342a:	b2da      	uxtb	r2, r3
 800342c:	8979      	ldrh	r1, [r7, #10]
 800342e:	2300      	movs	r3, #0
 8003430:	9300      	str	r3, [sp, #0]
 8003432:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 fc36 	bl	8003ca8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003440:	68f8      	ldr	r0, [r7, #12]
 8003442:	f000 fac6 	bl	80039d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d001      	beq.n	8003450 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e07b      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003454:	781a      	ldrb	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003478:	3b01      	subs	r3, #1
 800347a:	b29a      	uxth	r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003484:	b29b      	uxth	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	d034      	beq.n	80034f4 <HAL_I2C_Mem_Write+0x1c8>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348e:	2b00      	cmp	r3, #0
 8003490:	d130      	bne.n	80034f4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003498:	2200      	movs	r2, #0
 800349a:	2180      	movs	r1, #128	@ 0x80
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 fa3f 	bl	8003920 <I2C_WaitOnFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e04d      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	2bff      	cmp	r3, #255	@ 0xff
 80034b4:	d90e      	bls.n	80034d4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	22ff      	movs	r2, #255	@ 0xff
 80034ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	8979      	ldrh	r1, [r7, #10]
 80034c4:	2300      	movs	r3, #0
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 fbeb 	bl	8003ca8 <I2C_TransferConfig>
 80034d2:	e00f      	b.n	80034f4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	8979      	ldrh	r1, [r7, #10]
 80034e6:	2300      	movs	r3, #0
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fbda 	bl	8003ca8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d19e      	bne.n	800343c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 faac 	bl	8003a60 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d001      	beq.n	8003512 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800350e:	2301      	movs	r3, #1
 8003510:	e01a      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2220      	movs	r2, #32
 8003518:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6859      	ldr	r1, [r3, #4]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	4b0a      	ldr	r3, [pc, #40]	@ (8003550 <HAL_I2C_Mem_Write+0x224>)
 8003526:	400b      	ands	r3, r1
 8003528:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	2200      	movs	r2, #0
 800353e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	e000      	b.n	8003548 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003546:	2302      	movs	r3, #2
  }
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	fe00e800 	.word	0xfe00e800

08003554 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b088      	sub	sp, #32
 8003558:	af02      	add	r7, sp, #8
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	4608      	mov	r0, r1
 800355e:	4611      	mov	r1, r2
 8003560:	461a      	mov	r2, r3
 8003562:	4603      	mov	r3, r0
 8003564:	817b      	strh	r3, [r7, #10]
 8003566:	460b      	mov	r3, r1
 8003568:	813b      	strh	r3, [r7, #8]
 800356a:	4613      	mov	r3, r2
 800356c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b20      	cmp	r3, #32
 8003578:	f040 80fd 	bne.w	8003776 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800357c:	6a3b      	ldr	r3, [r7, #32]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <HAL_I2C_Mem_Read+0x34>
 8003582:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003584:	2b00      	cmp	r3, #0
 8003586:	d105      	bne.n	8003594 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800358e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0f1      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800359a:	2b01      	cmp	r3, #1
 800359c:	d101      	bne.n	80035a2 <HAL_I2C_Mem_Read+0x4e>
 800359e:	2302      	movs	r3, #2
 80035a0:	e0ea      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2201      	movs	r2, #1
 80035a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035aa:	f7fe fd3d 	bl	8002028 <HAL_GetTick>
 80035ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	2319      	movs	r3, #25
 80035b6:	2201      	movs	r2, #1
 80035b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f9af 	bl	8003920 <I2C_WaitOnFlagUntilTimeout>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e0d5      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2222      	movs	r2, #34	@ 0x22
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2240      	movs	r2, #64	@ 0x40
 80035d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	6a3a      	ldr	r2, [r7, #32]
 80035e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035f4:	88f8      	ldrh	r0, [r7, #6]
 80035f6:	893a      	ldrh	r2, [r7, #8]
 80035f8:	8979      	ldrh	r1, [r7, #10]
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	9301      	str	r3, [sp, #4]
 80035fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	4603      	mov	r3, r0
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f000 f913 	bl	8003830 <I2C_RequestMemoryRead>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d005      	beq.n	800361c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e0ad      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003620:	b29b      	uxth	r3, r3
 8003622:	2bff      	cmp	r3, #255	@ 0xff
 8003624:	d90e      	bls.n	8003644 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2201      	movs	r2, #1
 800362a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003630:	b2da      	uxtb	r2, r3
 8003632:	8979      	ldrh	r1, [r7, #10]
 8003634:	4b52      	ldr	r3, [pc, #328]	@ (8003780 <HAL_I2C_Mem_Read+0x22c>)
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 fb33 	bl	8003ca8 <I2C_TransferConfig>
 8003642:	e00f      	b.n	8003664 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003648:	b29a      	uxth	r2, r3
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003652:	b2da      	uxtb	r2, r3
 8003654:	8979      	ldrh	r1, [r7, #10]
 8003656:	4b4a      	ldr	r3, [pc, #296]	@ (8003780 <HAL_I2C_Mem_Read+0x22c>)
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 fb22 	bl	8003ca8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	9300      	str	r3, [sp, #0]
 8003668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800366a:	2200      	movs	r2, #0
 800366c:	2104      	movs	r1, #4
 800366e:	68f8      	ldr	r0, [r7, #12]
 8003670:	f000 f956 	bl	8003920 <I2C_WaitOnFlagUntilTimeout>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e07c      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003688:	b2d2      	uxtb	r2, r2
 800368a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d034      	beq.n	8003724 <HAL_I2C_Mem_Read+0x1d0>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d130      	bne.n	8003724 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036c8:	2200      	movs	r2, #0
 80036ca:	2180      	movs	r1, #128	@ 0x80
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 f927 	bl	8003920 <I2C_WaitOnFlagUntilTimeout>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80036d8:	2301      	movs	r3, #1
 80036da:	e04d      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	2bff      	cmp	r3, #255	@ 0xff
 80036e4:	d90e      	bls.n	8003704 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2201      	movs	r2, #1
 80036ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036f0:	b2da      	uxtb	r2, r3
 80036f2:	8979      	ldrh	r1, [r7, #10]
 80036f4:	2300      	movs	r3, #0
 80036f6:	9300      	str	r3, [sp, #0]
 80036f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80036fc:	68f8      	ldr	r0, [r7, #12]
 80036fe:	f000 fad3 	bl	8003ca8 <I2C_TransferConfig>
 8003702:	e00f      	b.n	8003724 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003708:	b29a      	uxth	r2, r3
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003712:	b2da      	uxtb	r2, r3
 8003714:	8979      	ldrh	r1, [r7, #10]
 8003716:	2300      	movs	r3, #0
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 fac2 	bl	8003ca8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003728:	b29b      	uxth	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d19a      	bne.n	8003664 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f994 	bl	8003a60 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e01a      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2220      	movs	r2, #32
 8003748:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	6859      	ldr	r1, [r3, #4]
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	4b0b      	ldr	r3, [pc, #44]	@ (8003784 <HAL_I2C_Mem_Read+0x230>)
 8003756:	400b      	ands	r3, r1
 8003758:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	2220      	movs	r2, #32
 800375e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003772:	2300      	movs	r3, #0
 8003774:	e000      	b.n	8003778 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003776:	2302      	movs	r3, #2
  }
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	80002400 	.word	0x80002400
 8003784:	fe00e800 	.word	0xfe00e800

08003788 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af02      	add	r7, sp, #8
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	4608      	mov	r0, r1
 8003792:	4611      	mov	r1, r2
 8003794:	461a      	mov	r2, r3
 8003796:	4603      	mov	r3, r0
 8003798:	817b      	strh	r3, [r7, #10]
 800379a:	460b      	mov	r3, r1
 800379c:	813b      	strh	r3, [r7, #8]
 800379e:	4613      	mov	r3, r2
 80037a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80037a2:	88fb      	ldrh	r3, [r7, #6]
 80037a4:	b2da      	uxtb	r2, r3
 80037a6:	8979      	ldrh	r1, [r7, #10]
 80037a8:	4b20      	ldr	r3, [pc, #128]	@ (800382c <I2C_RequestMemoryWrite+0xa4>)
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f000 fa79 	bl	8003ca8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037b6:	69fa      	ldr	r2, [r7, #28]
 80037b8:	69b9      	ldr	r1, [r7, #24]
 80037ba:	68f8      	ldr	r0, [r7, #12]
 80037bc:	f000 f909 	bl	80039d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e02c      	b.n	8003824 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80037ca:	88fb      	ldrh	r3, [r7, #6]
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d105      	bne.n	80037dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037d0:	893b      	ldrh	r3, [r7, #8]
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80037da:	e015      	b.n	8003808 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80037dc:	893b      	ldrh	r3, [r7, #8]
 80037de:	0a1b      	lsrs	r3, r3, #8
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	b2da      	uxtb	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ea:	69fa      	ldr	r2, [r7, #28]
 80037ec:	69b9      	ldr	r1, [r7, #24]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f8ef 	bl	80039d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e012      	b.n	8003824 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80037fe:	893b      	ldrh	r3, [r7, #8]
 8003800:	b2da      	uxtb	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	2200      	movs	r2, #0
 8003810:	2180      	movs	r1, #128	@ 0x80
 8003812:	68f8      	ldr	r0, [r7, #12]
 8003814:	f000 f884 	bl	8003920 <I2C_WaitOnFlagUntilTimeout>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	80002000 	.word	0x80002000

08003830 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b086      	sub	sp, #24
 8003834:	af02      	add	r7, sp, #8
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	4608      	mov	r0, r1
 800383a:	4611      	mov	r1, r2
 800383c:	461a      	mov	r2, r3
 800383e:	4603      	mov	r3, r0
 8003840:	817b      	strh	r3, [r7, #10]
 8003842:	460b      	mov	r3, r1
 8003844:	813b      	strh	r3, [r7, #8]
 8003846:	4613      	mov	r3, r2
 8003848:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800384a:	88fb      	ldrh	r3, [r7, #6]
 800384c:	b2da      	uxtb	r2, r3
 800384e:	8979      	ldrh	r1, [r7, #10]
 8003850:	4b20      	ldr	r3, [pc, #128]	@ (80038d4 <I2C_RequestMemoryRead+0xa4>)
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	2300      	movs	r3, #0
 8003856:	68f8      	ldr	r0, [r7, #12]
 8003858:	f000 fa26 	bl	8003ca8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800385c:	69fa      	ldr	r2, [r7, #28]
 800385e:	69b9      	ldr	r1, [r7, #24]
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 f8b6 	bl	80039d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d001      	beq.n	8003870 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e02c      	b.n	80038ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	2b01      	cmp	r3, #1
 8003874:	d105      	bne.n	8003882 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003876:	893b      	ldrh	r3, [r7, #8]
 8003878:	b2da      	uxtb	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003880:	e015      	b.n	80038ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003882:	893b      	ldrh	r3, [r7, #8]
 8003884:	0a1b      	lsrs	r3, r3, #8
 8003886:	b29b      	uxth	r3, r3
 8003888:	b2da      	uxtb	r2, r3
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003890:	69fa      	ldr	r2, [r7, #28]
 8003892:	69b9      	ldr	r1, [r7, #24]
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f89c 	bl	80039d2 <I2C_WaitOnTXISFlagUntilTimeout>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e012      	b.n	80038ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80038a4:	893b      	ldrh	r3, [r7, #8]
 80038a6:	b2da      	uxtb	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	9300      	str	r3, [sp, #0]
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	2200      	movs	r2, #0
 80038b6:	2140      	movs	r1, #64	@ 0x40
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f831 	bl	8003920 <I2C_WaitOnFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e000      	b.n	80038ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3710      	adds	r7, #16
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	80002000 	.word	0x80002000

080038d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d103      	bne.n	80038f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2200      	movs	r2, #0
 80038f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	f003 0301 	and.w	r3, r3, #1
 8003900:	2b01      	cmp	r3, #1
 8003902:	d007      	beq.n	8003914 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	699a      	ldr	r2, [r3, #24]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 0201 	orr.w	r2, r2, #1
 8003912:	619a      	str	r2, [r3, #24]
  }
}
 8003914:	bf00      	nop
 8003916:	370c      	adds	r7, #12
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b084      	sub	sp, #16
 8003924:	af00      	add	r7, sp, #0
 8003926:	60f8      	str	r0, [r7, #12]
 8003928:	60b9      	str	r1, [r7, #8]
 800392a:	603b      	str	r3, [r7, #0]
 800392c:	4613      	mov	r3, r2
 800392e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003930:	e03b      	b.n	80039aa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003932:	69ba      	ldr	r2, [r7, #24]
 8003934:	6839      	ldr	r1, [r7, #0]
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 f8d6 	bl	8003ae8 <I2C_IsErrorOccurred>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e041      	b.n	80039ca <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800394c:	d02d      	beq.n	80039aa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800394e:	f7fe fb6b 	bl	8002028 <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	69bb      	ldr	r3, [r7, #24]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	429a      	cmp	r2, r3
 800395c:	d302      	bcc.n	8003964 <I2C_WaitOnFlagUntilTimeout+0x44>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d122      	bne.n	80039aa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	699a      	ldr	r2, [r3, #24]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	4013      	ands	r3, r2
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	429a      	cmp	r2, r3
 8003972:	bf0c      	ite	eq
 8003974:	2301      	moveq	r3, #1
 8003976:	2300      	movne	r3, #0
 8003978:	b2db      	uxtb	r3, r3
 800397a:	461a      	mov	r2, r3
 800397c:	79fb      	ldrb	r3, [r7, #7]
 800397e:	429a      	cmp	r2, r3
 8003980:	d113      	bne.n	80039aa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003986:	f043 0220 	orr.w	r2, r3, #32
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2220      	movs	r2, #32
 8003992:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e00f      	b.n	80039ca <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	699a      	ldr	r2, [r3, #24]
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	4013      	ands	r3, r2
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	bf0c      	ite	eq
 80039ba:	2301      	moveq	r3, #1
 80039bc:	2300      	movne	r3, #0
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	461a      	mov	r2, r3
 80039c2:	79fb      	ldrb	r3, [r7, #7]
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d0b4      	beq.n	8003932 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3710      	adds	r7, #16
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b084      	sub	sp, #16
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80039de:	e033      	b.n	8003a48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	68b9      	ldr	r1, [r7, #8]
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 f87f 	bl	8003ae8 <I2C_IsErrorOccurred>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e031      	b.n	8003a58 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039fa:	d025      	beq.n	8003a48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039fc:	f7fe fb14 	bl	8002028 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	429a      	cmp	r2, r3
 8003a0a:	d302      	bcc.n	8003a12 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d11a      	bne.n	8003a48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d013      	beq.n	8003a48 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a24:	f043 0220 	orr.w	r2, r3, #32
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2220      	movs	r2, #32
 8003a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e007      	b.n	8003a58 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d1c4      	bne.n	80039e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a56:	2300      	movs	r3, #0
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a6c:	e02f      	b.n	8003ace <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	68b9      	ldr	r1, [r7, #8]
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 f838 	bl	8003ae8 <I2C_IsErrorOccurred>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e02d      	b.n	8003ade <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a82:	f7fe fad1 	bl	8002028 <HAL_GetTick>
 8003a86:	4602      	mov	r2, r0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	68ba      	ldr	r2, [r7, #8]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d302      	bcc.n	8003a98 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d11a      	bne.n	8003ace <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	f003 0320 	and.w	r3, r3, #32
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	d013      	beq.n	8003ace <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aaa:	f043 0220 	orr.w	r2, r3, #32
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e007      	b.n	8003ade <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	699b      	ldr	r3, [r3, #24]
 8003ad4:	f003 0320 	and.w	r3, r3, #32
 8003ad8:	2b20      	cmp	r3, #32
 8003ada:	d1c8      	bne.n	8003a6e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3710      	adds	r7, #16
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
	...

08003ae8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b08a      	sub	sp, #40	@ 0x28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003af4:	2300      	movs	r3, #0
 8003af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003b02:	2300      	movs	r3, #0
 8003b04:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	f003 0310 	and.w	r3, r3, #16
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d068      	beq.n	8003be6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2210      	movs	r2, #16
 8003b1a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b1c:	e049      	b.n	8003bb2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b24:	d045      	beq.n	8003bb2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003b26:	f7fe fa7f 	bl	8002028 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	69fb      	ldr	r3, [r7, #28]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d302      	bcc.n	8003b3c <I2C_IsErrorOccurred+0x54>
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d13a      	bne.n	8003bb2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b46:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b4e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b5e:	d121      	bne.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b66:	d01d      	beq.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003b68:	7cfb      	ldrb	r3, [r7, #19]
 8003b6a:	2b20      	cmp	r3, #32
 8003b6c:	d01a      	beq.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b7c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b7e:	f7fe fa53 	bl	8002028 <HAL_GetTick>
 8003b82:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b84:	e00e      	b.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b86:	f7fe fa4f 	bl	8002028 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	69fb      	ldr	r3, [r7, #28]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b19      	cmp	r3, #25
 8003b92:	d907      	bls.n	8003ba4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b94:	6a3b      	ldr	r3, [r7, #32]
 8003b96:	f043 0320 	orr.w	r3, r3, #32
 8003b9a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003ba2:	e006      	b.n	8003bb2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	f003 0320 	and.w	r3, r3, #32
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	d1e9      	bne.n	8003b86 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	f003 0320 	and.w	r3, r3, #32
 8003bbc:	2b20      	cmp	r3, #32
 8003bbe:	d003      	beq.n	8003bc8 <I2C_IsErrorOccurred+0xe0>
 8003bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0aa      	beq.n	8003b1e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003bc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d103      	bne.n	8003bd8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2220      	movs	r2, #32
 8003bd6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003bd8:	6a3b      	ldr	r3, [r7, #32]
 8003bda:	f043 0304 	orr.w	r3, r3, #4
 8003bde:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	699b      	ldr	r3, [r3, #24]
 8003bec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00b      	beq.n	8003c10 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003bf8:	6a3b      	ldr	r3, [r7, #32]
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c08:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003c10:	69bb      	ldr	r3, [r7, #24]
 8003c12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00b      	beq.n	8003c32 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003c1a:	6a3b      	ldr	r3, [r7, #32]
 8003c1c:	f043 0308 	orr.w	r3, r3, #8
 8003c20:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c2a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00b      	beq.n	8003c54 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003c3c:	6a3b      	ldr	r3, [r7, #32]
 8003c3e:	f043 0302 	orr.w	r3, r3, #2
 8003c42:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c4c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003c54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d01c      	beq.n	8003c96 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f7ff fe3b 	bl	80038d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6859      	ldr	r1, [r3, #4]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca4 <I2C_IsErrorOccurred+0x1bc>)
 8003c6e:	400b      	ands	r3, r1
 8003c70:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2220      	movs	r2, #32
 8003c82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003c96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3728      	adds	r7, #40	@ 0x28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	fe00e800 	.word	0xfe00e800

08003ca8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	607b      	str	r3, [r7, #4]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	817b      	strh	r3, [r7, #10]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cba:	897b      	ldrh	r3, [r7, #10]
 8003cbc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003cc0:	7a7b      	ldrb	r3, [r7, #9]
 8003cc2:	041b      	lsls	r3, r3, #16
 8003cc4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cc8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003cd6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	0d5b      	lsrs	r3, r3, #21
 8003ce2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003ce6:	4b08      	ldr	r3, [pc, #32]	@ (8003d08 <I2C_TransferConfig+0x60>)
 8003ce8:	430b      	orrs	r3, r1
 8003cea:	43db      	mvns	r3, r3
 8003cec:	ea02 0103 	and.w	r1, r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	697a      	ldr	r2, [r7, #20]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003cfa:	bf00      	nop
 8003cfc:	371c      	adds	r7, #28
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	03ff63ff 	.word	0x03ff63ff

08003d0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b20      	cmp	r3, #32
 8003d20:	d138      	bne.n	8003d94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d101      	bne.n	8003d30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d2c:	2302      	movs	r3, #2
 8003d2e:	e032      	b.n	8003d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2224      	movs	r2, #36	@ 0x24
 8003d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0201 	bic.w	r2, r2, #1
 8003d4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	6819      	ldr	r1, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0201 	orr.w	r2, r2, #1
 8003d7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2220      	movs	r2, #32
 8003d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d90:	2300      	movs	r3, #0
 8003d92:	e000      	b.n	8003d96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003d94:	2302      	movs	r3, #2
  }
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	370c      	adds	r7, #12
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr

08003da2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003da2:	b480      	push	{r7}
 8003da4:	b085      	sub	sp, #20
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
 8003daa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b20      	cmp	r3, #32
 8003db6:	d139      	bne.n	8003e2c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d101      	bne.n	8003dc6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003dc2:	2302      	movs	r3, #2
 8003dc4:	e033      	b.n	8003e2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2224      	movs	r2, #36	@ 0x24
 8003dd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0201 	bic.w	r2, r2, #1
 8003de4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003df4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	021b      	lsls	r3, r3, #8
 8003dfa:	68fa      	ldr	r2, [r7, #12]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0201 	orr.w	r2, r2, #1
 8003e16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2220      	movs	r2, #32
 8003e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	e000      	b.n	8003e2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e2c:	2302      	movs	r3, #2
  }
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3714      	adds	r7, #20
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr
	...

08003e3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e40:	4b0d      	ldr	r3, [pc, #52]	@ (8003e78 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e4c:	d102      	bne.n	8003e54 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003e4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e52:	e00b      	b.n	8003e6c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003e54:	4b08      	ldr	r3, [pc, #32]	@ (8003e78 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e62:	d102      	bne.n	8003e6a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003e64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e68:	e000      	b.n	8003e6c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003e6a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	40007000 	.word	0x40007000

08003e7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b085      	sub	sp, #20
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d141      	bne.n	8003f0e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e96:	d131      	bne.n	8003efc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e98:	4b47      	ldr	r3, [pc, #284]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e9e:	4a46      	ldr	r2, [pc, #280]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ea0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ea4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ea8:	4b43      	ldr	r3, [pc, #268]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003eb0:	4a41      	ldr	r2, [pc, #260]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eb2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003eb6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003eb8:	4b40      	ldr	r3, [pc, #256]	@ (8003fbc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2232      	movs	r2, #50	@ 0x32
 8003ebe:	fb02 f303 	mul.w	r3, r2, r3
 8003ec2:	4a3f      	ldr	r2, [pc, #252]	@ (8003fc0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec8:	0c9b      	lsrs	r3, r3, #18
 8003eca:	3301      	adds	r3, #1
 8003ecc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ece:	e002      	b.n	8003ed6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	3b01      	subs	r3, #1
 8003ed4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ed6:	4b38      	ldr	r3, [pc, #224]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ed8:	695b      	ldr	r3, [r3, #20]
 8003eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ee2:	d102      	bne.n	8003eea <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1f2      	bne.n	8003ed0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003eea:	4b33      	ldr	r3, [pc, #204]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ef6:	d158      	bne.n	8003faa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e057      	b.n	8003fac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003efc:	4b2e      	ldr	r3, [pc, #184]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f02:	4a2d      	ldr	r2, [pc, #180]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f08:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f0c:	e04d      	b.n	8003faa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f14:	d141      	bne.n	8003f9a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f16:	4b28      	ldr	r3, [pc, #160]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f22:	d131      	bne.n	8003f88 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f24:	4b24      	ldr	r3, [pc, #144]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f2a:	4a23      	ldr	r2, [pc, #140]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f34:	4b20      	ldr	r3, [pc, #128]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f3c:	4a1e      	ldr	r2, [pc, #120]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003f44:	4b1d      	ldr	r3, [pc, #116]	@ (8003fbc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2232      	movs	r2, #50	@ 0x32
 8003f4a:	fb02 f303 	mul.w	r3, r2, r3
 8003f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fc0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f50:	fba2 2303 	umull	r2, r3, r2, r3
 8003f54:	0c9b      	lsrs	r3, r3, #18
 8003f56:	3301      	adds	r3, #1
 8003f58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f5a:	e002      	b.n	8003f62 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	3b01      	subs	r3, #1
 8003f60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f62:	4b15      	ldr	r3, [pc, #84]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f6e:	d102      	bne.n	8003f76 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1f2      	bne.n	8003f5c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f76:	4b10      	ldr	r3, [pc, #64]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f82:	d112      	bne.n	8003faa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e011      	b.n	8003fac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f88:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f98:	e007      	b.n	8003faa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f9a:	4b07      	ldr	r3, [pc, #28]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fa2:	4a05      	ldr	r2, [pc, #20]	@ (8003fb8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fa4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fa8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr
 8003fb8:	40007000 	.word	0x40007000
 8003fbc:	20000004 	.word	0x20000004
 8003fc0:	431bde83 	.word	0x431bde83

08003fc4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d102      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	f000 bc08 	b.w	80047e8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fd8:	4b96      	ldr	r3, [pc, #600]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f003 030c 	and.w	r3, r3, #12
 8003fe0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fe2:	4b94      	ldr	r3, [pc, #592]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	f003 0303 	and.w	r3, r3, #3
 8003fea:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0310 	and.w	r3, r3, #16
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 80e4 	beq.w	80041c2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d007      	beq.n	8004010 <HAL_RCC_OscConfig+0x4c>
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	2b0c      	cmp	r3, #12
 8004004:	f040 808b 	bne.w	800411e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	2b01      	cmp	r3, #1
 800400c:	f040 8087 	bne.w	800411e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004010:	4b88      	ldr	r3, [pc, #544]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d005      	beq.n	8004028 <HAL_RCC_OscConfig+0x64>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e3df      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a1a      	ldr	r2, [r3, #32]
 800402c:	4b81      	ldr	r3, [pc, #516]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0308 	and.w	r3, r3, #8
 8004034:	2b00      	cmp	r3, #0
 8004036:	d004      	beq.n	8004042 <HAL_RCC_OscConfig+0x7e>
 8004038:	4b7e      	ldr	r3, [pc, #504]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004040:	e005      	b.n	800404e <HAL_RCC_OscConfig+0x8a>
 8004042:	4b7c      	ldr	r3, [pc, #496]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004044:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004048:	091b      	lsrs	r3, r3, #4
 800404a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800404e:	4293      	cmp	r3, r2
 8004050:	d223      	bcs.n	800409a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a1b      	ldr	r3, [r3, #32]
 8004056:	4618      	mov	r0, r3
 8004058:	f000 fdfe 	bl	8004c58 <RCC_SetFlashLatencyFromMSIRange>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e3c0      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004066:	4b73      	ldr	r3, [pc, #460]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a72      	ldr	r2, [pc, #456]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800406c:	f043 0308 	orr.w	r3, r3, #8
 8004070:	6013      	str	r3, [r2, #0]
 8004072:	4b70      	ldr	r3, [pc, #448]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	496d      	ldr	r1, [pc, #436]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004080:	4313      	orrs	r3, r2
 8004082:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004084:	4b6b      	ldr	r3, [pc, #428]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	69db      	ldr	r3, [r3, #28]
 8004090:	021b      	lsls	r3, r3, #8
 8004092:	4968      	ldr	r1, [pc, #416]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004094:	4313      	orrs	r3, r2
 8004096:	604b      	str	r3, [r1, #4]
 8004098:	e025      	b.n	80040e6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800409a:	4b66      	ldr	r3, [pc, #408]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a65      	ldr	r2, [pc, #404]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80040a0:	f043 0308 	orr.w	r3, r3, #8
 80040a4:	6013      	str	r3, [r2, #0]
 80040a6:	4b63      	ldr	r3, [pc, #396]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a1b      	ldr	r3, [r3, #32]
 80040b2:	4960      	ldr	r1, [pc, #384]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040b8:	4b5e      	ldr	r3, [pc, #376]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	69db      	ldr	r3, [r3, #28]
 80040c4:	021b      	lsls	r3, r3, #8
 80040c6:	495b      	ldr	r1, [pc, #364]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80040c8:	4313      	orrs	r3, r2
 80040ca:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d109      	bne.n	80040e6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a1b      	ldr	r3, [r3, #32]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 fdbe 	bl	8004c58 <RCC_SetFlashLatencyFromMSIRange>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d001      	beq.n	80040e6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e380      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040e6:	f000 fcc1 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 80040ea:	4602      	mov	r2, r0
 80040ec:	4b51      	ldr	r3, [pc, #324]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	091b      	lsrs	r3, r3, #4
 80040f2:	f003 030f 	and.w	r3, r3, #15
 80040f6:	4950      	ldr	r1, [pc, #320]	@ (8004238 <HAL_RCC_OscConfig+0x274>)
 80040f8:	5ccb      	ldrb	r3, [r1, r3]
 80040fa:	f003 031f 	and.w	r3, r3, #31
 80040fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004102:	4a4e      	ldr	r2, [pc, #312]	@ (800423c <HAL_RCC_OscConfig+0x278>)
 8004104:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004106:	4b4e      	ldr	r3, [pc, #312]	@ (8004240 <HAL_RCC_OscConfig+0x27c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f7fd fd1e 	bl	8001b4c <HAL_InitTick>
 8004110:	4603      	mov	r3, r0
 8004112:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004114:	7bfb      	ldrb	r3, [r7, #15]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d052      	beq.n	80041c0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800411a:	7bfb      	ldrb	r3, [r7, #15]
 800411c:	e364      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	699b      	ldr	r3, [r3, #24]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d032      	beq.n	800418c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004126:	4b43      	ldr	r3, [pc, #268]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a42      	ldr	r2, [pc, #264]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800412c:	f043 0301 	orr.w	r3, r3, #1
 8004130:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004132:	f7fd ff79 	bl	8002028 <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004138:	e008      	b.n	800414c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800413a:	f7fd ff75 	bl	8002028 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d901      	bls.n	800414c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e34d      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800414c:	4b39      	ldr	r3, [pc, #228]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 0302 	and.w	r3, r3, #2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d0f0      	beq.n	800413a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004158:	4b36      	ldr	r3, [pc, #216]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a35      	ldr	r2, [pc, #212]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800415e:	f043 0308 	orr.w	r3, r3, #8
 8004162:	6013      	str	r3, [r2, #0]
 8004164:	4b33      	ldr	r3, [pc, #204]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	4930      	ldr	r1, [pc, #192]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004172:	4313      	orrs	r3, r2
 8004174:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004176:	4b2f      	ldr	r3, [pc, #188]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	021b      	lsls	r3, r3, #8
 8004184:	492b      	ldr	r1, [pc, #172]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004186:	4313      	orrs	r3, r2
 8004188:	604b      	str	r3, [r1, #4]
 800418a:	e01a      	b.n	80041c2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800418c:	4b29      	ldr	r3, [pc, #164]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a28      	ldr	r2, [pc, #160]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004192:	f023 0301 	bic.w	r3, r3, #1
 8004196:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004198:	f7fd ff46 	bl	8002028 <HAL_GetTick>
 800419c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800419e:	e008      	b.n	80041b2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041a0:	f7fd ff42 	bl	8002028 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	2b02      	cmp	r3, #2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e31a      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80041b2:	4b20      	ldr	r3, [pc, #128]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1f0      	bne.n	80041a0 <HAL_RCC_OscConfig+0x1dc>
 80041be:	e000      	b.n	80041c2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80041c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d073      	beq.n	80042b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80041ce:	69bb      	ldr	r3, [r7, #24]
 80041d0:	2b08      	cmp	r3, #8
 80041d2:	d005      	beq.n	80041e0 <HAL_RCC_OscConfig+0x21c>
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	2b0c      	cmp	r3, #12
 80041d8:	d10e      	bne.n	80041f8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80041da:	697b      	ldr	r3, [r7, #20]
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d10b      	bne.n	80041f8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e0:	4b14      	ldr	r3, [pc, #80]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d063      	beq.n	80042b4 <HAL_RCC_OscConfig+0x2f0>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d15f      	bne.n	80042b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e2f7      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004200:	d106      	bne.n	8004210 <HAL_RCC_OscConfig+0x24c>
 8004202:	4b0c      	ldr	r3, [pc, #48]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a0b      	ldr	r2, [pc, #44]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800420c:	6013      	str	r3, [r2, #0]
 800420e:	e025      	b.n	800425c <HAL_RCC_OscConfig+0x298>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004218:	d114      	bne.n	8004244 <HAL_RCC_OscConfig+0x280>
 800421a:	4b06      	ldr	r3, [pc, #24]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a05      	ldr	r2, [pc, #20]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004224:	6013      	str	r3, [r2, #0]
 8004226:	4b03      	ldr	r3, [pc, #12]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a02      	ldr	r2, [pc, #8]	@ (8004234 <HAL_RCC_OscConfig+0x270>)
 800422c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004230:	6013      	str	r3, [r2, #0]
 8004232:	e013      	b.n	800425c <HAL_RCC_OscConfig+0x298>
 8004234:	40021000 	.word	0x40021000
 8004238:	080095f0 	.word	0x080095f0
 800423c:	20000004 	.word	0x20000004
 8004240:	2000003c 	.word	0x2000003c
 8004244:	4ba0      	ldr	r3, [pc, #640]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a9f      	ldr	r2, [pc, #636]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800424a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800424e:	6013      	str	r3, [r2, #0]
 8004250:	4b9d      	ldr	r3, [pc, #628]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a9c      	ldr	r2, [pc, #624]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004256:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800425a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d013      	beq.n	800428c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004264:	f7fd fee0 	bl	8002028 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800426c:	f7fd fedc 	bl	8002028 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b64      	cmp	r3, #100	@ 0x64
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e2b4      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800427e:	4b92      	ldr	r3, [pc, #584]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x2a8>
 800428a:	e014      	b.n	80042b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428c:	f7fd fecc 	bl	8002028 <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004294:	f7fd fec8 	bl	8002028 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b64      	cmp	r3, #100	@ 0x64
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e2a0      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042a6:	4b88      	ldr	r3, [pc, #544]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1f0      	bne.n	8004294 <HAL_RCC_OscConfig+0x2d0>
 80042b2:	e000      	b.n	80042b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d060      	beq.n	8004384 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80042c2:	69bb      	ldr	r3, [r7, #24]
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d005      	beq.n	80042d4 <HAL_RCC_OscConfig+0x310>
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	2b0c      	cmp	r3, #12
 80042cc:	d119      	bne.n	8004302 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d116      	bne.n	8004302 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042d4:	4b7c      	ldr	r3, [pc, #496]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d005      	beq.n	80042ec <HAL_RCC_OscConfig+0x328>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d101      	bne.n	80042ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	e27d      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ec:	4b76      	ldr	r3, [pc, #472]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	061b      	lsls	r3, r3, #24
 80042fa:	4973      	ldr	r1, [pc, #460]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80042fc:	4313      	orrs	r3, r2
 80042fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004300:	e040      	b.n	8004384 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d023      	beq.n	8004352 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800430a:	4b6f      	ldr	r3, [pc, #444]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a6e      	ldr	r2, [pc, #440]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004310:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004314:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004316:	f7fd fe87 	bl	8002028 <HAL_GetTick>
 800431a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800431c:	e008      	b.n	8004330 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800431e:	f7fd fe83 	bl	8002028 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d901      	bls.n	8004330 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e25b      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004330:	4b65      	ldr	r3, [pc, #404]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0f0      	beq.n	800431e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800433c:	4b62      	ldr	r3, [pc, #392]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	061b      	lsls	r3, r3, #24
 800434a:	495f      	ldr	r1, [pc, #380]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800434c:	4313      	orrs	r3, r2
 800434e:	604b      	str	r3, [r1, #4]
 8004350:	e018      	b.n	8004384 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004352:	4b5d      	ldr	r3, [pc, #372]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a5c      	ldr	r2, [pc, #368]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004358:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800435c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800435e:	f7fd fe63 	bl	8002028 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004366:	f7fd fe5f 	bl	8002028 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e237      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004378:	4b53      	ldr	r3, [pc, #332]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1f0      	bne.n	8004366 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0308 	and.w	r3, r3, #8
 800438c:	2b00      	cmp	r3, #0
 800438e:	d03c      	beq.n	800440a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	695b      	ldr	r3, [r3, #20]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d01c      	beq.n	80043d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004398:	4b4b      	ldr	r3, [pc, #300]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800439a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800439e:	4a4a      	ldr	r2, [pc, #296]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80043a0:	f043 0301 	orr.w	r3, r3, #1
 80043a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043a8:	f7fd fe3e 	bl	8002028 <HAL_GetTick>
 80043ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043b0:	f7fd fe3a 	bl	8002028 <HAL_GetTick>
 80043b4:	4602      	mov	r2, r0
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e212      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80043c2:	4b41      	ldr	r3, [pc, #260]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80043c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0ef      	beq.n	80043b0 <HAL_RCC_OscConfig+0x3ec>
 80043d0:	e01b      	b.n	800440a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043d2:	4b3d      	ldr	r3, [pc, #244]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80043d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80043d8:	4a3b      	ldr	r2, [pc, #236]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80043da:	f023 0301 	bic.w	r3, r3, #1
 80043de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043e2:	f7fd fe21 	bl	8002028 <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ea:	f7fd fe1d 	bl	8002028 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e1f5      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80043fc:	4b32      	ldr	r3, [pc, #200]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80043fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1ef      	bne.n	80043ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0304 	and.w	r3, r3, #4
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80a6 	beq.w	8004564 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004418:	2300      	movs	r3, #0
 800441a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800441c:	4b2a      	ldr	r3, [pc, #168]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800441e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004420:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d10d      	bne.n	8004444 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004428:	4b27      	ldr	r3, [pc, #156]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800442a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800442c:	4a26      	ldr	r2, [pc, #152]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800442e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004432:	6593      	str	r3, [r2, #88]	@ 0x58
 8004434:	4b24      	ldr	r3, [pc, #144]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004436:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004438:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800443c:	60bb      	str	r3, [r7, #8]
 800443e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004440:	2301      	movs	r3, #1
 8004442:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004444:	4b21      	ldr	r3, [pc, #132]	@ (80044cc <HAL_RCC_OscConfig+0x508>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800444c:	2b00      	cmp	r3, #0
 800444e:	d118      	bne.n	8004482 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004450:	4b1e      	ldr	r3, [pc, #120]	@ (80044cc <HAL_RCC_OscConfig+0x508>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a1d      	ldr	r2, [pc, #116]	@ (80044cc <HAL_RCC_OscConfig+0x508>)
 8004456:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800445a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800445c:	f7fd fde4 	bl	8002028 <HAL_GetTick>
 8004460:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004462:	e008      	b.n	8004476 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004464:	f7fd fde0 	bl	8002028 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	2b02      	cmp	r3, #2
 8004470:	d901      	bls.n	8004476 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e1b8      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004476:	4b15      	ldr	r3, [pc, #84]	@ (80044cc <HAL_RCC_OscConfig+0x508>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447e:	2b00      	cmp	r3, #0
 8004480:	d0f0      	beq.n	8004464 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	2b01      	cmp	r3, #1
 8004488:	d108      	bne.n	800449c <HAL_RCC_OscConfig+0x4d8>
 800448a:	4b0f      	ldr	r3, [pc, #60]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 800448c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004490:	4a0d      	ldr	r2, [pc, #52]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 8004492:	f043 0301 	orr.w	r3, r3, #1
 8004496:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800449a:	e029      	b.n	80044f0 <HAL_RCC_OscConfig+0x52c>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	2b05      	cmp	r3, #5
 80044a2:	d115      	bne.n	80044d0 <HAL_RCC_OscConfig+0x50c>
 80044a4:	4b08      	ldr	r3, [pc, #32]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044aa:	4a07      	ldr	r2, [pc, #28]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80044ac:	f043 0304 	orr.w	r3, r3, #4
 80044b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044b4:	4b04      	ldr	r3, [pc, #16]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80044b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ba:	4a03      	ldr	r2, [pc, #12]	@ (80044c8 <HAL_RCC_OscConfig+0x504>)
 80044bc:	f043 0301 	orr.w	r3, r3, #1
 80044c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044c4:	e014      	b.n	80044f0 <HAL_RCC_OscConfig+0x52c>
 80044c6:	bf00      	nop
 80044c8:	40021000 	.word	0x40021000
 80044cc:	40007000 	.word	0x40007000
 80044d0:	4b9d      	ldr	r3, [pc, #628]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80044d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d6:	4a9c      	ldr	r2, [pc, #624]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80044d8:	f023 0301 	bic.w	r3, r3, #1
 80044dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80044e0:	4b99      	ldr	r3, [pc, #612]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80044e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044e6:	4a98      	ldr	r2, [pc, #608]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80044e8:	f023 0304 	bic.w	r3, r3, #4
 80044ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	689b      	ldr	r3, [r3, #8]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d016      	beq.n	8004526 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044f8:	f7fd fd96 	bl	8002028 <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044fe:	e00a      	b.n	8004516 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004500:	f7fd fd92 	bl	8002028 <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800450e:	4293      	cmp	r3, r2
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e168      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004516:	4b8c      	ldr	r3, [pc, #560]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0ed      	beq.n	8004500 <HAL_RCC_OscConfig+0x53c>
 8004524:	e015      	b.n	8004552 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004526:	f7fd fd7f 	bl	8002028 <HAL_GetTick>
 800452a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800452c:	e00a      	b.n	8004544 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800452e:	f7fd fd7b 	bl	8002028 <HAL_GetTick>
 8004532:	4602      	mov	r2, r0
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800453c:	4293      	cmp	r3, r2
 800453e:	d901      	bls.n	8004544 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e151      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004544:	4b80      	ldr	r3, [pc, #512]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1ed      	bne.n	800452e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004552:	7ffb      	ldrb	r3, [r7, #31]
 8004554:	2b01      	cmp	r3, #1
 8004556:	d105      	bne.n	8004564 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004558:	4b7b      	ldr	r3, [pc, #492]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 800455a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800455c:	4a7a      	ldr	r2, [pc, #488]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 800455e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004562:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0320 	and.w	r3, r3, #32
 800456c:	2b00      	cmp	r3, #0
 800456e:	d03c      	beq.n	80045ea <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01c      	beq.n	80045b2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004578:	4b73      	ldr	r3, [pc, #460]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 800457a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800457e:	4a72      	ldr	r2, [pc, #456]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004588:	f7fd fd4e 	bl	8002028 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004590:	f7fd fd4a 	bl	8002028 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e122      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80045a2:	4b69      	ldr	r3, [pc, #420]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80045a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0ef      	beq.n	8004590 <HAL_RCC_OscConfig+0x5cc>
 80045b0:	e01b      	b.n	80045ea <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80045b2:	4b65      	ldr	r3, [pc, #404]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80045b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045b8:	4a63      	ldr	r2, [pc, #396]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80045ba:	f023 0301 	bic.w	r3, r3, #1
 80045be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045c2:	f7fd fd31 	bl	8002028 <HAL_GetTick>
 80045c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045c8:	e008      	b.n	80045dc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80045ca:	f7fd fd2d 	bl	8002028 <HAL_GetTick>
 80045ce:	4602      	mov	r2, r0
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	1ad3      	subs	r3, r2, r3
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d901      	bls.n	80045dc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e105      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80045dc:	4b5a      	ldr	r3, [pc, #360]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80045de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d1ef      	bne.n	80045ca <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 80f9 	beq.w	80047e6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	f040 80cf 	bne.w	800479c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80045fe:	4b52      	ldr	r3, [pc, #328]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	f003 0203 	and.w	r2, r3, #3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800460e:	429a      	cmp	r2, r3
 8004610:	d12c      	bne.n	800466c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461c:	3b01      	subs	r3, #1
 800461e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004620:	429a      	cmp	r2, r3
 8004622:	d123      	bne.n	800466c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800462e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d11b      	bne.n	800466c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d113      	bne.n	800466c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464e:	085b      	lsrs	r3, r3, #1
 8004650:	3b01      	subs	r3, #1
 8004652:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004654:	429a      	cmp	r2, r3
 8004656:	d109      	bne.n	800466c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004662:	085b      	lsrs	r3, r3, #1
 8004664:	3b01      	subs	r3, #1
 8004666:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004668:	429a      	cmp	r2, r3
 800466a:	d071      	beq.n	8004750 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800466c:	69bb      	ldr	r3, [r7, #24]
 800466e:	2b0c      	cmp	r3, #12
 8004670:	d068      	beq.n	8004744 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004672:	4b35      	ldr	r3, [pc, #212]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d105      	bne.n	800468a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800467e:	4b32      	ldr	r3, [pc, #200]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e0ac      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800468e:	4b2e      	ldr	r3, [pc, #184]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a2d      	ldr	r2, [pc, #180]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004694:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004698:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800469a:	f7fd fcc5 	bl	8002028 <HAL_GetTick>
 800469e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046a0:	e008      	b.n	80046b4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a2:	f7fd fcc1 	bl	8002028 <HAL_GetTick>
 80046a6:	4602      	mov	r2, r0
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	1ad3      	subs	r3, r2, r3
 80046ac:	2b02      	cmp	r3, #2
 80046ae:	d901      	bls.n	80046b4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80046b0:	2303      	movs	r3, #3
 80046b2:	e099      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046b4:	4b24      	ldr	r3, [pc, #144]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1f0      	bne.n	80046a2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046c0:	4b21      	ldr	r3, [pc, #132]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	4b21      	ldr	r3, [pc, #132]	@ (800474c <HAL_RCC_OscConfig+0x788>)
 80046c6:	4013      	ands	r3, r2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80046d0:	3a01      	subs	r2, #1
 80046d2:	0112      	lsls	r2, r2, #4
 80046d4:	4311      	orrs	r1, r2
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80046da:	0212      	lsls	r2, r2, #8
 80046dc:	4311      	orrs	r1, r2
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80046e2:	0852      	lsrs	r2, r2, #1
 80046e4:	3a01      	subs	r2, #1
 80046e6:	0552      	lsls	r2, r2, #21
 80046e8:	4311      	orrs	r1, r2
 80046ea:	687a      	ldr	r2, [r7, #4]
 80046ec:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80046ee:	0852      	lsrs	r2, r2, #1
 80046f0:	3a01      	subs	r2, #1
 80046f2:	0652      	lsls	r2, r2, #25
 80046f4:	4311      	orrs	r1, r2
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80046fa:	06d2      	lsls	r2, r2, #27
 80046fc:	430a      	orrs	r2, r1
 80046fe:	4912      	ldr	r1, [pc, #72]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004700:	4313      	orrs	r3, r2
 8004702:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004704:	4b10      	ldr	r3, [pc, #64]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a0f      	ldr	r2, [pc, #60]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 800470a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800470e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004710:	4b0d      	ldr	r3, [pc, #52]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	4a0c      	ldr	r2, [pc, #48]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800471a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800471c:	f7fd fc84 	bl	8002028 <HAL_GetTick>
 8004720:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004722:	e008      	b.n	8004736 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004724:	f7fd fc80 	bl	8002028 <HAL_GetTick>
 8004728:	4602      	mov	r2, r0
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	1ad3      	subs	r3, r2, r3
 800472e:	2b02      	cmp	r3, #2
 8004730:	d901      	bls.n	8004736 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	e058      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004736:	4b04      	ldr	r3, [pc, #16]	@ (8004748 <HAL_RCC_OscConfig+0x784>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0f0      	beq.n	8004724 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004742:	e050      	b.n	80047e6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	e04f      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
 8004748:	40021000 	.word	0x40021000
 800474c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004750:	4b27      	ldr	r3, [pc, #156]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d144      	bne.n	80047e6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800475c:	4b24      	ldr	r3, [pc, #144]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a23      	ldr	r2, [pc, #140]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 8004762:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004766:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004768:	4b21      	ldr	r3, [pc, #132]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	4a20      	ldr	r2, [pc, #128]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 800476e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004772:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004774:	f7fd fc58 	bl	8002028 <HAL_GetTick>
 8004778:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800477a:	e008      	b.n	800478e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800477c:	f7fd fc54 	bl	8002028 <HAL_GetTick>
 8004780:	4602      	mov	r2, r0
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e02c      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800478e:	4b18      	ldr	r3, [pc, #96]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004796:	2b00      	cmp	r3, #0
 8004798:	d0f0      	beq.n	800477c <HAL_RCC_OscConfig+0x7b8>
 800479a:	e024      	b.n	80047e6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	2b0c      	cmp	r3, #12
 80047a0:	d01f      	beq.n	80047e2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a2:	4b13      	ldr	r3, [pc, #76]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a12      	ldr	r2, [pc, #72]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 80047a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047ae:	f7fd fc3b 	bl	8002028 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b4:	e008      	b.n	80047c8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b6:	f7fd fc37 	bl	8002028 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e00f      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047c8:	4b09      	ldr	r3, [pc, #36]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1f0      	bne.n	80047b6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80047d4:	4b06      	ldr	r3, [pc, #24]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 80047d6:	68da      	ldr	r2, [r3, #12]
 80047d8:	4905      	ldr	r1, [pc, #20]	@ (80047f0 <HAL_RCC_OscConfig+0x82c>)
 80047da:	4b06      	ldr	r3, [pc, #24]	@ (80047f4 <HAL_RCC_OscConfig+0x830>)
 80047dc:	4013      	ands	r3, r2
 80047de:	60cb      	str	r3, [r1, #12]
 80047e0:	e001      	b.n	80047e6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3720      	adds	r7, #32
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	40021000 	.word	0x40021000
 80047f4:	feeefffc 	.word	0xfeeefffc

080047f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004802:	2300      	movs	r3, #0
 8004804:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e11d      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004810:	4b90      	ldr	r3, [pc, #576]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 030f 	and.w	r3, r3, #15
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	429a      	cmp	r2, r3
 800481c:	d910      	bls.n	8004840 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481e:	4b8d      	ldr	r3, [pc, #564]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f023 020f 	bic.w	r2, r3, #15
 8004826:	498b      	ldr	r1, [pc, #556]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	4313      	orrs	r3, r2
 800482c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800482e:	4b89      	ldr	r3, [pc, #548]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	429a      	cmp	r2, r3
 800483a:	d001      	beq.n	8004840 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e105      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0302 	and.w	r3, r3, #2
 8004848:	2b00      	cmp	r3, #0
 800484a:	d010      	beq.n	800486e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	4b81      	ldr	r3, [pc, #516]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004858:	429a      	cmp	r2, r3
 800485a:	d908      	bls.n	800486e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800485c:	4b7e      	ldr	r3, [pc, #504]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	497b      	ldr	r1, [pc, #492]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800486a:	4313      	orrs	r3, r2
 800486c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d079      	beq.n	800496e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b03      	cmp	r3, #3
 8004880:	d11e      	bne.n	80048c0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004882:	4b75      	ldr	r3, [pc, #468]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e0dc      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004892:	f000 fa3b 	bl	8004d0c <RCC_GetSysClockFreqFromPLLSource>
 8004896:	4603      	mov	r3, r0
 8004898:	4a70      	ldr	r2, [pc, #448]	@ (8004a5c <HAL_RCC_ClockConfig+0x264>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d946      	bls.n	800492c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800489e:	4b6e      	ldr	r3, [pc, #440]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d140      	bne.n	800492c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80048aa:	4b6b      	ldr	r3, [pc, #428]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80048ac:	689b      	ldr	r3, [r3, #8]
 80048ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048b2:	4a69      	ldr	r2, [pc, #420]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80048b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048b8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80048ba:	2380      	movs	r3, #128	@ 0x80
 80048bc:	617b      	str	r3, [r7, #20]
 80048be:	e035      	b.n	800492c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d107      	bne.n	80048d8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048c8:	4b63      	ldr	r3, [pc, #396]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d115      	bne.n	8004900 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e0b9      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d107      	bne.n	80048f0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80048e0:	4b5d      	ldr	r3, [pc, #372]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d109      	bne.n	8004900 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e0ad      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80048f0:	4b59      	ldr	r3, [pc, #356]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80048fc:	2301      	movs	r3, #1
 80048fe:	e0a5      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004900:	f000 f8b4 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8004904:	4603      	mov	r3, r0
 8004906:	4a55      	ldr	r2, [pc, #340]	@ (8004a5c <HAL_RCC_ClockConfig+0x264>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d90f      	bls.n	800492c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800490c:	4b52      	ldr	r3, [pc, #328]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d109      	bne.n	800492c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004918:	4b4f      	ldr	r3, [pc, #316]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004920:	4a4d      	ldr	r2, [pc, #308]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004926:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004928:	2380      	movs	r3, #128	@ 0x80
 800492a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800492c:	4b4a      	ldr	r3, [pc, #296]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f023 0203 	bic.w	r2, r3, #3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	685b      	ldr	r3, [r3, #4]
 8004938:	4947      	ldr	r1, [pc, #284]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800493a:	4313      	orrs	r3, r2
 800493c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800493e:	f7fd fb73 	bl	8002028 <HAL_GetTick>
 8004942:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004944:	e00a      	b.n	800495c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004946:	f7fd fb6f 	bl	8002028 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004954:	4293      	cmp	r3, r2
 8004956:	d901      	bls.n	800495c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e077      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800495c:	4b3e      	ldr	r3, [pc, #248]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800495e:	689b      	ldr	r3, [r3, #8]
 8004960:	f003 020c 	and.w	r2, r3, #12
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	429a      	cmp	r2, r3
 800496c:	d1eb      	bne.n	8004946 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	2b80      	cmp	r3, #128	@ 0x80
 8004972:	d105      	bne.n	8004980 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004974:	4b38      	ldr	r3, [pc, #224]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	4a37      	ldr	r2, [pc, #220]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800497a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800497e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d010      	beq.n	80049ae <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	4b31      	ldr	r3, [pc, #196]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004998:	429a      	cmp	r2, r3
 800499a:	d208      	bcs.n	80049ae <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800499c:	4b2e      	ldr	r3, [pc, #184]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 800499e:	689b      	ldr	r3, [r3, #8]
 80049a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689b      	ldr	r3, [r3, #8]
 80049a8:	492b      	ldr	r1, [pc, #172]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049ae:	4b29      	ldr	r3, [pc, #164]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	683a      	ldr	r2, [r7, #0]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d210      	bcs.n	80049de <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049bc:	4b25      	ldr	r3, [pc, #148]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f023 020f 	bic.w	r2, r3, #15
 80049c4:	4923      	ldr	r1, [pc, #140]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049cc:	4b21      	ldr	r3, [pc, #132]	@ (8004a54 <HAL_RCC_ClockConfig+0x25c>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 030f 	and.w	r3, r3, #15
 80049d4:	683a      	ldr	r2, [r7, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d001      	beq.n	80049de <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e036      	b.n	8004a4c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0304 	and.w	r3, r3, #4
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d008      	beq.n	80049fc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	4918      	ldr	r1, [pc, #96]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0308 	and.w	r3, r3, #8
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d009      	beq.n	8004a1c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a08:	4b13      	ldr	r3, [pc, #76]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691b      	ldr	r3, [r3, #16]
 8004a14:	00db      	lsls	r3, r3, #3
 8004a16:	4910      	ldr	r1, [pc, #64]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a1c:	f000 f826 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8004a20:	4602      	mov	r2, r0
 8004a22:	4b0d      	ldr	r3, [pc, #52]	@ (8004a58 <HAL_RCC_ClockConfig+0x260>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	091b      	lsrs	r3, r3, #4
 8004a28:	f003 030f 	and.w	r3, r3, #15
 8004a2c:	490c      	ldr	r1, [pc, #48]	@ (8004a60 <HAL_RCC_ClockConfig+0x268>)
 8004a2e:	5ccb      	ldrb	r3, [r1, r3]
 8004a30:	f003 031f 	and.w	r3, r3, #31
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
 8004a38:	4a0a      	ldr	r2, [pc, #40]	@ (8004a64 <HAL_RCC_ClockConfig+0x26c>)
 8004a3a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004a68 <HAL_RCC_ClockConfig+0x270>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7fd f883 	bl	8001b4c <HAL_InitTick>
 8004a46:	4603      	mov	r3, r0
 8004a48:	73fb      	strb	r3, [r7, #15]

  return status;
 8004a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	40022000 	.word	0x40022000
 8004a58:	40021000 	.word	0x40021000
 8004a5c:	04c4b400 	.word	0x04c4b400
 8004a60:	080095f0 	.word	0x080095f0
 8004a64:	20000004 	.word	0x20000004
 8004a68:	2000003c 	.word	0x2000003c

08004a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b089      	sub	sp, #36	@ 0x24
 8004a70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	61fb      	str	r3, [r7, #28]
 8004a76:	2300      	movs	r3, #0
 8004a78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	f003 030c 	and.w	r3, r3, #12
 8004a82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a84:	4b3b      	ldr	r3, [pc, #236]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	f003 0303 	and.w	r3, r3, #3
 8004a8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d005      	beq.n	8004aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	2b0c      	cmp	r3, #12
 8004a98:	d121      	bne.n	8004ade <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d11e      	bne.n	8004ade <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004aa0:	4b34      	ldr	r3, [pc, #208]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0308 	and.w	r3, r3, #8
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d107      	bne.n	8004abc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004aac:	4b31      	ldr	r3, [pc, #196]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ab2:	0a1b      	lsrs	r3, r3, #8
 8004ab4:	f003 030f 	and.w	r3, r3, #15
 8004ab8:	61fb      	str	r3, [r7, #28]
 8004aba:	e005      	b.n	8004ac8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004abc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	091b      	lsrs	r3, r3, #4
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8004b78 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ad0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10d      	bne.n	8004af4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004adc:	e00a      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d102      	bne.n	8004aea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ae4:	4b25      	ldr	r3, [pc, #148]	@ (8004b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8004ae6:	61bb      	str	r3, [r7, #24]
 8004ae8:	e004      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2b08      	cmp	r3, #8
 8004aee:	d101      	bne.n	8004af4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004af0:	4b23      	ldr	r3, [pc, #140]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8004af2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	2b0c      	cmp	r3, #12
 8004af8:	d134      	bne.n	8004b64 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004afa:	4b1e      	ldr	r3, [pc, #120]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	f003 0303 	and.w	r3, r3, #3
 8004b02:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d003      	beq.n	8004b12 <HAL_RCC_GetSysClockFreq+0xa6>
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	2b03      	cmp	r3, #3
 8004b0e:	d003      	beq.n	8004b18 <HAL_RCC_GetSysClockFreq+0xac>
 8004b10:	e005      	b.n	8004b1e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b12:	4b1a      	ldr	r3, [pc, #104]	@ (8004b7c <HAL_RCC_GetSysClockFreq+0x110>)
 8004b14:	617b      	str	r3, [r7, #20]
      break;
 8004b16:	e005      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b18:	4b19      	ldr	r3, [pc, #100]	@ (8004b80 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b1a:	617b      	str	r3, [r7, #20]
      break;
 8004b1c:	e002      	b.n	8004b24 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b1e:	69fb      	ldr	r3, [r7, #28]
 8004b20:	617b      	str	r3, [r7, #20]
      break;
 8004b22:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b24:	4b13      	ldr	r3, [pc, #76]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	091b      	lsrs	r3, r3, #4
 8004b2a:	f003 030f 	and.w	r3, r3, #15
 8004b2e:	3301      	adds	r3, #1
 8004b30:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b32:	4b10      	ldr	r3, [pc, #64]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	0a1b      	lsrs	r3, r3, #8
 8004b38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	fb03 f202 	mul.w	r2, r3, r2
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b48:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b74 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	0e5b      	lsrs	r3, r3, #25
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	3301      	adds	r3, #1
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b62:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b64:	69bb      	ldr	r3, [r7, #24]
}
 8004b66:	4618      	mov	r0, r3
 8004b68:	3724      	adds	r7, #36	@ 0x24
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	40021000 	.word	0x40021000
 8004b78:	08009608 	.word	0x08009608
 8004b7c:	00f42400 	.word	0x00f42400
 8004b80:	007a1200 	.word	0x007a1200

08004b84 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b88:	4b03      	ldr	r3, [pc, #12]	@ (8004b98 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	20000004 	.word	0x20000004

08004b9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004ba0:	f7ff fff0 	bl	8004b84 <HAL_RCC_GetHCLKFreq>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	4b06      	ldr	r3, [pc, #24]	@ (8004bc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	0a1b      	lsrs	r3, r3, #8
 8004bac:	f003 0307 	and.w	r3, r3, #7
 8004bb0:	4904      	ldr	r1, [pc, #16]	@ (8004bc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bb2:	5ccb      	ldrb	r3, [r1, r3]
 8004bb4:	f003 031f 	and.w	r3, r3, #31
 8004bb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	08009600 	.word	0x08009600

08004bc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bcc:	f7ff ffda 	bl	8004b84 <HAL_RCC_GetHCLKFreq>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	4b06      	ldr	r3, [pc, #24]	@ (8004bec <HAL_RCC_GetPCLK2Freq+0x24>)
 8004bd4:	689b      	ldr	r3, [r3, #8]
 8004bd6:	0adb      	lsrs	r3, r3, #11
 8004bd8:	f003 0307 	and.w	r3, r3, #7
 8004bdc:	4904      	ldr	r1, [pc, #16]	@ (8004bf0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bde:	5ccb      	ldrb	r3, [r1, r3]
 8004be0:	f003 031f 	and.w	r3, r3, #31
 8004be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004be8:	4618      	mov	r0, r3
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	08009600 	.word	0x08009600

08004bf4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	220f      	movs	r2, #15
 8004c02:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004c04:	4b12      	ldr	r3, [pc, #72]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f003 0203 	and.w	r2, r3, #3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004c10:	4b0f      	ldr	r3, [pc, #60]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004c1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004c28:	4b09      	ldr	r3, [pc, #36]	@ (8004c50 <HAL_RCC_GetClockConfig+0x5c>)
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	08db      	lsrs	r3, r3, #3
 8004c2e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004c36:	4b07      	ldr	r3, [pc, #28]	@ (8004c54 <HAL_RCC_GetClockConfig+0x60>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f003 020f 	and.w	r2, r3, #15
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	601a      	str	r2, [r3, #0]
}
 8004c42:	bf00      	nop
 8004c44:	370c      	adds	r7, #12
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr
 8004c4e:	bf00      	nop
 8004c50:	40021000 	.word	0x40021000
 8004c54:	40022000 	.word	0x40022000

08004c58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c60:	2300      	movs	r3, #0
 8004c62:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c64:	4b27      	ldr	r3, [pc, #156]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d003      	beq.n	8004c78 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c70:	f7ff f8e4 	bl	8003e3c <HAL_PWREx_GetVoltageRange>
 8004c74:	6178      	str	r0, [r7, #20]
 8004c76:	e014      	b.n	8004ca2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c78:	4b22      	ldr	r3, [pc, #136]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7c:	4a21      	ldr	r2, [pc, #132]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c82:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c84:	4b1f      	ldr	r3, [pc, #124]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c8c:	60fb      	str	r3, [r7, #12]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c90:	f7ff f8d4 	bl	8003e3c <HAL_PWREx_GetVoltageRange>
 8004c94:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c96:	4b1b      	ldr	r3, [pc, #108]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c9a:	4a1a      	ldr	r2, [pc, #104]	@ (8004d04 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004c9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ca0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ca8:	d10b      	bne.n	8004cc2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b80      	cmp	r3, #128	@ 0x80
 8004cae:	d913      	bls.n	8004cd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2ba0      	cmp	r3, #160	@ 0xa0
 8004cb4:	d902      	bls.n	8004cbc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	613b      	str	r3, [r7, #16]
 8004cba:	e00d      	b.n	8004cd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	613b      	str	r3, [r7, #16]
 8004cc0:	e00a      	b.n	8004cd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cc6:	d902      	bls.n	8004cce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8004cc8:	2302      	movs	r3, #2
 8004cca:	613b      	str	r3, [r7, #16]
 8004ccc:	e004      	b.n	8004cd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2b70      	cmp	r3, #112	@ 0x70
 8004cd2:	d101      	bne.n	8004cd8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8004d08 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f023 020f 	bic.w	r2, r3, #15
 8004ce0:	4909      	ldr	r1, [pc, #36]	@ (8004d08 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ce8:	4b07      	ldr	r3, [pc, #28]	@ (8004d08 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 030f 	and.w	r3, r3, #15
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d001      	beq.n	8004cfa <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e000      	b.n	8004cfc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3718      	adds	r7, #24
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	40021000 	.word	0x40021000
 8004d08:	40022000 	.word	0x40022000

08004d0c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b087      	sub	sp, #28
 8004d10:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004d12:	4b2d      	ldr	r3, [pc, #180]	@ (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	f003 0303 	and.w	r3, r3, #3
 8004d1a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d00b      	beq.n	8004d3a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2b03      	cmp	r3, #3
 8004d26:	d825      	bhi.n	8004d74 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d008      	beq.n	8004d40 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d11f      	bne.n	8004d74 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004d34:	4b25      	ldr	r3, [pc, #148]	@ (8004dcc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004d36:	613b      	str	r3, [r7, #16]
    break;
 8004d38:	e01f      	b.n	8004d7a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004d3a:	4b25      	ldr	r3, [pc, #148]	@ (8004dd0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004d3c:	613b      	str	r3, [r7, #16]
    break;
 8004d3e:	e01c      	b.n	8004d7a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004d40:	4b21      	ldr	r3, [pc, #132]	@ (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0308 	and.w	r3, r3, #8
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d107      	bne.n	8004d5c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004d4c:	4b1e      	ldr	r3, [pc, #120]	@ (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d52:	0a1b      	lsrs	r3, r3, #8
 8004d54:	f003 030f 	and.w	r3, r3, #15
 8004d58:	617b      	str	r3, [r7, #20]
 8004d5a:	e005      	b.n	8004d68 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	091b      	lsrs	r3, r3, #4
 8004d62:	f003 030f 	and.w	r3, r3, #15
 8004d66:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004d68:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d70:	613b      	str	r3, [r7, #16]
    break;
 8004d72:	e002      	b.n	8004d7a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004d74:	2300      	movs	r3, #0
 8004d76:	613b      	str	r3, [r7, #16]
    break;
 8004d78:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004d7a:	4b13      	ldr	r3, [pc, #76]	@ (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	091b      	lsrs	r3, r3, #4
 8004d80:	f003 030f 	and.w	r3, r3, #15
 8004d84:	3301      	adds	r3, #1
 8004d86:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004d88:	4b0f      	ldr	r3, [pc, #60]	@ (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004d8a:	68db      	ldr	r3, [r3, #12]
 8004d8c:	0a1b      	lsrs	r3, r3, #8
 8004d8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	fb03 f202 	mul.w	r2, r3, r2
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d9e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004da0:	4b09      	ldr	r3, [pc, #36]	@ (8004dc8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	0e5b      	lsrs	r3, r3, #25
 8004da6:	f003 0303 	and.w	r3, r3, #3
 8004daa:	3301      	adds	r3, #1
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004dba:	683b      	ldr	r3, [r7, #0]
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	371c      	adds	r7, #28
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr
 8004dc8:	40021000 	.word	0x40021000
 8004dcc:	00f42400 	.word	0x00f42400
 8004dd0:	007a1200 	.word	0x007a1200
 8004dd4:	08009608 	.word	0x08009608

08004dd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004de0:	2300      	movs	r3, #0
 8004de2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004de4:	2300      	movs	r3, #0
 8004de6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d040      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004df8:	2b80      	cmp	r3, #128	@ 0x80
 8004dfa:	d02a      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004dfc:	2b80      	cmp	r3, #128	@ 0x80
 8004dfe:	d825      	bhi.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004e00:	2b60      	cmp	r3, #96	@ 0x60
 8004e02:	d026      	beq.n	8004e52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004e04:	2b60      	cmp	r3, #96	@ 0x60
 8004e06:	d821      	bhi.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004e08:	2b40      	cmp	r3, #64	@ 0x40
 8004e0a:	d006      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004e0c:	2b40      	cmp	r3, #64	@ 0x40
 8004e0e:	d81d      	bhi.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d009      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004e14:	2b20      	cmp	r3, #32
 8004e16:	d010      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004e18:	e018      	b.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004e1a:	4b89      	ldr	r3, [pc, #548]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e1c:	68db      	ldr	r3, [r3, #12]
 8004e1e:	4a88      	ldr	r2, [pc, #544]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e24:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e26:	e015      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 fb02 	bl	8005438 <RCCEx_PLLSAI1_Config>
 8004e34:	4603      	mov	r3, r0
 8004e36:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e38:	e00c      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	3320      	adds	r3, #32
 8004e3e:	2100      	movs	r1, #0
 8004e40:	4618      	mov	r0, r3
 8004e42:	f000 fbed 	bl	8005620 <RCCEx_PLLSAI2_Config>
 8004e46:	4603      	mov	r3, r0
 8004e48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004e4a:	e003      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	74fb      	strb	r3, [r7, #19]
      break;
 8004e50:	e000      	b.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004e52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e54:	7cfb      	ldrb	r3, [r7, #19]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d10b      	bne.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e5a:	4b79      	ldr	r3, [pc, #484]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e60:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e68:	4975      	ldr	r1, [pc, #468]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004e70:	e001      	b.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e72:	7cfb      	ldrb	r3, [r7, #19]
 8004e74:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d047      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004e86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e8a:	d030      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e90:	d82a      	bhi.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004e92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e96:	d02a      	beq.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004e98:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e9c:	d824      	bhi.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004e9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ea2:	d008      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ea8:	d81e      	bhi.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004eb2:	d010      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004eb4:	e018      	b.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004eb6:	4b62      	ldr	r3, [pc, #392]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004eb8:	68db      	ldr	r3, [r3, #12]
 8004eba:	4a61      	ldr	r2, [pc, #388]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ec2:	e015      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	3304      	adds	r3, #4
 8004ec8:	2100      	movs	r1, #0
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 fab4 	bl	8005438 <RCCEx_PLLSAI1_Config>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ed4:	e00c      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	3320      	adds	r3, #32
 8004eda:	2100      	movs	r1, #0
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 fb9f 	bl	8005620 <RCCEx_PLLSAI2_Config>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ee6:	e003      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	74fb      	strb	r3, [r7, #19]
      break;
 8004eec:	e000      	b.n	8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004eee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004ef0:	7cfb      	ldrb	r3, [r7, #19]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10b      	bne.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ef6:	4b52      	ldr	r3, [pc, #328]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ef8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004efc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f04:	494e      	ldr	r1, [pc, #312]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004f0c:	e001      	b.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f0e:	7cfb      	ldrb	r3, [r7, #19]
 8004f10:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	f000 809f 	beq.w	800505e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f20:	2300      	movs	r3, #0
 8004f22:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004f24:	4b46      	ldr	r3, [pc, #280]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d101      	bne.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004f30:	2301      	movs	r3, #1
 8004f32:	e000      	b.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004f34:	2300      	movs	r3, #0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00d      	beq.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f3a:	4b41      	ldr	r3, [pc, #260]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f3e:	4a40      	ldr	r2, [pc, #256]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f44:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f46:	4b3e      	ldr	r3, [pc, #248]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4e:	60bb      	str	r3, [r7, #8]
 8004f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f52:	2301      	movs	r3, #1
 8004f54:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f56:	4b3b      	ldr	r3, [pc, #236]	@ (8005044 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a3a      	ldr	r2, [pc, #232]	@ (8005044 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f62:	f7fd f861 	bl	8002028 <HAL_GetTick>
 8004f66:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f68:	e009      	b.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f6a:	f7fd f85d 	bl	8002028 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d902      	bls.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	74fb      	strb	r3, [r7, #19]
        break;
 8004f7c:	e005      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004f7e:	4b31      	ldr	r3, [pc, #196]	@ (8005044 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d0ef      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004f8a:	7cfb      	ldrb	r3, [r7, #19]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d15b      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004f90:	4b2b      	ldr	r3, [pc, #172]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f9a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d01f      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d019      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004fae:	4b24      	ldr	r3, [pc, #144]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fb8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004fba:	4b21      	ldr	r3, [pc, #132]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc0:	4a1f      	ldr	r2, [pc, #124]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fca:	4b1d      	ldr	r3, [pc, #116]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fd0:	4a1b      	ldr	r2, [pc, #108]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004fda:	4a19      	ldr	r2, [pc, #100]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d016      	beq.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fec:	f7fd f81c 	bl	8002028 <HAL_GetTick>
 8004ff0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ff2:	e00b      	b.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ff4:	f7fd f818 	bl	8002028 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005002:	4293      	cmp	r3, r2
 8005004:	d902      	bls.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	74fb      	strb	r3, [r7, #19]
            break;
 800500a:	e006      	b.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800500c:	4b0c      	ldr	r3, [pc, #48]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005012:	f003 0302 	and.w	r3, r3, #2
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0ec      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800501a:	7cfb      	ldrb	r3, [r7, #19]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10c      	bne.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005020:	4b07      	ldr	r3, [pc, #28]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005026:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005030:	4903      	ldr	r1, [pc, #12]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005032:	4313      	orrs	r3, r2
 8005034:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005038:	e008      	b.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800503a:	7cfb      	ldrb	r3, [r7, #19]
 800503c:	74bb      	strb	r3, [r7, #18]
 800503e:	e005      	b.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005040:	40021000 	.word	0x40021000
 8005044:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005048:	7cfb      	ldrb	r3, [r7, #19]
 800504a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800504c:	7c7b      	ldrb	r3, [r7, #17]
 800504e:	2b01      	cmp	r3, #1
 8005050:	d105      	bne.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005052:	4ba0      	ldr	r3, [pc, #640]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005056:	4a9f      	ldr	r2, [pc, #636]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005058:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800505c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0301 	and.w	r3, r3, #1
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00a      	beq.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800506a:	4b9a      	ldr	r3, [pc, #616]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800506c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005070:	f023 0203 	bic.w	r2, r3, #3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005078:	4996      	ldr	r1, [pc, #600]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800507a:	4313      	orrs	r3, r2
 800507c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 0302 	and.w	r3, r3, #2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d00a      	beq.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800508c:	4b91      	ldr	r3, [pc, #580]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800508e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005092:	f023 020c 	bic.w	r2, r3, #12
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	498e      	ldr	r1, [pc, #568]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800509c:	4313      	orrs	r3, r2
 800509e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0304 	and.w	r3, r3, #4
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d00a      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80050ae:	4b89      	ldr	r3, [pc, #548]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050bc:	4985      	ldr	r1, [pc, #532]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050be:	4313      	orrs	r3, r2
 80050c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d00a      	beq.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050d0:	4b80      	ldr	r3, [pc, #512]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050de:	497d      	ldr	r1, [pc, #500]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f003 0310 	and.w	r3, r3, #16
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050f2:	4b78      	ldr	r3, [pc, #480]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80050f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005100:	4974      	ldr	r1, [pc, #464]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005102:	4313      	orrs	r3, r2
 8005104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b00      	cmp	r3, #0
 8005112:	d00a      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005114:	4b6f      	ldr	r3, [pc, #444]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005116:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800511a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005122:	496c      	ldr	r1, [pc, #432]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005124:	4313      	orrs	r3, r2
 8005126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005132:	2b00      	cmp	r3, #0
 8005134:	d00a      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005136:	4b67      	ldr	r3, [pc, #412]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800513c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005144:	4963      	ldr	r1, [pc, #396]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005146:	4313      	orrs	r3, r2
 8005148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00a      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005158:	4b5e      	ldr	r3, [pc, #376]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800515a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800515e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005166:	495b      	ldr	r1, [pc, #364]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005168:	4313      	orrs	r3, r2
 800516a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00a      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800517a:	4b56      	ldr	r3, [pc, #344]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800517c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005180:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005188:	4952      	ldr	r1, [pc, #328]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800518a:	4313      	orrs	r3, r2
 800518c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00a      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800519c:	4b4d      	ldr	r3, [pc, #308]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800519e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051aa:	494a      	ldr	r1, [pc, #296]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00a      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051be:	4b45      	ldr	r3, [pc, #276]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051cc:	4941      	ldr	r1, [pc, #260]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d00a      	beq.n	80051f6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80051e0:	4b3c      	ldr	r3, [pc, #240]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051e6:	f023 0203 	bic.w	r2, r3, #3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ee:	4939      	ldr	r1, [pc, #228]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80051f0:	4313      	orrs	r3, r2
 80051f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d028      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005202:	4b34      	ldr	r3, [pc, #208]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005204:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005208:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005210:	4930      	ldr	r1, [pc, #192]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005212:	4313      	orrs	r3, r2
 8005214:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800521c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005220:	d106      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005222:	4b2c      	ldr	r3, [pc, #176]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	4a2b      	ldr	r2, [pc, #172]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005228:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800522c:	60d3      	str	r3, [r2, #12]
 800522e:	e011      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005234:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005238:	d10c      	bne.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	3304      	adds	r3, #4
 800523e:	2101      	movs	r1, #1
 8005240:	4618      	mov	r0, r3
 8005242:	f000 f8f9 	bl	8005438 <RCCEx_PLLSAI1_Config>
 8005246:	4603      	mov	r3, r0
 8005248:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800524a:	7cfb      	ldrb	r3, [r7, #19]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d001      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005250:	7cfb      	ldrb	r3, [r7, #19]
 8005252:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d04d      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005264:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005268:	d108      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800526a:	4b1a      	ldr	r3, [pc, #104]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800526c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005270:	4a18      	ldr	r2, [pc, #96]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005272:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005276:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800527a:	e012      	b.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800527c:	4b15      	ldr	r3, [pc, #84]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800527e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005282:	4a14      	ldr	r2, [pc, #80]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005284:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005288:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800528c:	4b11      	ldr	r3, [pc, #68]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800528e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005292:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800529a:	490e      	ldr	r1, [pc, #56]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800529c:	4313      	orrs	r3, r2
 800529e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052a6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052aa:	d106      	bne.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052ac:	4b09      	ldr	r3, [pc, #36]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	4a08      	ldr	r2, [pc, #32]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052b6:	60d3      	str	r3, [r2, #12]
 80052b8:	e020      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052c2:	d109      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80052c4:	4b03      	ldr	r3, [pc, #12]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	4a02      	ldr	r2, [pc, #8]	@ (80052d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80052ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052ce:	60d3      	str	r3, [r2, #12]
 80052d0:	e014      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x524>
 80052d2:	bf00      	nop
 80052d4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052dc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052e0:	d10c      	bne.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	3304      	adds	r3, #4
 80052e6:	2101      	movs	r1, #1
 80052e8:	4618      	mov	r0, r3
 80052ea:	f000 f8a5 	bl	8005438 <RCCEx_PLLSAI1_Config>
 80052ee:	4603      	mov	r3, r0
 80052f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80052f2:	7cfb      	ldrb	r3, [r7, #19]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80052f8:	7cfb      	ldrb	r3, [r7, #19]
 80052fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d028      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005308:	4b4a      	ldr	r3, [pc, #296]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800530a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005316:	4947      	ldr	r1, [pc, #284]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005318:	4313      	orrs	r3, r2
 800531a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005322:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005326:	d106      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005328:	4b42      	ldr	r3, [pc, #264]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	4a41      	ldr	r2, [pc, #260]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800532e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005332:	60d3      	str	r3, [r2, #12]
 8005334:	e011      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800533a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800533e:	d10c      	bne.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	3304      	adds	r3, #4
 8005344:	2101      	movs	r1, #1
 8005346:	4618      	mov	r0, r3
 8005348:	f000 f876 	bl	8005438 <RCCEx_PLLSAI1_Config>
 800534c:	4603      	mov	r3, r0
 800534e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005350:	7cfb      	ldrb	r3, [r7, #19]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d001      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005356:	7cfb      	ldrb	r3, [r7, #19]
 8005358:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005362:	2b00      	cmp	r3, #0
 8005364:	d01e      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005366:	4b33      	ldr	r3, [pc, #204]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800536c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005376:	492f      	ldr	r1, [pc, #188]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005384:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005388:	d10c      	bne.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	3304      	adds	r3, #4
 800538e:	2102      	movs	r1, #2
 8005390:	4618      	mov	r0, r3
 8005392:	f000 f851 	bl	8005438 <RCCEx_PLLSAI1_Config>
 8005396:	4603      	mov	r3, r0
 8005398:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800539a:	7cfb      	ldrb	r3, [r7, #19]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80053a0:	7cfb      	ldrb	r3, [r7, #19]
 80053a2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d00b      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80053b0:	4b20      	ldr	r3, [pc, #128]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053b6:	f023 0204 	bic.w	r2, r3, #4
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053c0:	491c      	ldr	r1, [pc, #112]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d00b      	beq.n	80053ec <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80053d4:	4b17      	ldr	r3, [pc, #92]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053da:	f023 0218 	bic.w	r2, r3, #24
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053e4:	4913      	ldr	r1, [pc, #76]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053e6:	4313      	orrs	r3, r2
 80053e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d017      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80053f8:	4b0e      	ldr	r3, [pc, #56]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80053fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005408:	490a      	ldr	r1, [pc, #40]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800540a:	4313      	orrs	r3, r2
 800540c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005416:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800541a:	d105      	bne.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800541c:	4b05      	ldr	r3, [pc, #20]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	4a04      	ldr	r2, [pc, #16]	@ (8005434 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005426:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005428:	7cbb      	ldrb	r3, [r7, #18]
}
 800542a:	4618      	mov	r0, r3
 800542c:	3718      	adds	r7, #24
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	40021000 	.word	0x40021000

08005438 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005442:	2300      	movs	r3, #0
 8005444:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005446:	4b72      	ldr	r3, [pc, #456]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	f003 0303 	and.w	r3, r3, #3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00e      	beq.n	8005470 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005452:	4b6f      	ldr	r3, [pc, #444]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	f003 0203 	and.w	r2, r3, #3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	429a      	cmp	r2, r3
 8005460:	d103      	bne.n	800546a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
       ||
 8005466:	2b00      	cmp	r3, #0
 8005468:	d142      	bne.n	80054f0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	73fb      	strb	r3, [r7, #15]
 800546e:	e03f      	b.n	80054f0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b03      	cmp	r3, #3
 8005476:	d018      	beq.n	80054aa <RCCEx_PLLSAI1_Config+0x72>
 8005478:	2b03      	cmp	r3, #3
 800547a:	d825      	bhi.n	80054c8 <RCCEx_PLLSAI1_Config+0x90>
 800547c:	2b01      	cmp	r3, #1
 800547e:	d002      	beq.n	8005486 <RCCEx_PLLSAI1_Config+0x4e>
 8005480:	2b02      	cmp	r3, #2
 8005482:	d009      	beq.n	8005498 <RCCEx_PLLSAI1_Config+0x60>
 8005484:	e020      	b.n	80054c8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005486:	4b62      	ldr	r3, [pc, #392]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d11d      	bne.n	80054ce <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005496:	e01a      	b.n	80054ce <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005498:	4b5d      	ldr	r3, [pc, #372]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d116      	bne.n	80054d2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054a8:	e013      	b.n	80054d2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80054aa:	4b59      	ldr	r3, [pc, #356]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d10f      	bne.n	80054d6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80054b6:	4b56      	ldr	r3, [pc, #344]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d109      	bne.n	80054d6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80054c6:	e006      	b.n	80054d6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	73fb      	strb	r3, [r7, #15]
      break;
 80054cc:	e004      	b.n	80054d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80054ce:	bf00      	nop
 80054d0:	e002      	b.n	80054d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80054d2:	bf00      	nop
 80054d4:	e000      	b.n	80054d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80054d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80054d8:	7bfb      	ldrb	r3, [r7, #15]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d108      	bne.n	80054f0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80054de:	4b4c      	ldr	r3, [pc, #304]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	f023 0203 	bic.w	r2, r3, #3
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4949      	ldr	r1, [pc, #292]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054ec:	4313      	orrs	r3, r2
 80054ee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80054f0:	7bfb      	ldrb	r3, [r7, #15]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f040 8086 	bne.w	8005604 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80054f8:	4b45      	ldr	r3, [pc, #276]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a44      	ldr	r2, [pc, #272]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80054fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005502:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005504:	f7fc fd90 	bl	8002028 <HAL_GetTick>
 8005508:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800550a:	e009      	b.n	8005520 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800550c:	f7fc fd8c 	bl	8002028 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d902      	bls.n	8005520 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	73fb      	strb	r3, [r7, #15]
        break;
 800551e:	e005      	b.n	800552c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005520:	4b3b      	ldr	r3, [pc, #236]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005528:	2b00      	cmp	r3, #0
 800552a:	d1ef      	bne.n	800550c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800552c:	7bfb      	ldrb	r3, [r7, #15]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d168      	bne.n	8005604 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d113      	bne.n	8005560 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005538:	4b35      	ldr	r3, [pc, #212]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 800553a:	691a      	ldr	r2, [r3, #16]
 800553c:	4b35      	ldr	r3, [pc, #212]	@ (8005614 <RCCEx_PLLSAI1_Config+0x1dc>)
 800553e:	4013      	ands	r3, r2
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6892      	ldr	r2, [r2, #8]
 8005544:	0211      	lsls	r1, r2, #8
 8005546:	687a      	ldr	r2, [r7, #4]
 8005548:	68d2      	ldr	r2, [r2, #12]
 800554a:	06d2      	lsls	r2, r2, #27
 800554c:	4311      	orrs	r1, r2
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	6852      	ldr	r2, [r2, #4]
 8005552:	3a01      	subs	r2, #1
 8005554:	0112      	lsls	r2, r2, #4
 8005556:	430a      	orrs	r2, r1
 8005558:	492d      	ldr	r1, [pc, #180]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 800555a:	4313      	orrs	r3, r2
 800555c:	610b      	str	r3, [r1, #16]
 800555e:	e02d      	b.n	80055bc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d115      	bne.n	8005592 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005566:	4b2a      	ldr	r3, [pc, #168]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005568:	691a      	ldr	r2, [r3, #16]
 800556a:	4b2b      	ldr	r3, [pc, #172]	@ (8005618 <RCCEx_PLLSAI1_Config+0x1e0>)
 800556c:	4013      	ands	r3, r2
 800556e:	687a      	ldr	r2, [r7, #4]
 8005570:	6892      	ldr	r2, [r2, #8]
 8005572:	0211      	lsls	r1, r2, #8
 8005574:	687a      	ldr	r2, [r7, #4]
 8005576:	6912      	ldr	r2, [r2, #16]
 8005578:	0852      	lsrs	r2, r2, #1
 800557a:	3a01      	subs	r2, #1
 800557c:	0552      	lsls	r2, r2, #21
 800557e:	4311      	orrs	r1, r2
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	6852      	ldr	r2, [r2, #4]
 8005584:	3a01      	subs	r2, #1
 8005586:	0112      	lsls	r2, r2, #4
 8005588:	430a      	orrs	r2, r1
 800558a:	4921      	ldr	r1, [pc, #132]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 800558c:	4313      	orrs	r3, r2
 800558e:	610b      	str	r3, [r1, #16]
 8005590:	e014      	b.n	80055bc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005592:	4b1f      	ldr	r3, [pc, #124]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005594:	691a      	ldr	r2, [r3, #16]
 8005596:	4b21      	ldr	r3, [pc, #132]	@ (800561c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005598:	4013      	ands	r3, r2
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	6892      	ldr	r2, [r2, #8]
 800559e:	0211      	lsls	r1, r2, #8
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	6952      	ldr	r2, [r2, #20]
 80055a4:	0852      	lsrs	r2, r2, #1
 80055a6:	3a01      	subs	r2, #1
 80055a8:	0652      	lsls	r2, r2, #25
 80055aa:	4311      	orrs	r1, r2
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6852      	ldr	r2, [r2, #4]
 80055b0:	3a01      	subs	r2, #1
 80055b2:	0112      	lsls	r2, r2, #4
 80055b4:	430a      	orrs	r2, r1
 80055b6:	4916      	ldr	r1, [pc, #88]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055b8:	4313      	orrs	r3, r2
 80055ba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80055bc:	4b14      	ldr	r3, [pc, #80]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a13      	ldr	r2, [pc, #76]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80055c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055c8:	f7fc fd2e 	bl	8002028 <HAL_GetTick>
 80055cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055ce:	e009      	b.n	80055e4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055d0:	f7fc fd2a 	bl	8002028 <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d902      	bls.n	80055e4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	73fb      	strb	r3, [r7, #15]
          break;
 80055e2:	e005      	b.n	80055f0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80055e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d0ef      	beq.n	80055d0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80055f0:	7bfb      	ldrb	r3, [r7, #15]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d106      	bne.n	8005604 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80055f6:	4b06      	ldr	r3, [pc, #24]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 80055f8:	691a      	ldr	r2, [r3, #16]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	4904      	ldr	r1, [pc, #16]	@ (8005610 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005600:	4313      	orrs	r3, r2
 8005602:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005604:	7bfb      	ldrb	r3, [r7, #15]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3710      	adds	r7, #16
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	40021000 	.word	0x40021000
 8005614:	07ff800f 	.word	0x07ff800f
 8005618:	ff9f800f 	.word	0xff9f800f
 800561c:	f9ff800f 	.word	0xf9ff800f

08005620 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800562a:	2300      	movs	r3, #0
 800562c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800562e:	4b72      	ldr	r3, [pc, #456]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	f003 0303 	and.w	r3, r3, #3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00e      	beq.n	8005658 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800563a:	4b6f      	ldr	r3, [pc, #444]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800563c:	68db      	ldr	r3, [r3, #12]
 800563e:	f003 0203 	and.w	r2, r3, #3
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	429a      	cmp	r2, r3
 8005648:	d103      	bne.n	8005652 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
       ||
 800564e:	2b00      	cmp	r3, #0
 8005650:	d142      	bne.n	80056d8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	73fb      	strb	r3, [r7, #15]
 8005656:	e03f      	b.n	80056d8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b03      	cmp	r3, #3
 800565e:	d018      	beq.n	8005692 <RCCEx_PLLSAI2_Config+0x72>
 8005660:	2b03      	cmp	r3, #3
 8005662:	d825      	bhi.n	80056b0 <RCCEx_PLLSAI2_Config+0x90>
 8005664:	2b01      	cmp	r3, #1
 8005666:	d002      	beq.n	800566e <RCCEx_PLLSAI2_Config+0x4e>
 8005668:	2b02      	cmp	r3, #2
 800566a:	d009      	beq.n	8005680 <RCCEx_PLLSAI2_Config+0x60>
 800566c:	e020      	b.n	80056b0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800566e:	4b62      	ldr	r3, [pc, #392]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0302 	and.w	r3, r3, #2
 8005676:	2b00      	cmp	r3, #0
 8005678:	d11d      	bne.n	80056b6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800567e:	e01a      	b.n	80056b6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005680:	4b5d      	ldr	r3, [pc, #372]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005688:	2b00      	cmp	r3, #0
 800568a:	d116      	bne.n	80056ba <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005690:	e013      	b.n	80056ba <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005692:	4b59      	ldr	r3, [pc, #356]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10f      	bne.n	80056be <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800569e:	4b56      	ldr	r3, [pc, #344]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d109      	bne.n	80056be <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80056ae:	e006      	b.n	80056be <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
      break;
 80056b4:	e004      	b.n	80056c0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80056b6:	bf00      	nop
 80056b8:	e002      	b.n	80056c0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80056ba:	bf00      	nop
 80056bc:	e000      	b.n	80056c0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80056be:	bf00      	nop
    }

    if(status == HAL_OK)
 80056c0:	7bfb      	ldrb	r3, [r7, #15]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d108      	bne.n	80056d8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80056c6:	4b4c      	ldr	r3, [pc, #304]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056c8:	68db      	ldr	r3, [r3, #12]
 80056ca:	f023 0203 	bic.w	r2, r3, #3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4949      	ldr	r1, [pc, #292]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056d4:	4313      	orrs	r3, r2
 80056d6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f040 8086 	bne.w	80057ec <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80056e0:	4b45      	ldr	r3, [pc, #276]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a44      	ldr	r2, [pc, #272]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80056e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ec:	f7fc fc9c 	bl	8002028 <HAL_GetTick>
 80056f0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80056f2:	e009      	b.n	8005708 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056f4:	f7fc fc98 	bl	8002028 <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d902      	bls.n	8005708 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	73fb      	strb	r3, [r7, #15]
        break;
 8005706:	e005      	b.n	8005714 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005708:	4b3b      	ldr	r3, [pc, #236]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1ef      	bne.n	80056f4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005714:	7bfb      	ldrb	r3, [r7, #15]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d168      	bne.n	80057ec <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d113      	bne.n	8005748 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005720:	4b35      	ldr	r3, [pc, #212]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005722:	695a      	ldr	r2, [r3, #20]
 8005724:	4b35      	ldr	r3, [pc, #212]	@ (80057fc <RCCEx_PLLSAI2_Config+0x1dc>)
 8005726:	4013      	ands	r3, r2
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	6892      	ldr	r2, [r2, #8]
 800572c:	0211      	lsls	r1, r2, #8
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	68d2      	ldr	r2, [r2, #12]
 8005732:	06d2      	lsls	r2, r2, #27
 8005734:	4311      	orrs	r1, r2
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	6852      	ldr	r2, [r2, #4]
 800573a:	3a01      	subs	r2, #1
 800573c:	0112      	lsls	r2, r2, #4
 800573e:	430a      	orrs	r2, r1
 8005740:	492d      	ldr	r1, [pc, #180]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005742:	4313      	orrs	r3, r2
 8005744:	614b      	str	r3, [r1, #20]
 8005746:	e02d      	b.n	80057a4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d115      	bne.n	800577a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800574e:	4b2a      	ldr	r3, [pc, #168]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005750:	695a      	ldr	r2, [r3, #20]
 8005752:	4b2b      	ldr	r3, [pc, #172]	@ (8005800 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005754:	4013      	ands	r3, r2
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	6892      	ldr	r2, [r2, #8]
 800575a:	0211      	lsls	r1, r2, #8
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	6912      	ldr	r2, [r2, #16]
 8005760:	0852      	lsrs	r2, r2, #1
 8005762:	3a01      	subs	r2, #1
 8005764:	0552      	lsls	r2, r2, #21
 8005766:	4311      	orrs	r1, r2
 8005768:	687a      	ldr	r2, [r7, #4]
 800576a:	6852      	ldr	r2, [r2, #4]
 800576c:	3a01      	subs	r2, #1
 800576e:	0112      	lsls	r2, r2, #4
 8005770:	430a      	orrs	r2, r1
 8005772:	4921      	ldr	r1, [pc, #132]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005774:	4313      	orrs	r3, r2
 8005776:	614b      	str	r3, [r1, #20]
 8005778:	e014      	b.n	80057a4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800577a:	4b1f      	ldr	r3, [pc, #124]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800577c:	695a      	ldr	r2, [r3, #20]
 800577e:	4b21      	ldr	r3, [pc, #132]	@ (8005804 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005780:	4013      	ands	r3, r2
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	6892      	ldr	r2, [r2, #8]
 8005786:	0211      	lsls	r1, r2, #8
 8005788:	687a      	ldr	r2, [r7, #4]
 800578a:	6952      	ldr	r2, [r2, #20]
 800578c:	0852      	lsrs	r2, r2, #1
 800578e:	3a01      	subs	r2, #1
 8005790:	0652      	lsls	r2, r2, #25
 8005792:	4311      	orrs	r1, r2
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	6852      	ldr	r2, [r2, #4]
 8005798:	3a01      	subs	r2, #1
 800579a:	0112      	lsls	r2, r2, #4
 800579c:	430a      	orrs	r2, r1
 800579e:	4916      	ldr	r1, [pc, #88]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057a0:	4313      	orrs	r3, r2
 80057a2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80057a4:	4b14      	ldr	r3, [pc, #80]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a13      	ldr	r2, [pc, #76]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057ae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057b0:	f7fc fc3a 	bl	8002028 <HAL_GetTick>
 80057b4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80057b6:	e009      	b.n	80057cc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80057b8:	f7fc fc36 	bl	8002028 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	2b02      	cmp	r3, #2
 80057c4:	d902      	bls.n	80057cc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	73fb      	strb	r3, [r7, #15]
          break;
 80057ca:	e005      	b.n	80057d8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80057cc:	4b0a      	ldr	r3, [pc, #40]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d0ef      	beq.n	80057b8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80057d8:	7bfb      	ldrb	r3, [r7, #15]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d106      	bne.n	80057ec <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80057de:	4b06      	ldr	r3, [pc, #24]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057e0:	695a      	ldr	r2, [r3, #20]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	699b      	ldr	r3, [r3, #24]
 80057e6:	4904      	ldr	r1, [pc, #16]	@ (80057f8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80057e8:	4313      	orrs	r3, r2
 80057ea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3710      	adds	r7, #16
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	40021000 	.word	0x40021000
 80057fc:	07ff800f 	.word	0x07ff800f
 8005800:	ff9f800f 	.word	0xff9f800f
 8005804:	f9ff800f 	.word	0xf9ff800f

08005808 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e049      	b.n	80058ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d106      	bne.n	8005834 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7fc f902 	bl	8001a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	3304      	adds	r3, #4
 8005844:	4619      	mov	r1, r3
 8005846:	4610      	mov	r0, r2
 8005848:	f000 fa9e 	bl	8005d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
	...

080058b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d001      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e04f      	b.n	8005970 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68da      	ldr	r2, [r3, #12]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a23      	ldr	r2, [pc, #140]	@ (800597c <HAL_TIM_Base_Start_IT+0xc4>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d01d      	beq.n	800592e <HAL_TIM_Base_Start_IT+0x76>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058fa:	d018      	beq.n	800592e <HAL_TIM_Base_Start_IT+0x76>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a1f      	ldr	r2, [pc, #124]	@ (8005980 <HAL_TIM_Base_Start_IT+0xc8>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d013      	beq.n	800592e <HAL_TIM_Base_Start_IT+0x76>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a1e      	ldr	r2, [pc, #120]	@ (8005984 <HAL_TIM_Base_Start_IT+0xcc>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d00e      	beq.n	800592e <HAL_TIM_Base_Start_IT+0x76>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a1c      	ldr	r2, [pc, #112]	@ (8005988 <HAL_TIM_Base_Start_IT+0xd0>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d009      	beq.n	800592e <HAL_TIM_Base_Start_IT+0x76>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a1b      	ldr	r2, [pc, #108]	@ (800598c <HAL_TIM_Base_Start_IT+0xd4>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d004      	beq.n	800592e <HAL_TIM_Base_Start_IT+0x76>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a19      	ldr	r2, [pc, #100]	@ (8005990 <HAL_TIM_Base_Start_IT+0xd8>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d115      	bne.n	800595a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	689a      	ldr	r2, [r3, #8]
 8005934:	4b17      	ldr	r3, [pc, #92]	@ (8005994 <HAL_TIM_Base_Start_IT+0xdc>)
 8005936:	4013      	ands	r3, r2
 8005938:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2b06      	cmp	r3, #6
 800593e:	d015      	beq.n	800596c <HAL_TIM_Base_Start_IT+0xb4>
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005946:	d011      	beq.n	800596c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0201 	orr.w	r2, r2, #1
 8005956:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005958:	e008      	b.n	800596c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f042 0201 	orr.w	r2, r2, #1
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	e000      	b.n	800596e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800596c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800596e:	2300      	movs	r3, #0
}
 8005970:	4618      	mov	r0, r3
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	40012c00 	.word	0x40012c00
 8005980:	40000400 	.word	0x40000400
 8005984:	40000800 	.word	0x40000800
 8005988:	40000c00 	.word	0x40000c00
 800598c:	40013400 	.word	0x40013400
 8005990:	40014000 	.word	0x40014000
 8005994:	00010007 	.word	0x00010007

08005998 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d020      	beq.n	80059fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d01b      	beq.n	80059fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f06f 0202 	mvn.w	r2, #2
 80059cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	699b      	ldr	r3, [r3, #24]
 80059da:	f003 0303 	and.w	r3, r3, #3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f9b2 	bl	8005d4c <HAL_TIM_IC_CaptureCallback>
 80059e8:	e005      	b.n	80059f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f9a4 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 f9b5 	bl	8005d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f003 0304 	and.w	r3, r3, #4
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d020      	beq.n	8005a48 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f003 0304 	and.w	r3, r3, #4
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d01b      	beq.n	8005a48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f06f 0204 	mvn.w	r2, #4
 8005a18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2202      	movs	r2, #2
 8005a1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d003      	beq.n	8005a36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f98c 	bl	8005d4c <HAL_TIM_IC_CaptureCallback>
 8005a34:	e005      	b.n	8005a42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f97e 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f000 f98f 	bl	8005d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f003 0308 	and.w	r3, r3, #8
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d020      	beq.n	8005a94 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d01b      	beq.n	8005a94 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f06f 0208 	mvn.w	r2, #8
 8005a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2204      	movs	r2, #4
 8005a6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	f003 0303 	and.w	r3, r3, #3
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f966 	bl	8005d4c <HAL_TIM_IC_CaptureCallback>
 8005a80:	e005      	b.n	8005a8e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f958 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f969 	bl	8005d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	f003 0310 	and.w	r3, r3, #16
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d020      	beq.n	8005ae0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0310 	and.w	r3, r3, #16
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01b      	beq.n	8005ae0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f06f 0210 	mvn.w	r2, #16
 8005ab0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2208      	movs	r2, #8
 8005ab6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d003      	beq.n	8005ace <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f940 	bl	8005d4c <HAL_TIM_IC_CaptureCallback>
 8005acc:	e005      	b.n	8005ada <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 f932 	bl	8005d38 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f943 	bl	8005d60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00c      	beq.n	8005b04 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f003 0301 	and.w	r3, r3, #1
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d007      	beq.n	8005b04 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f06f 0201 	mvn.w	r2, #1
 8005afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f7fb fce8 	bl	80014d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d104      	bne.n	8005b18 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d00c      	beq.n	8005b32 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d007      	beq.n	8005b32 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005b2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 fafd 	bl	800612c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d00c      	beq.n	8005b56 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d007      	beq.n	8005b56 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 faf5 	bl	8006140 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00c      	beq.n	8005b7a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d007      	beq.n	8005b7a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 f8fd 	bl	8005d74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f003 0320 	and.w	r3, r3, #32
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00c      	beq.n	8005b9e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f003 0320 	and.w	r3, r3, #32
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d007      	beq.n	8005b9e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f06f 0220 	mvn.w	r2, #32
 8005b96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 fabd 	bl	8006118 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b9e:	bf00      	nop
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}

08005ba6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ba6:	b580      	push	{r7, lr}
 8005ba8:	b084      	sub	sp, #16
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	6078      	str	r0, [r7, #4]
 8005bae:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d101      	bne.n	8005bc2 <HAL_TIM_ConfigClockSource+0x1c>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e0b6      	b.n	8005d30 <HAL_TIM_ConfigClockSource+0x18a>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2202      	movs	r2, #2
 8005bce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005be0:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005be4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005bec:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68ba      	ldr	r2, [r7, #8]
 8005bf4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bfe:	d03e      	beq.n	8005c7e <HAL_TIM_ConfigClockSource+0xd8>
 8005c00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c04:	f200 8087 	bhi.w	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c0c:	f000 8086 	beq.w	8005d1c <HAL_TIM_ConfigClockSource+0x176>
 8005c10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c14:	d87f      	bhi.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c16:	2b70      	cmp	r3, #112	@ 0x70
 8005c18:	d01a      	beq.n	8005c50 <HAL_TIM_ConfigClockSource+0xaa>
 8005c1a:	2b70      	cmp	r3, #112	@ 0x70
 8005c1c:	d87b      	bhi.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c1e:	2b60      	cmp	r3, #96	@ 0x60
 8005c20:	d050      	beq.n	8005cc4 <HAL_TIM_ConfigClockSource+0x11e>
 8005c22:	2b60      	cmp	r3, #96	@ 0x60
 8005c24:	d877      	bhi.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c26:	2b50      	cmp	r3, #80	@ 0x50
 8005c28:	d03c      	beq.n	8005ca4 <HAL_TIM_ConfigClockSource+0xfe>
 8005c2a:	2b50      	cmp	r3, #80	@ 0x50
 8005c2c:	d873      	bhi.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c2e:	2b40      	cmp	r3, #64	@ 0x40
 8005c30:	d058      	beq.n	8005ce4 <HAL_TIM_ConfigClockSource+0x13e>
 8005c32:	2b40      	cmp	r3, #64	@ 0x40
 8005c34:	d86f      	bhi.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c36:	2b30      	cmp	r3, #48	@ 0x30
 8005c38:	d064      	beq.n	8005d04 <HAL_TIM_ConfigClockSource+0x15e>
 8005c3a:	2b30      	cmp	r3, #48	@ 0x30
 8005c3c:	d86b      	bhi.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c3e:	2b20      	cmp	r3, #32
 8005c40:	d060      	beq.n	8005d04 <HAL_TIM_ConfigClockSource+0x15e>
 8005c42:	2b20      	cmp	r3, #32
 8005c44:	d867      	bhi.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d05c      	beq.n	8005d04 <HAL_TIM_ConfigClockSource+0x15e>
 8005c4a:	2b10      	cmp	r3, #16
 8005c4c:	d05a      	beq.n	8005d04 <HAL_TIM_ConfigClockSource+0x15e>
 8005c4e:	e062      	b.n	8005d16 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c60:	f000 f9b2 	bl	8005fc8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c72:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	609a      	str	r2, [r3, #8]
      break;
 8005c7c:	e04f      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c8e:	f000 f99b 	bl	8005fc8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689a      	ldr	r2, [r3, #8]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ca0:	609a      	str	r2, [r3, #8]
      break;
 8005ca2:	e03c      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	f000 f90f 	bl	8005ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2150      	movs	r1, #80	@ 0x50
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	f000 f968 	bl	8005f92 <TIM_ITRx_SetConfig>
      break;
 8005cc2:	e02c      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	f000 f92e 	bl	8005f32 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2160      	movs	r1, #96	@ 0x60
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f000 f958 	bl	8005f92 <TIM_ITRx_SetConfig>
      break;
 8005ce2:	e01c      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	f000 f8ef 	bl	8005ed4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	2140      	movs	r1, #64	@ 0x40
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f000 f948 	bl	8005f92 <TIM_ITRx_SetConfig>
      break;
 8005d02:	e00c      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	4610      	mov	r0, r2
 8005d10:	f000 f93f 	bl	8005f92 <TIM_ITRx_SetConfig>
      break;
 8005d14:	e003      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	73fb      	strb	r3, [r7, #15]
      break;
 8005d1a:	e000      	b.n	8005d1e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005d1c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b085      	sub	sp, #20
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a46      	ldr	r2, [pc, #280]	@ (8005eb4 <TIM_Base_SetConfig+0x12c>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d013      	beq.n	8005dc8 <TIM_Base_SetConfig+0x40>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005da6:	d00f      	beq.n	8005dc8 <TIM_Base_SetConfig+0x40>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a43      	ldr	r2, [pc, #268]	@ (8005eb8 <TIM_Base_SetConfig+0x130>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d00b      	beq.n	8005dc8 <TIM_Base_SetConfig+0x40>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a42      	ldr	r2, [pc, #264]	@ (8005ebc <TIM_Base_SetConfig+0x134>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d007      	beq.n	8005dc8 <TIM_Base_SetConfig+0x40>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	4a41      	ldr	r2, [pc, #260]	@ (8005ec0 <TIM_Base_SetConfig+0x138>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d003      	beq.n	8005dc8 <TIM_Base_SetConfig+0x40>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a40      	ldr	r2, [pc, #256]	@ (8005ec4 <TIM_Base_SetConfig+0x13c>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d108      	bne.n	8005dda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	68fa      	ldr	r2, [r7, #12]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a35      	ldr	r2, [pc, #212]	@ (8005eb4 <TIM_Base_SetConfig+0x12c>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d01f      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de8:	d01b      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a32      	ldr	r2, [pc, #200]	@ (8005eb8 <TIM_Base_SetConfig+0x130>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d017      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a31      	ldr	r2, [pc, #196]	@ (8005ebc <TIM_Base_SetConfig+0x134>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d013      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	4a30      	ldr	r2, [pc, #192]	@ (8005ec0 <TIM_Base_SetConfig+0x138>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d00f      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a2f      	ldr	r2, [pc, #188]	@ (8005ec4 <TIM_Base_SetConfig+0x13c>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00b      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ec8 <TIM_Base_SetConfig+0x140>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d007      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	4a2d      	ldr	r2, [pc, #180]	@ (8005ecc <TIM_Base_SetConfig+0x144>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d003      	beq.n	8005e22 <TIM_Base_SetConfig+0x9a>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8005ed0 <TIM_Base_SetConfig+0x148>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d108      	bne.n	8005e34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	689a      	ldr	r2, [r3, #8]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	4a16      	ldr	r2, [pc, #88]	@ (8005eb4 <TIM_Base_SetConfig+0x12c>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d00f      	beq.n	8005e80 <TIM_Base_SetConfig+0xf8>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4a18      	ldr	r2, [pc, #96]	@ (8005ec4 <TIM_Base_SetConfig+0x13c>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d00b      	beq.n	8005e80 <TIM_Base_SetConfig+0xf8>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	4a17      	ldr	r2, [pc, #92]	@ (8005ec8 <TIM_Base_SetConfig+0x140>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d007      	beq.n	8005e80 <TIM_Base_SetConfig+0xf8>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a16      	ldr	r2, [pc, #88]	@ (8005ecc <TIM_Base_SetConfig+0x144>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d003      	beq.n	8005e80 <TIM_Base_SetConfig+0xf8>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a15      	ldr	r2, [pc, #84]	@ (8005ed0 <TIM_Base_SetConfig+0x148>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d103      	bne.n	8005e88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	691a      	ldr	r2, [r3, #16]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d105      	bne.n	8005ea6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	f023 0201 	bic.w	r2, r3, #1
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	611a      	str	r2, [r3, #16]
  }
}
 8005ea6:	bf00      	nop
 8005ea8:	3714      	adds	r7, #20
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	40012c00 	.word	0x40012c00
 8005eb8:	40000400 	.word	0x40000400
 8005ebc:	40000800 	.word	0x40000800
 8005ec0:	40000c00 	.word	0x40000c00
 8005ec4:	40013400 	.word	0x40013400
 8005ec8:	40014000 	.word	0x40014000
 8005ecc:	40014400 	.word	0x40014400
 8005ed0:	40014800 	.word	0x40014800

08005ed4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b087      	sub	sp, #28
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	60f8      	str	r0, [r7, #12]
 8005edc:	60b9      	str	r1, [r7, #8]
 8005ede:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	6a1b      	ldr	r3, [r3, #32]
 8005ee4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	6a1b      	ldr	r3, [r3, #32]
 8005eea:	f023 0201 	bic.w	r2, r3, #1
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005efe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	011b      	lsls	r3, r3, #4
 8005f04:	693a      	ldr	r2, [r7, #16]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	f023 030a 	bic.w	r3, r3, #10
 8005f10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005f12:	697a      	ldr	r2, [r7, #20]
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	697a      	ldr	r2, [r7, #20]
 8005f24:	621a      	str	r2, [r3, #32]
}
 8005f26:	bf00      	nop
 8005f28:	371c      	adds	r7, #28
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr

08005f32 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f32:	b480      	push	{r7}
 8005f34:	b087      	sub	sp, #28
 8005f36:	af00      	add	r7, sp, #0
 8005f38:	60f8      	str	r0, [r7, #12]
 8005f3a:	60b9      	str	r1, [r7, #8]
 8005f3c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6a1b      	ldr	r3, [r3, #32]
 8005f48:	f023 0210 	bic.w	r2, r3, #16
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	699b      	ldr	r3, [r3, #24]
 8005f54:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	031b      	lsls	r3, r3, #12
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f6e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	011b      	lsls	r3, r3, #4
 8005f74:	697a      	ldr	r2, [r7, #20]
 8005f76:	4313      	orrs	r3, r2
 8005f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	621a      	str	r2, [r3, #32]
}
 8005f86:	bf00      	nop
 8005f88:	371c      	adds	r7, #28
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr

08005f92 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b085      	sub	sp, #20
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	6078      	str	r0, [r7, #4]
 8005f9a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fa8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	f043 0307 	orr.w	r3, r3, #7
 8005fb4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	68fa      	ldr	r2, [r7, #12]
 8005fba:	609a      	str	r2, [r3, #8]
}
 8005fbc:	bf00      	nop
 8005fbe:	3714      	adds	r7, #20
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005fe2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	021a      	lsls	r2, r3, #8
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	431a      	orrs	r2, r3
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	697a      	ldr	r2, [r7, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	697a      	ldr	r2, [r7, #20]
 8005ffa:	609a      	str	r2, [r3, #8]
}
 8005ffc:	bf00      	nop
 8005ffe:	371c      	adds	r7, #28
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr

08006008 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006008:	b480      	push	{r7}
 800600a:	b085      	sub	sp, #20
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
 8006010:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006018:	2b01      	cmp	r3, #1
 800601a:	d101      	bne.n	8006020 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800601c:	2302      	movs	r3, #2
 800601e:	e068      	b.n	80060f2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2201      	movs	r2, #1
 8006024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2202      	movs	r2, #2
 800602c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a2e      	ldr	r2, [pc, #184]	@ (8006100 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d004      	beq.n	8006054 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a2d      	ldr	r2, [pc, #180]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d108      	bne.n	8006066 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800605a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800606c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	4313      	orrs	r3, r2
 8006076:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	68fa      	ldr	r2, [r7, #12]
 800607e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a1e      	ldr	r2, [pc, #120]	@ (8006100 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d01d      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006092:	d018      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a1b      	ldr	r2, [pc, #108]	@ (8006108 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d013      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a1a      	ldr	r2, [pc, #104]	@ (800610c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d00e      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a18      	ldr	r2, [pc, #96]	@ (8006110 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d009      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a13      	ldr	r2, [pc, #76]	@ (8006104 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d004      	beq.n	80060c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a14      	ldr	r2, [pc, #80]	@ (8006114 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d10c      	bne.n	80060e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68ba      	ldr	r2, [r7, #8]
 80060de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2201      	movs	r2, #1
 80060e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3714      	adds	r7, #20
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	40012c00 	.word	0x40012c00
 8006104:	40013400 	.word	0x40013400
 8006108:	40000400 	.word	0x40000400
 800610c:	40000800 	.word	0x40000800
 8006110:	40000c00 	.word	0x40000c00
 8006114:	40014000 	.word	0x40014000

08006118 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006118:	b480      	push	{r7}
 800611a:	b083      	sub	sp, #12
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006120:	bf00      	nop
 8006122:	370c      	adds	r7, #12
 8006124:	46bd      	mov	sp, r7
 8006126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006134:	bf00      	nop
 8006136:	370c      	adds	r7, #12
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006140:	b480      	push	{r7}
 8006142:	b083      	sub	sp, #12
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006148:	bf00      	nop
 800614a:	370c      	adds	r7, #12
 800614c:	46bd      	mov	sp, r7
 800614e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006152:	4770      	bx	lr

08006154 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e042      	b.n	80061ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800616c:	2b00      	cmp	r3, #0
 800616e:	d106      	bne.n	800617e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f7fb fc81 	bl	8001a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2224      	movs	r2, #36	@ 0x24
 8006182:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f022 0201 	bic.w	r2, r2, #1
 8006194:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800619a:	2b00      	cmp	r3, #0
 800619c:	d002      	beq.n	80061a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 ff14 	bl	8006fcc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fc15 	bl	80069d4 <UART_SetConfig>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d101      	bne.n	80061b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e01b      	b.n	80061ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	685a      	ldr	r2, [r3, #4]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	689a      	ldr	r2, [r3, #8]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f042 0201 	orr.w	r2, r2, #1
 80061e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 ff93 	bl	8007110 <UART_CheckIdleState>
 80061ea:	4603      	mov	r3, r0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3708      	adds	r7, #8
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b08a      	sub	sp, #40	@ 0x28
 80061f8:	af02      	add	r7, sp, #8
 80061fa:	60f8      	str	r0, [r7, #12]
 80061fc:	60b9      	str	r1, [r7, #8]
 80061fe:	603b      	str	r3, [r7, #0]
 8006200:	4613      	mov	r3, r2
 8006202:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800620a:	2b20      	cmp	r3, #32
 800620c:	d17b      	bne.n	8006306 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <HAL_UART_Transmit+0x26>
 8006214:	88fb      	ldrh	r3, [r7, #6]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e074      	b.n	8006308 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	2200      	movs	r2, #0
 8006222:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	2221      	movs	r2, #33	@ 0x21
 800622a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800622e:	f7fb fefb 	bl	8002028 <HAL_GetTick>
 8006232:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	88fa      	ldrh	r2, [r7, #6]
 8006238:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	88fa      	ldrh	r2, [r7, #6]
 8006240:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800624c:	d108      	bne.n	8006260 <HAL_UART_Transmit+0x6c>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	691b      	ldr	r3, [r3, #16]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d104      	bne.n	8006260 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006256:	2300      	movs	r3, #0
 8006258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	61bb      	str	r3, [r7, #24]
 800625e:	e003      	b.n	8006268 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006264:	2300      	movs	r3, #0
 8006266:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006268:	e030      	b.n	80062cc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	2200      	movs	r2, #0
 8006272:	2180      	movs	r1, #128	@ 0x80
 8006274:	68f8      	ldr	r0, [r7, #12]
 8006276:	f000 fff5 	bl	8007264 <UART_WaitOnFlagUntilTimeout>
 800627a:	4603      	mov	r3, r0
 800627c:	2b00      	cmp	r3, #0
 800627e:	d005      	beq.n	800628c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2220      	movs	r2, #32
 8006284:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006288:	2303      	movs	r3, #3
 800628a:	e03d      	b.n	8006308 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800628c:	69fb      	ldr	r3, [r7, #28]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d10b      	bne.n	80062aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	881a      	ldrh	r2, [r3, #0]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800629e:	b292      	uxth	r2, r2
 80062a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	3302      	adds	r3, #2
 80062a6:	61bb      	str	r3, [r7, #24]
 80062a8:	e007      	b.n	80062ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	781a      	ldrb	r2, [r3, #0]
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80062b4:	69fb      	ldr	r3, [r7, #28]
 80062b6:	3301      	adds	r3, #1
 80062b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	3b01      	subs	r3, #1
 80062c4:	b29a      	uxth	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1c8      	bne.n	800626a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	9300      	str	r3, [sp, #0]
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	2200      	movs	r2, #0
 80062e0:	2140      	movs	r1, #64	@ 0x40
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f000 ffbe 	bl	8007264 <UART_WaitOnFlagUntilTimeout>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d005      	beq.n	80062fa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2220      	movs	r2, #32
 80062f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e006      	b.n	8006308 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2220      	movs	r2, #32
 80062fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006302:	2300      	movs	r3, #0
 8006304:	e000      	b.n	8006308 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006306:	2302      	movs	r3, #2
  }
}
 8006308:	4618      	mov	r0, r3
 800630a:	3720      	adds	r7, #32
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b0ba      	sub	sp, #232	@ 0xe8
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	69db      	ldr	r3, [r3, #28]
 800631e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689b      	ldr	r3, [r3, #8]
 8006332:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006336:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800633a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800633e:	4013      	ands	r3, r2
 8006340:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006344:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006348:	2b00      	cmp	r3, #0
 800634a:	d11b      	bne.n	8006384 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800634c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006350:	f003 0320 	and.w	r3, r3, #32
 8006354:	2b00      	cmp	r3, #0
 8006356:	d015      	beq.n	8006384 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800635c:	f003 0320 	and.w	r3, r3, #32
 8006360:	2b00      	cmp	r3, #0
 8006362:	d105      	bne.n	8006370 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006364:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006368:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800636c:	2b00      	cmp	r3, #0
 800636e:	d009      	beq.n	8006384 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 8300 	beq.w	800697a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	4798      	blx	r3
      }
      return;
 8006382:	e2fa      	b.n	800697a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8006384:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006388:	2b00      	cmp	r3, #0
 800638a:	f000 8123 	beq.w	80065d4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800638e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006392:	4b8d      	ldr	r3, [pc, #564]	@ (80065c8 <HAL_UART_IRQHandler+0x2b8>)
 8006394:	4013      	ands	r3, r2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d106      	bne.n	80063a8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800639a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800639e:	4b8b      	ldr	r3, [pc, #556]	@ (80065cc <HAL_UART_IRQHandler+0x2bc>)
 80063a0:	4013      	ands	r3, r2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f000 8116 	beq.w	80065d4 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80063a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ac:	f003 0301 	and.w	r3, r3, #1
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d011      	beq.n	80063d8 <HAL_UART_IRQHandler+0xc8>
 80063b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00b      	beq.n	80063d8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2201      	movs	r2, #1
 80063c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063ce:	f043 0201 	orr.w	r2, r3, #1
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80063d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063dc:	f003 0302 	and.w	r3, r3, #2
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d011      	beq.n	8006408 <HAL_UART_IRQHandler+0xf8>
 80063e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063e8:	f003 0301 	and.w	r3, r3, #1
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00b      	beq.n	8006408 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	2202      	movs	r2, #2
 80063f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063fe:	f043 0204 	orr.w	r2, r3, #4
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800640c:	f003 0304 	and.w	r3, r3, #4
 8006410:	2b00      	cmp	r3, #0
 8006412:	d011      	beq.n	8006438 <HAL_UART_IRQHandler+0x128>
 8006414:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006418:	f003 0301 	and.w	r3, r3, #1
 800641c:	2b00      	cmp	r3, #0
 800641e:	d00b      	beq.n	8006438 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	2204      	movs	r2, #4
 8006426:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800642e:	f043 0202 	orr.w	r2, r3, #2
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800643c:	f003 0308 	and.w	r3, r3, #8
 8006440:	2b00      	cmp	r3, #0
 8006442:	d017      	beq.n	8006474 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006444:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006448:	f003 0320 	and.w	r3, r3, #32
 800644c:	2b00      	cmp	r3, #0
 800644e:	d105      	bne.n	800645c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006450:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006454:	4b5c      	ldr	r3, [pc, #368]	@ (80065c8 <HAL_UART_IRQHandler+0x2b8>)
 8006456:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00b      	beq.n	8006474 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2208      	movs	r2, #8
 8006462:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800646a:	f043 0208 	orr.w	r2, r3, #8
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006478:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800647c:	2b00      	cmp	r3, #0
 800647e:	d012      	beq.n	80064a6 <HAL_UART_IRQHandler+0x196>
 8006480:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006484:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006488:	2b00      	cmp	r3, #0
 800648a:	d00c      	beq.n	80064a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006494:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800649c:	f043 0220 	orr.w	r2, r3, #32
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f000 8266 	beq.w	800697e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80064b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064b6:	f003 0320 	and.w	r3, r3, #32
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d013      	beq.n	80064e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80064be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064c2:	f003 0320 	and.w	r3, r3, #32
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d105      	bne.n	80064d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80064ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d007      	beq.n	80064e6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064fa:	2b40      	cmp	r3, #64	@ 0x40
 80064fc:	d005      	beq.n	800650a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80064fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006502:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006506:	2b00      	cmp	r3, #0
 8006508:	d054      	beq.n	80065b4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 ff17 	bl	800733e <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800651a:	2b40      	cmp	r3, #64	@ 0x40
 800651c:	d146      	bne.n	80065ac <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	3308      	adds	r3, #8
 8006524:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006528:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800652c:	e853 3f00 	ldrex	r3, [r3]
 8006530:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006534:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006538:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800653c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	3308      	adds	r3, #8
 8006546:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800654a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800654e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006552:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006556:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800655a:	e841 2300 	strex	r3, r2, [r1]
 800655e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006562:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1d9      	bne.n	800651e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006570:	2b00      	cmp	r3, #0
 8006572:	d017      	beq.n	80065a4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800657a:	4a15      	ldr	r2, [pc, #84]	@ (80065d0 <HAL_UART_IRQHandler+0x2c0>)
 800657c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006584:	4618      	mov	r0, r3
 8006586:	f7fc face 	bl	8002b26 <HAL_DMA_Abort_IT>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d019      	beq.n	80065c4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006598:	687a      	ldr	r2, [r7, #4]
 800659a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800659e:	4610      	mov	r0, r2
 80065a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065a2:	e00f      	b.n	80065c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80065a4:	6878      	ldr	r0, [r7, #4]
 80065a6:	f000 f9ff 	bl	80069a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065aa:	e00b      	b.n	80065c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065ac:	6878      	ldr	r0, [r7, #4]
 80065ae:	f000 f9fb 	bl	80069a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065b2:	e007      	b.n	80065c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 f9f7 	bl	80069a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80065c2:	e1dc      	b.n	800697e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c4:	bf00      	nop
    return;
 80065c6:	e1da      	b.n	800697e <HAL_UART_IRQHandler+0x66e>
 80065c8:	10000001 	.word	0x10000001
 80065cc:	04000120 	.word	0x04000120
 80065d0:	0800740b 	.word	0x0800740b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80065d8:	2b01      	cmp	r3, #1
 80065da:	f040 8170 	bne.w	80068be <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80065de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e2:	f003 0310 	and.w	r3, r3, #16
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f000 8169 	beq.w	80068be <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80065ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065f0:	f003 0310 	and.w	r3, r3, #16
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 8162 	beq.w	80068be <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2210      	movs	r2, #16
 8006600:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	689b      	ldr	r3, [r3, #8]
 8006608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800660c:	2b40      	cmp	r3, #64	@ 0x40
 800660e:	f040 80d8 	bne.w	80067c2 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006620:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006624:	2b00      	cmp	r3, #0
 8006626:	f000 80af 	beq.w	8006788 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006630:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006634:	429a      	cmp	r2, r3
 8006636:	f080 80a7 	bcs.w	8006788 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006640:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0320 	and.w	r3, r3, #32
 8006652:	2b00      	cmp	r3, #0
 8006654:	f040 8087 	bne.w	8006766 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006660:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006664:	e853 3f00 	ldrex	r3, [r3]
 8006668:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800666c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006670:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006674:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	461a      	mov	r2, r3
 800667e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006682:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006686:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800668e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006692:	e841 2300 	strex	r3, r2, [r1]
 8006696:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800669a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1da      	bne.n	8006658 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3308      	adds	r3, #8
 80066a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066ac:	e853 3f00 	ldrex	r3, [r3]
 80066b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80066b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80066b4:	f023 0301 	bic.w	r3, r3, #1
 80066b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	3308      	adds	r3, #8
 80066c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80066c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80066ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80066ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80066d2:	e841 2300 	strex	r3, r2, [r1]
 80066d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80066d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1e1      	bne.n	80066a2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	3308      	adds	r3, #8
 80066e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066e8:	e853 3f00 	ldrex	r3, [r3]
 80066ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80066ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	3308      	adds	r3, #8
 80066fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006702:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006704:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006706:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006708:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800670a:	e841 2300 	strex	r3, r2, [r1]
 800670e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006710:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1e3      	bne.n	80066de <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2220      	movs	r2, #32
 800671a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2200      	movs	r2, #0
 8006722:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800672c:	e853 3f00 	ldrex	r3, [r3]
 8006730:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006734:	f023 0310 	bic.w	r3, r3, #16
 8006738:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006746:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006748:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800674c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800674e:	e841 2300 	strex	r3, r2, [r1]
 8006752:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1e4      	bne.n	8006724 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006760:	4618      	mov	r0, r3
 8006762:	f7fc f984 	bl	8002a6e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2202      	movs	r2, #2
 800676a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006778:	b29b      	uxth	r3, r3
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	b29b      	uxth	r3, r3
 800677e:	4619      	mov	r1, r3
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f91b 	bl	80069bc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006786:	e0fc      	b.n	8006982 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800678e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006792:	429a      	cmp	r2, r3
 8006794:	f040 80f5 	bne.w	8006982 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 0320 	and.w	r3, r3, #32
 80067a6:	2b20      	cmp	r3, #32
 80067a8:	f040 80eb 	bne.w	8006982 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2202      	movs	r2, #2
 80067b0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80067b8:	4619      	mov	r1, r3
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f8fe 	bl	80069bc <HAL_UARTEx_RxEventCallback>
      return;
 80067c0:	e0df      	b.n	8006982 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	1ad3      	subs	r3, r2, r3
 80067d2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80067dc:	b29b      	uxth	r3, r3
 80067de:	2b00      	cmp	r3, #0
 80067e0:	f000 80d1 	beq.w	8006986 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80067e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 80cc 	beq.w	8006986 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f6:	e853 3f00 	ldrex	r3, [r3]
 80067fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006802:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	461a      	mov	r2, r3
 800680c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006810:	647b      	str	r3, [r7, #68]	@ 0x44
 8006812:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006814:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006818:	e841 2300 	strex	r3, r2, [r1]
 800681c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800681e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1e4      	bne.n	80067ee <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	3308      	adds	r3, #8
 800682a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	623b      	str	r3, [r7, #32]
   return(result);
 8006834:	6a3b      	ldr	r3, [r7, #32]
 8006836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800683a:	f023 0301 	bic.w	r3, r3, #1
 800683e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	3308      	adds	r3, #8
 8006848:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800684c:	633a      	str	r2, [r7, #48]	@ 0x30
 800684e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006850:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006852:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006854:	e841 2300 	strex	r3, r2, [r1]
 8006858:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800685a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800685c:	2b00      	cmp	r3, #0
 800685e:	d1e1      	bne.n	8006824 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2220      	movs	r2, #32
 8006864:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2200      	movs	r2, #0
 800686c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	e853 3f00 	ldrex	r3, [r3]
 8006880:	60fb      	str	r3, [r7, #12]
   return(result);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f023 0310 	bic.w	r3, r3, #16
 8006888:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	461a      	mov	r2, r3
 8006892:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006896:	61fb      	str	r3, [r7, #28]
 8006898:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689a:	69b9      	ldr	r1, [r7, #24]
 800689c:	69fa      	ldr	r2, [r7, #28]
 800689e:	e841 2300 	strex	r3, r2, [r1]
 80068a2:	617b      	str	r3, [r7, #20]
   return(result);
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d1e4      	bne.n	8006874 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2202      	movs	r2, #2
 80068ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068b4:	4619      	mov	r1, r3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f880 	bl	80069bc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80068bc:	e063      	b.n	8006986 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80068be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d00e      	beq.n	80068e8 <HAL_UART_IRQHandler+0x5d8>
 80068ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d008      	beq.n	80068e8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80068de:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 fdd3 	bl	800748c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068e6:	e051      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80068e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d014      	beq.n	800691e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80068f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d105      	bne.n	800690c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006900:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006904:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006908:	2b00      	cmp	r3, #0
 800690a:	d008      	beq.n	800691e <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006910:	2b00      	cmp	r3, #0
 8006912:	d03a      	beq.n	800698a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	4798      	blx	r3
    }
    return;
 800691c:	e035      	b.n	800698a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800691e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006926:	2b00      	cmp	r3, #0
 8006928:	d009      	beq.n	800693e <HAL_UART_IRQHandler+0x62e>
 800692a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800692e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006932:	2b00      	cmp	r3, #0
 8006934:	d003      	beq.n	800693e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 fd7d 	bl	8007436 <UART_EndTransmit_IT>
    return;
 800693c:	e026      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800693e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006942:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006946:	2b00      	cmp	r3, #0
 8006948:	d009      	beq.n	800695e <HAL_UART_IRQHandler+0x64e>
 800694a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800694e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006952:	2b00      	cmp	r3, #0
 8006954:	d003      	beq.n	800695e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f000 fdac 	bl	80074b4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800695c:	e016      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800695e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006962:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d010      	beq.n	800698c <HAL_UART_IRQHandler+0x67c>
 800696a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800696e:	2b00      	cmp	r3, #0
 8006970:	da0c      	bge.n	800698c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 fd94 	bl	80074a0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006978:	e008      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
      return;
 800697a:	bf00      	nop
 800697c:	e006      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
    return;
 800697e:	bf00      	nop
 8006980:	e004      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
      return;
 8006982:	bf00      	nop
 8006984:	e002      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
      return;
 8006986:	bf00      	nop
 8006988:	e000      	b.n	800698c <HAL_UART_IRQHandler+0x67c>
    return;
 800698a:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800698c:	37e8      	adds	r7, #232	@ 0xe8
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop

08006994 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006994:	b480      	push	{r7}
 8006996:	b083      	sub	sp, #12
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800699c:	bf00      	nop
 800699e:	370c      	adds	r7, #12
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b083      	sub	sp, #12
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80069b0:	bf00      	nop
 80069b2:	370c      	adds	r7, #12
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069bc:	b480      	push	{r7}
 80069be:	b083      	sub	sp, #12
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	460b      	mov	r3, r1
 80069c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069c8:	bf00      	nop
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80069d8:	b08c      	sub	sp, #48	@ 0x30
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069de:	2300      	movs	r3, #0
 80069e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	689a      	ldr	r2, [r3, #8]
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	691b      	ldr	r3, [r3, #16]
 80069ec:	431a      	orrs	r2, r3
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	695b      	ldr	r3, [r3, #20]
 80069f2:	431a      	orrs	r2, r3
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	69db      	ldr	r3, [r3, #28]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	4baa      	ldr	r3, [pc, #680]	@ (8006cac <UART_SetConfig+0x2d8>)
 8006a04:	4013      	ands	r3, r2
 8006a06:	697a      	ldr	r2, [r7, #20]
 8006a08:	6812      	ldr	r2, [r2, #0]
 8006a0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a0c:	430b      	orrs	r3, r1
 8006a0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	68da      	ldr	r2, [r3, #12]
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	699b      	ldr	r3, [r3, #24]
 8006a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a9f      	ldr	r2, [pc, #636]	@ (8006cb0 <UART_SetConfig+0x2dc>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d004      	beq.n	8006a40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	6a1b      	ldr	r3, [r3, #32]
 8006a3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006a4a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	6812      	ldr	r2, [r2, #0]
 8006a52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a54:	430b      	orrs	r3, r1
 8006a56:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5e:	f023 010f 	bic.w	r1, r3, #15
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	430a      	orrs	r2, r1
 8006a6c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a90      	ldr	r2, [pc, #576]	@ (8006cb4 <UART_SetConfig+0x2e0>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d125      	bne.n	8006ac4 <UART_SetConfig+0xf0>
 8006a78:	4b8f      	ldr	r3, [pc, #572]	@ (8006cb8 <UART_SetConfig+0x2e4>)
 8006a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a7e:	f003 0303 	and.w	r3, r3, #3
 8006a82:	2b03      	cmp	r3, #3
 8006a84:	d81a      	bhi.n	8006abc <UART_SetConfig+0xe8>
 8006a86:	a201      	add	r2, pc, #4	@ (adr r2, 8006a8c <UART_SetConfig+0xb8>)
 8006a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8c:	08006a9d 	.word	0x08006a9d
 8006a90:	08006aad 	.word	0x08006aad
 8006a94:	08006aa5 	.word	0x08006aa5
 8006a98:	08006ab5 	.word	0x08006ab5
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aa2:	e116      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006aa4:	2302      	movs	r3, #2
 8006aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aaa:	e112      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006aac:	2304      	movs	r3, #4
 8006aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ab2:	e10e      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006ab4:	2308      	movs	r3, #8
 8006ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006aba:	e10a      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006abc:	2310      	movs	r3, #16
 8006abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ac2:	e106      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006ac4:	697b      	ldr	r3, [r7, #20]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a7c      	ldr	r2, [pc, #496]	@ (8006cbc <UART_SetConfig+0x2e8>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d138      	bne.n	8006b40 <UART_SetConfig+0x16c>
 8006ace:	4b7a      	ldr	r3, [pc, #488]	@ (8006cb8 <UART_SetConfig+0x2e4>)
 8006ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ad4:	f003 030c 	and.w	r3, r3, #12
 8006ad8:	2b0c      	cmp	r3, #12
 8006ada:	d82d      	bhi.n	8006b38 <UART_SetConfig+0x164>
 8006adc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ae4 <UART_SetConfig+0x110>)
 8006ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ae2:	bf00      	nop
 8006ae4:	08006b19 	.word	0x08006b19
 8006ae8:	08006b39 	.word	0x08006b39
 8006aec:	08006b39 	.word	0x08006b39
 8006af0:	08006b39 	.word	0x08006b39
 8006af4:	08006b29 	.word	0x08006b29
 8006af8:	08006b39 	.word	0x08006b39
 8006afc:	08006b39 	.word	0x08006b39
 8006b00:	08006b39 	.word	0x08006b39
 8006b04:	08006b21 	.word	0x08006b21
 8006b08:	08006b39 	.word	0x08006b39
 8006b0c:	08006b39 	.word	0x08006b39
 8006b10:	08006b39 	.word	0x08006b39
 8006b14:	08006b31 	.word	0x08006b31
 8006b18:	2300      	movs	r3, #0
 8006b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b1e:	e0d8      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b20:	2302      	movs	r3, #2
 8006b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b26:	e0d4      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b28:	2304      	movs	r3, #4
 8006b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b2e:	e0d0      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b30:	2308      	movs	r3, #8
 8006b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b36:	e0cc      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b38:	2310      	movs	r3, #16
 8006b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b3e:	e0c8      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b40:	697b      	ldr	r3, [r7, #20]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a5e      	ldr	r2, [pc, #376]	@ (8006cc0 <UART_SetConfig+0x2ec>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d125      	bne.n	8006b96 <UART_SetConfig+0x1c2>
 8006b4a:	4b5b      	ldr	r3, [pc, #364]	@ (8006cb8 <UART_SetConfig+0x2e4>)
 8006b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b54:	2b30      	cmp	r3, #48	@ 0x30
 8006b56:	d016      	beq.n	8006b86 <UART_SetConfig+0x1b2>
 8006b58:	2b30      	cmp	r3, #48	@ 0x30
 8006b5a:	d818      	bhi.n	8006b8e <UART_SetConfig+0x1ba>
 8006b5c:	2b20      	cmp	r3, #32
 8006b5e:	d00a      	beq.n	8006b76 <UART_SetConfig+0x1a2>
 8006b60:	2b20      	cmp	r3, #32
 8006b62:	d814      	bhi.n	8006b8e <UART_SetConfig+0x1ba>
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d002      	beq.n	8006b6e <UART_SetConfig+0x19a>
 8006b68:	2b10      	cmp	r3, #16
 8006b6a:	d008      	beq.n	8006b7e <UART_SetConfig+0x1aa>
 8006b6c:	e00f      	b.n	8006b8e <UART_SetConfig+0x1ba>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b74:	e0ad      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b76:	2302      	movs	r3, #2
 8006b78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b7c:	e0a9      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b7e:	2304      	movs	r3, #4
 8006b80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b84:	e0a5      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b86:	2308      	movs	r3, #8
 8006b88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b8c:	e0a1      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b8e:	2310      	movs	r3, #16
 8006b90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b94:	e09d      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a4a      	ldr	r2, [pc, #296]	@ (8006cc4 <UART_SetConfig+0x2f0>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d125      	bne.n	8006bec <UART_SetConfig+0x218>
 8006ba0:	4b45      	ldr	r3, [pc, #276]	@ (8006cb8 <UART_SetConfig+0x2e4>)
 8006ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006baa:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bac:	d016      	beq.n	8006bdc <UART_SetConfig+0x208>
 8006bae:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bb0:	d818      	bhi.n	8006be4 <UART_SetConfig+0x210>
 8006bb2:	2b80      	cmp	r3, #128	@ 0x80
 8006bb4:	d00a      	beq.n	8006bcc <UART_SetConfig+0x1f8>
 8006bb6:	2b80      	cmp	r3, #128	@ 0x80
 8006bb8:	d814      	bhi.n	8006be4 <UART_SetConfig+0x210>
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d002      	beq.n	8006bc4 <UART_SetConfig+0x1f0>
 8006bbe:	2b40      	cmp	r3, #64	@ 0x40
 8006bc0:	d008      	beq.n	8006bd4 <UART_SetConfig+0x200>
 8006bc2:	e00f      	b.n	8006be4 <UART_SetConfig+0x210>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bca:	e082      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006bcc:	2302      	movs	r3, #2
 8006bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bd2:	e07e      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006bd4:	2304      	movs	r3, #4
 8006bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bda:	e07a      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006bdc:	2308      	movs	r3, #8
 8006bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006be2:	e076      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006be4:	2310      	movs	r3, #16
 8006be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006bea:	e072      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006bec:	697b      	ldr	r3, [r7, #20]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a35      	ldr	r2, [pc, #212]	@ (8006cc8 <UART_SetConfig+0x2f4>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d12a      	bne.n	8006c4c <UART_SetConfig+0x278>
 8006bf6:	4b30      	ldr	r3, [pc, #192]	@ (8006cb8 <UART_SetConfig+0x2e4>)
 8006bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c04:	d01a      	beq.n	8006c3c <UART_SetConfig+0x268>
 8006c06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c0a:	d81b      	bhi.n	8006c44 <UART_SetConfig+0x270>
 8006c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c10:	d00c      	beq.n	8006c2c <UART_SetConfig+0x258>
 8006c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c16:	d815      	bhi.n	8006c44 <UART_SetConfig+0x270>
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d003      	beq.n	8006c24 <UART_SetConfig+0x250>
 8006c1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c20:	d008      	beq.n	8006c34 <UART_SetConfig+0x260>
 8006c22:	e00f      	b.n	8006c44 <UART_SetConfig+0x270>
 8006c24:	2300      	movs	r3, #0
 8006c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c2a:	e052      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c2c:	2302      	movs	r3, #2
 8006c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c32:	e04e      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c34:	2304      	movs	r3, #4
 8006c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c3a:	e04a      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c3c:	2308      	movs	r3, #8
 8006c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c42:	e046      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c44:	2310      	movs	r3, #16
 8006c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c4a:	e042      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a17      	ldr	r2, [pc, #92]	@ (8006cb0 <UART_SetConfig+0x2dc>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d13a      	bne.n	8006ccc <UART_SetConfig+0x2f8>
 8006c56:	4b18      	ldr	r3, [pc, #96]	@ (8006cb8 <UART_SetConfig+0x2e4>)
 8006c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006c60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c64:	d01a      	beq.n	8006c9c <UART_SetConfig+0x2c8>
 8006c66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c6a:	d81b      	bhi.n	8006ca4 <UART_SetConfig+0x2d0>
 8006c6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c70:	d00c      	beq.n	8006c8c <UART_SetConfig+0x2b8>
 8006c72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c76:	d815      	bhi.n	8006ca4 <UART_SetConfig+0x2d0>
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d003      	beq.n	8006c84 <UART_SetConfig+0x2b0>
 8006c7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c80:	d008      	beq.n	8006c94 <UART_SetConfig+0x2c0>
 8006c82:	e00f      	b.n	8006ca4 <UART_SetConfig+0x2d0>
 8006c84:	2300      	movs	r3, #0
 8006c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c8a:	e022      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c8c:	2302      	movs	r3, #2
 8006c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c92:	e01e      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c94:	2304      	movs	r3, #4
 8006c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c9a:	e01a      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006c9c:	2308      	movs	r3, #8
 8006c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ca2:	e016      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006ca4:	2310      	movs	r3, #16
 8006ca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006caa:	e012      	b.n	8006cd2 <UART_SetConfig+0x2fe>
 8006cac:	cfff69f3 	.word	0xcfff69f3
 8006cb0:	40008000 	.word	0x40008000
 8006cb4:	40013800 	.word	0x40013800
 8006cb8:	40021000 	.word	0x40021000
 8006cbc:	40004400 	.word	0x40004400
 8006cc0:	40004800 	.word	0x40004800
 8006cc4:	40004c00 	.word	0x40004c00
 8006cc8:	40005000 	.word	0x40005000
 8006ccc:	2310      	movs	r3, #16
 8006cce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4aae      	ldr	r2, [pc, #696]	@ (8006f90 <UART_SetConfig+0x5bc>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	f040 8097 	bne.w	8006e0c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006cde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ce2:	2b08      	cmp	r3, #8
 8006ce4:	d823      	bhi.n	8006d2e <UART_SetConfig+0x35a>
 8006ce6:	a201      	add	r2, pc, #4	@ (adr r2, 8006cec <UART_SetConfig+0x318>)
 8006ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cec:	08006d11 	.word	0x08006d11
 8006cf0:	08006d2f 	.word	0x08006d2f
 8006cf4:	08006d19 	.word	0x08006d19
 8006cf8:	08006d2f 	.word	0x08006d2f
 8006cfc:	08006d1f 	.word	0x08006d1f
 8006d00:	08006d2f 	.word	0x08006d2f
 8006d04:	08006d2f 	.word	0x08006d2f
 8006d08:	08006d2f 	.word	0x08006d2f
 8006d0c:	08006d27 	.word	0x08006d27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d10:	f7fd ff44 	bl	8004b9c <HAL_RCC_GetPCLK1Freq>
 8006d14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d16:	e010      	b.n	8006d3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d18:	4b9e      	ldr	r3, [pc, #632]	@ (8006f94 <UART_SetConfig+0x5c0>)
 8006d1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d1c:	e00d      	b.n	8006d3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d1e:	f7fd fea5 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8006d22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d24:	e009      	b.n	8006d3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d2c:	e005      	b.n	8006d3a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006d38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 8130 	beq.w	8006fa2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d42:	697b      	ldr	r3, [r7, #20]
 8006d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d46:	4a94      	ldr	r2, [pc, #592]	@ (8006f98 <UART_SetConfig+0x5c4>)
 8006d48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d50:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d54:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d56:	697b      	ldr	r3, [r7, #20]
 8006d58:	685a      	ldr	r2, [r3, #4]
 8006d5a:	4613      	mov	r3, r2
 8006d5c:	005b      	lsls	r3, r3, #1
 8006d5e:	4413      	add	r3, r2
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d305      	bcc.n	8006d72 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d6c:	69ba      	ldr	r2, [r7, #24]
 8006d6e:	429a      	cmp	r2, r3
 8006d70:	d903      	bls.n	8006d7a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006d78:	e113      	b.n	8006fa2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	60bb      	str	r3, [r7, #8]
 8006d80:	60fa      	str	r2, [r7, #12]
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d86:	4a84      	ldr	r2, [pc, #528]	@ (8006f98 <UART_SetConfig+0x5c4>)
 8006d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	2200      	movs	r2, #0
 8006d90:	603b      	str	r3, [r7, #0]
 8006d92:	607a      	str	r2, [r7, #4]
 8006d94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006d9c:	f7f9 fe9e 	bl	8000adc <__aeabi_uldivmod>
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	4610      	mov	r0, r2
 8006da6:	4619      	mov	r1, r3
 8006da8:	f04f 0200 	mov.w	r2, #0
 8006dac:	f04f 0300 	mov.w	r3, #0
 8006db0:	020b      	lsls	r3, r1, #8
 8006db2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006db6:	0202      	lsls	r2, r0, #8
 8006db8:	6979      	ldr	r1, [r7, #20]
 8006dba:	6849      	ldr	r1, [r1, #4]
 8006dbc:	0849      	lsrs	r1, r1, #1
 8006dbe:	2000      	movs	r0, #0
 8006dc0:	460c      	mov	r4, r1
 8006dc2:	4605      	mov	r5, r0
 8006dc4:	eb12 0804 	adds.w	r8, r2, r4
 8006dc8:	eb43 0905 	adc.w	r9, r3, r5
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	469a      	mov	sl, r3
 8006dd4:	4693      	mov	fp, r2
 8006dd6:	4652      	mov	r2, sl
 8006dd8:	465b      	mov	r3, fp
 8006dda:	4640      	mov	r0, r8
 8006ddc:	4649      	mov	r1, r9
 8006dde:	f7f9 fe7d 	bl	8000adc <__aeabi_uldivmod>
 8006de2:	4602      	mov	r2, r0
 8006de4:	460b      	mov	r3, r1
 8006de6:	4613      	mov	r3, r2
 8006de8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006dea:	6a3b      	ldr	r3, [r7, #32]
 8006dec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006df0:	d308      	bcc.n	8006e04 <UART_SetConfig+0x430>
 8006df2:	6a3b      	ldr	r3, [r7, #32]
 8006df4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006df8:	d204      	bcs.n	8006e04 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6a3a      	ldr	r2, [r7, #32]
 8006e00:	60da      	str	r2, [r3, #12]
 8006e02:	e0ce      	b.n	8006fa2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006e0a:	e0ca      	b.n	8006fa2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	69db      	ldr	r3, [r3, #28]
 8006e10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e14:	d166      	bne.n	8006ee4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006e16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006e1a:	2b08      	cmp	r3, #8
 8006e1c:	d827      	bhi.n	8006e6e <UART_SetConfig+0x49a>
 8006e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e24 <UART_SetConfig+0x450>)
 8006e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e24:	08006e49 	.word	0x08006e49
 8006e28:	08006e51 	.word	0x08006e51
 8006e2c:	08006e59 	.word	0x08006e59
 8006e30:	08006e6f 	.word	0x08006e6f
 8006e34:	08006e5f 	.word	0x08006e5f
 8006e38:	08006e6f 	.word	0x08006e6f
 8006e3c:	08006e6f 	.word	0x08006e6f
 8006e40:	08006e6f 	.word	0x08006e6f
 8006e44:	08006e67 	.word	0x08006e67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e48:	f7fd fea8 	bl	8004b9c <HAL_RCC_GetPCLK1Freq>
 8006e4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e4e:	e014      	b.n	8006e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e50:	f7fd feba 	bl	8004bc8 <HAL_RCC_GetPCLK2Freq>
 8006e54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e56:	e010      	b.n	8006e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e58:	4b4e      	ldr	r3, [pc, #312]	@ (8006f94 <UART_SetConfig+0x5c0>)
 8006e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e5c:	e00d      	b.n	8006e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e5e:	f7fd fe05 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8006e62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006e64:	e009      	b.n	8006e7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006e6c:	e005      	b.n	8006e7a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006e78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	f000 8090 	beq.w	8006fa2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e86:	4a44      	ldr	r2, [pc, #272]	@ (8006f98 <UART_SetConfig+0x5c4>)
 8006e88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e8c:	461a      	mov	r2, r3
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e94:	005a      	lsls	r2, r3, #1
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	685b      	ldr	r3, [r3, #4]
 8006e9a:	085b      	lsrs	r3, r3, #1
 8006e9c:	441a      	add	r2, r3
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ea6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ea8:	6a3b      	ldr	r3, [r7, #32]
 8006eaa:	2b0f      	cmp	r3, #15
 8006eac:	d916      	bls.n	8006edc <UART_SetConfig+0x508>
 8006eae:	6a3b      	ldr	r3, [r7, #32]
 8006eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eb4:	d212      	bcs.n	8006edc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006eb6:	6a3b      	ldr	r3, [r7, #32]
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	f023 030f 	bic.w	r3, r3, #15
 8006ebe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ec0:	6a3b      	ldr	r3, [r7, #32]
 8006ec2:	085b      	lsrs	r3, r3, #1
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	f003 0307 	and.w	r3, r3, #7
 8006eca:	b29a      	uxth	r2, r3
 8006ecc:	8bfb      	ldrh	r3, [r7, #30]
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	8bfa      	ldrh	r2, [r7, #30]
 8006ed8:	60da      	str	r2, [r3, #12]
 8006eda:	e062      	b.n	8006fa2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006ee2:	e05e      	b.n	8006fa2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006ee4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ee8:	2b08      	cmp	r3, #8
 8006eea:	d828      	bhi.n	8006f3e <UART_SetConfig+0x56a>
 8006eec:	a201      	add	r2, pc, #4	@ (adr r2, 8006ef4 <UART_SetConfig+0x520>)
 8006eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ef2:	bf00      	nop
 8006ef4:	08006f19 	.word	0x08006f19
 8006ef8:	08006f21 	.word	0x08006f21
 8006efc:	08006f29 	.word	0x08006f29
 8006f00:	08006f3f 	.word	0x08006f3f
 8006f04:	08006f2f 	.word	0x08006f2f
 8006f08:	08006f3f 	.word	0x08006f3f
 8006f0c:	08006f3f 	.word	0x08006f3f
 8006f10:	08006f3f 	.word	0x08006f3f
 8006f14:	08006f37 	.word	0x08006f37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f18:	f7fd fe40 	bl	8004b9c <HAL_RCC_GetPCLK1Freq>
 8006f1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f1e:	e014      	b.n	8006f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f20:	f7fd fe52 	bl	8004bc8 <HAL_RCC_GetPCLK2Freq>
 8006f24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f26:	e010      	b.n	8006f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f28:	4b1a      	ldr	r3, [pc, #104]	@ (8006f94 <UART_SetConfig+0x5c0>)
 8006f2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f2c:	e00d      	b.n	8006f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f2e:	f7fd fd9d 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8006f32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006f34:	e009      	b.n	8006f4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006f3c:	e005      	b.n	8006f4a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f48:	bf00      	nop
    }

    if (pclk != 0U)
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d028      	beq.n	8006fa2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f54:	4a10      	ldr	r2, [pc, #64]	@ (8006f98 <UART_SetConfig+0x5c4>)
 8006f56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f5a:	461a      	mov	r2, r3
 8006f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	085b      	lsrs	r3, r3, #1
 8006f68:	441a      	add	r2, r3
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f72:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f74:	6a3b      	ldr	r3, [r7, #32]
 8006f76:	2b0f      	cmp	r3, #15
 8006f78:	d910      	bls.n	8006f9c <UART_SetConfig+0x5c8>
 8006f7a:	6a3b      	ldr	r3, [r7, #32]
 8006f7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f80:	d20c      	bcs.n	8006f9c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006f82:	6a3b      	ldr	r3, [r7, #32]
 8006f84:	b29a      	uxth	r2, r3
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	60da      	str	r2, [r3, #12]
 8006f8c:	e009      	b.n	8006fa2 <UART_SetConfig+0x5ce>
 8006f8e:	bf00      	nop
 8006f90:	40008000 	.word	0x40008000
 8006f94:	00f42400 	.word	0x00f42400
 8006f98:	08009638 	.word	0x08009638
      }
      else
      {
        ret = HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	2201      	movs	r2, #1
 8006fa6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006faa:	697b      	ldr	r3, [r7, #20]
 8006fac:	2201      	movs	r2, #1
 8006fae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006fbe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3730      	adds	r7, #48	@ 0x30
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006fcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd8:	f003 0308 	and.w	r3, r3, #8
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d00a      	beq.n	8006ff6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffa:	f003 0301 	and.w	r3, r3, #1
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00a      	beq.n	8007018 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	430a      	orrs	r2, r1
 8007016:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800701c:	f003 0302 	and.w	r3, r3, #2
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00a      	beq.n	800703a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	430a      	orrs	r2, r1
 8007038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800703e:	f003 0304 	and.w	r3, r3, #4
 8007042:	2b00      	cmp	r3, #0
 8007044:	d00a      	beq.n	800705c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	430a      	orrs	r2, r1
 800705a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007060:	f003 0310 	and.w	r3, r3, #16
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00a      	beq.n	800707e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	689b      	ldr	r3, [r3, #8]
 800706e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	430a      	orrs	r2, r1
 800707c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007082:	f003 0320 	and.w	r3, r3, #32
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00a      	beq.n	80070a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	430a      	orrs	r2, r1
 800709e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d01a      	beq.n	80070e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	430a      	orrs	r2, r1
 80070c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070ca:	d10a      	bne.n	80070e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	430a      	orrs	r2, r1
 80070e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d00a      	beq.n	8007104 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	430a      	orrs	r2, r1
 8007102:	605a      	str	r2, [r3, #4]
  }
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b098      	sub	sp, #96	@ 0x60
 8007114:	af02      	add	r7, sp, #8
 8007116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007120:	f7fa ff82 	bl	8002028 <HAL_GetTick>
 8007124:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 0308 	and.w	r3, r3, #8
 8007130:	2b08      	cmp	r3, #8
 8007132:	d12f      	bne.n	8007194 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007134:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007138:	9300      	str	r3, [sp, #0]
 800713a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800713c:	2200      	movs	r2, #0
 800713e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 f88e 	bl	8007264 <UART_WaitOnFlagUntilTimeout>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d022      	beq.n	8007194 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007156:	e853 3f00 	ldrex	r3, [r3]
 800715a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800715c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800715e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007162:	653b      	str	r3, [r7, #80]	@ 0x50
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	461a      	mov	r2, r3
 800716a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800716c:	647b      	str	r3, [r7, #68]	@ 0x44
 800716e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007170:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007172:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007174:	e841 2300 	strex	r3, r2, [r1]
 8007178:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800717a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800717c:	2b00      	cmp	r3, #0
 800717e:	d1e6      	bne.n	800714e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2220      	movs	r2, #32
 8007184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e063      	b.n	800725c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f003 0304 	and.w	r3, r3, #4
 800719e:	2b04      	cmp	r3, #4
 80071a0:	d149      	bne.n	8007236 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071a6:	9300      	str	r3, [sp, #0]
 80071a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071aa:	2200      	movs	r2, #0
 80071ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 f857 	bl	8007264 <UART_WaitOnFlagUntilTimeout>
 80071b6:	4603      	mov	r3, r0
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d03c      	beq.n	8007236 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c4:	e853 3f00 	ldrex	r3, [r3]
 80071c8:	623b      	str	r3, [r7, #32]
   return(result);
 80071ca:	6a3b      	ldr	r3, [r7, #32]
 80071cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	461a      	mov	r2, r3
 80071d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071da:	633b      	str	r3, [r7, #48]	@ 0x30
 80071dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071e2:	e841 2300 	strex	r3, r2, [r1]
 80071e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80071e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d1e6      	bne.n	80071bc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	3308      	adds	r3, #8
 80071f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	e853 3f00 	ldrex	r3, [r3]
 80071fc:	60fb      	str	r3, [r7, #12]
   return(result);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f023 0301 	bic.w	r3, r3, #1
 8007204:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	3308      	adds	r3, #8
 800720c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800720e:	61fa      	str	r2, [r7, #28]
 8007210:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007212:	69b9      	ldr	r1, [r7, #24]
 8007214:	69fa      	ldr	r2, [r7, #28]
 8007216:	e841 2300 	strex	r3, r2, [r1]
 800721a:	617b      	str	r3, [r7, #20]
   return(result);
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d1e5      	bne.n	80071ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2220      	movs	r2, #32
 8007226:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007232:	2303      	movs	r3, #3
 8007234:	e012      	b.n	800725c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2220      	movs	r2, #32
 800723a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2220      	movs	r2, #32
 8007242:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2200      	movs	r2, #0
 800724a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3758      	adds	r7, #88	@ 0x58
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b084      	sub	sp, #16
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	603b      	str	r3, [r7, #0]
 8007270:	4613      	mov	r3, r2
 8007272:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007274:	e04f      	b.n	8007316 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800727c:	d04b      	beq.n	8007316 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800727e:	f7fa fed3 	bl	8002028 <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	69ba      	ldr	r2, [r7, #24]
 800728a:	429a      	cmp	r2, r3
 800728c:	d302      	bcc.n	8007294 <UART_WaitOnFlagUntilTimeout+0x30>
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d101      	bne.n	8007298 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007294:	2303      	movs	r3, #3
 8007296:	e04e      	b.n	8007336 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f003 0304 	and.w	r3, r3, #4
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d037      	beq.n	8007316 <UART_WaitOnFlagUntilTimeout+0xb2>
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	2b80      	cmp	r3, #128	@ 0x80
 80072aa:	d034      	beq.n	8007316 <UART_WaitOnFlagUntilTimeout+0xb2>
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	2b40      	cmp	r3, #64	@ 0x40
 80072b0:	d031      	beq.n	8007316 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	69db      	ldr	r3, [r3, #28]
 80072b8:	f003 0308 	and.w	r3, r3, #8
 80072bc:	2b08      	cmp	r3, #8
 80072be:	d110      	bne.n	80072e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2208      	movs	r2, #8
 80072c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072c8:	68f8      	ldr	r0, [r7, #12]
 80072ca:	f000 f838 	bl	800733e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2208      	movs	r2, #8
 80072d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80072de:	2301      	movs	r3, #1
 80072e0:	e029      	b.n	8007336 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	69db      	ldr	r3, [r3, #28]
 80072e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80072f0:	d111      	bne.n	8007316 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80072fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072fc:	68f8      	ldr	r0, [r7, #12]
 80072fe:	f000 f81e 	bl	800733e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2220      	movs	r2, #32
 8007306:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	2200      	movs	r2, #0
 800730e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007312:	2303      	movs	r3, #3
 8007314:	e00f      	b.n	8007336 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	69da      	ldr	r2, [r3, #28]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	4013      	ands	r3, r2
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	429a      	cmp	r2, r3
 8007324:	bf0c      	ite	eq
 8007326:	2301      	moveq	r3, #1
 8007328:	2300      	movne	r3, #0
 800732a:	b2db      	uxtb	r3, r3
 800732c:	461a      	mov	r2, r3
 800732e:	79fb      	ldrb	r3, [r7, #7]
 8007330:	429a      	cmp	r2, r3
 8007332:	d0a0      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800733e:	b480      	push	{r7}
 8007340:	b095      	sub	sp, #84	@ 0x54
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800734e:	e853 3f00 	ldrex	r3, [r3]
 8007352:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007356:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800735a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	461a      	mov	r2, r3
 8007362:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007364:	643b      	str	r3, [r7, #64]	@ 0x40
 8007366:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007368:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800736a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800736c:	e841 2300 	strex	r3, r2, [r1]
 8007370:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007374:	2b00      	cmp	r3, #0
 8007376:	d1e6      	bne.n	8007346 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	3308      	adds	r3, #8
 800737e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007380:	6a3b      	ldr	r3, [r7, #32]
 8007382:	e853 3f00 	ldrex	r3, [r3]
 8007386:	61fb      	str	r3, [r7, #28]
   return(result);
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800738e:	f023 0301 	bic.w	r3, r3, #1
 8007392:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	3308      	adds	r3, #8
 800739a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800739c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800739e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073a4:	e841 2300 	strex	r3, r2, [r1]
 80073a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d1e3      	bne.n	8007378 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d118      	bne.n	80073ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	e853 3f00 	ldrex	r3, [r3]
 80073c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	f023 0310 	bic.w	r3, r3, #16
 80073cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	461a      	mov	r2, r3
 80073d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073d6:	61bb      	str	r3, [r7, #24]
 80073d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073da:	6979      	ldr	r1, [r7, #20]
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	e841 2300 	strex	r3, r2, [r1]
 80073e2:	613b      	str	r3, [r7, #16]
   return(result);
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1e6      	bne.n	80073b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2220      	movs	r2, #32
 80073ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2200      	movs	r2, #0
 80073f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80073fe:	bf00      	nop
 8007400:	3754      	adds	r7, #84	@ 0x54
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b084      	sub	sp, #16
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007416:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	2200      	movs	r2, #0
 8007424:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007428:	68f8      	ldr	r0, [r7, #12]
 800742a:	f7ff fabd 	bl	80069a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800742e:	bf00      	nop
 8007430:	3710      	adds	r7, #16
 8007432:	46bd      	mov	sp, r7
 8007434:	bd80      	pop	{r7, pc}

08007436 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007436:	b580      	push	{r7, lr}
 8007438:	b088      	sub	sp, #32
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	e853 3f00 	ldrex	r3, [r3]
 800744a:	60bb      	str	r3, [r7, #8]
   return(result);
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007452:	61fb      	str	r3, [r7, #28]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	461a      	mov	r2, r3
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	61bb      	str	r3, [r7, #24]
 800745e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007460:	6979      	ldr	r1, [r7, #20]
 8007462:	69ba      	ldr	r2, [r7, #24]
 8007464:	e841 2300 	strex	r3, r2, [r1]
 8007468:	613b      	str	r3, [r7, #16]
   return(result);
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1e6      	bne.n	800743e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2220      	movs	r2, #32
 8007474:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f7ff fa88 	bl	8006994 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007484:	bf00      	nop
 8007486:	3720      	adds	r7, #32
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007494:	bf00      	nop
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr

080074a0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80074bc:	bf00      	nop
 80074be:	370c      	adds	r7, #12
 80074c0:	46bd      	mov	sp, r7
 80074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c6:	4770      	bx	lr

080074c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d101      	bne.n	80074de <HAL_UARTEx_DisableFifoMode+0x16>
 80074da:	2302      	movs	r3, #2
 80074dc:	e027      	b.n	800752e <HAL_UARTEx_DisableFifoMode+0x66>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2224      	movs	r2, #36	@ 0x24
 80074ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f022 0201 	bic.w	r2, r2, #1
 8007504:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800750c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2220      	movs	r2, #32
 8007520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800752c:	2300      	movs	r3, #0
}
 800752e:	4618      	mov	r0, r3
 8007530:	3714      	adds	r7, #20
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b084      	sub	sp, #16
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
 8007542:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800754a:	2b01      	cmp	r3, #1
 800754c:	d101      	bne.n	8007552 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800754e:	2302      	movs	r3, #2
 8007550:	e02d      	b.n	80075ae <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2224      	movs	r2, #36	@ 0x24
 800755e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	681a      	ldr	r2, [r3, #0]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f022 0201 	bic.w	r2, r2, #1
 8007578:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	430a      	orrs	r2, r1
 800758c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f850 	bl	8007634 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68fa      	ldr	r2, [r7, #12]
 800759a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2220      	movs	r2, #32
 80075a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2200      	movs	r2, #0
 80075a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80075b6:	b580      	push	{r7, lr}
 80075b8:	b084      	sub	sp, #16
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	6078      	str	r0, [r7, #4]
 80075be:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d101      	bne.n	80075ce <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80075ca:	2302      	movs	r3, #2
 80075cc:	e02d      	b.n	800762a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2201      	movs	r2, #1
 80075d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2224      	movs	r2, #36	@ 0x24
 80075da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f022 0201 	bic.w	r2, r2, #1
 80075f4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	689b      	ldr	r3, [r3, #8]
 80075fc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	430a      	orrs	r2, r1
 8007608:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f812 	bl	8007634 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	68fa      	ldr	r2, [r7, #12]
 8007616:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2220      	movs	r2, #32
 800761c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}
	...

08007634 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007640:	2b00      	cmp	r3, #0
 8007642:	d108      	bne.n	8007656 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2201      	movs	r2, #1
 8007648:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007654:	e031      	b.n	80076ba <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007656:	2308      	movs	r3, #8
 8007658:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800765a:	2308      	movs	r3, #8
 800765c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	689b      	ldr	r3, [r3, #8]
 8007664:	0e5b      	lsrs	r3, r3, #25
 8007666:	b2db      	uxtb	r3, r3
 8007668:	f003 0307 	and.w	r3, r3, #7
 800766c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	0f5b      	lsrs	r3, r3, #29
 8007676:	b2db      	uxtb	r3, r3
 8007678:	f003 0307 	and.w	r3, r3, #7
 800767c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800767e:	7bbb      	ldrb	r3, [r7, #14]
 8007680:	7b3a      	ldrb	r2, [r7, #12]
 8007682:	4911      	ldr	r1, [pc, #68]	@ (80076c8 <UARTEx_SetNbDataToProcess+0x94>)
 8007684:	5c8a      	ldrb	r2, [r1, r2]
 8007686:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800768a:	7b3a      	ldrb	r2, [r7, #12]
 800768c:	490f      	ldr	r1, [pc, #60]	@ (80076cc <UARTEx_SetNbDataToProcess+0x98>)
 800768e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007690:	fb93 f3f2 	sdiv	r3, r3, r2
 8007694:	b29a      	uxth	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800769c:	7bfb      	ldrb	r3, [r7, #15]
 800769e:	7b7a      	ldrb	r2, [r7, #13]
 80076a0:	4909      	ldr	r1, [pc, #36]	@ (80076c8 <UARTEx_SetNbDataToProcess+0x94>)
 80076a2:	5c8a      	ldrb	r2, [r1, r2]
 80076a4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80076a8:	7b7a      	ldrb	r2, [r7, #13]
 80076aa:	4908      	ldr	r1, [pc, #32]	@ (80076cc <UARTEx_SetNbDataToProcess+0x98>)
 80076ac:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80076ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80076b2:	b29a      	uxth	r2, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80076ba:	bf00      	nop
 80076bc:	3714      	adds	r7, #20
 80076be:	46bd      	mov	sp, r7
 80076c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c4:	4770      	bx	lr
 80076c6:	bf00      	nop
 80076c8:	08009650 	.word	0x08009650
 80076cc:	08009658 	.word	0x08009658

080076d0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b085      	sub	sp, #20
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	4603      	mov	r3, r0
 80076d8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80076da:	2300      	movs	r3, #0
 80076dc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80076de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80076e2:	2b84      	cmp	r3, #132	@ 0x84
 80076e4:	d005      	beq.n	80076f2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80076e6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	4413      	add	r3, r2
 80076ee:	3303      	adds	r3, #3
 80076f0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80076f2:	68fb      	ldr	r3, [r7, #12]
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3714      	adds	r7, #20
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007704:	f000 fae4 	bl	8007cd0 <vTaskStartScheduler>
  
  return osOK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	bd80      	pop	{r7, pc}

0800770e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800770e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007710:	b089      	sub	sp, #36	@ 0x24
 8007712:	af04      	add	r7, sp, #16
 8007714:	6078      	str	r0, [r7, #4]
 8007716:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	695b      	ldr	r3, [r3, #20]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d020      	beq.n	8007762 <osThreadCreate+0x54>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	699b      	ldr	r3, [r3, #24]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d01c      	beq.n	8007762 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	685c      	ldr	r4, [r3, #4]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	691e      	ldr	r6, [r3, #16]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800773a:	4618      	mov	r0, r3
 800773c:	f7ff ffc8 	bl	80076d0 <makeFreeRtosPriority>
 8007740:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	695b      	ldr	r3, [r3, #20]
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800774a:	9202      	str	r2, [sp, #8]
 800774c:	9301      	str	r3, [sp, #4]
 800774e:	9100      	str	r1, [sp, #0]
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	4632      	mov	r2, r6
 8007754:	4629      	mov	r1, r5
 8007756:	4620      	mov	r0, r4
 8007758:	f000 f8ed 	bl	8007936 <xTaskCreateStatic>
 800775c:	4603      	mov	r3, r0
 800775e:	60fb      	str	r3, [r7, #12]
 8007760:	e01c      	b.n	800779c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	685c      	ldr	r4, [r3, #4]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800776e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007776:	4618      	mov	r0, r3
 8007778:	f7ff ffaa 	bl	80076d0 <makeFreeRtosPriority>
 800777c:	4602      	mov	r2, r0
 800777e:	f107 030c 	add.w	r3, r7, #12
 8007782:	9301      	str	r3, [sp, #4]
 8007784:	9200      	str	r2, [sp, #0]
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	4632      	mov	r2, r6
 800778a:	4629      	mov	r1, r5
 800778c:	4620      	mov	r0, r4
 800778e:	f000 f932 	bl	80079f6 <xTaskCreate>
 8007792:	4603      	mov	r3, r0
 8007794:	2b01      	cmp	r3, #1
 8007796:	d001      	beq.n	800779c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007798:	2300      	movs	r3, #0
 800779a:	e000      	b.n	800779e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800779c:	68fb      	ldr	r3, [r7, #12]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080077a6 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b084      	sub	sp, #16
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d001      	beq.n	80077bc <osDelay+0x16>
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	e000      	b.n	80077be <osDelay+0x18>
 80077bc:	2301      	movs	r3, #1
 80077be:	4618      	mov	r0, r3
 80077c0:	f000 fa50 	bl	8007c64 <vTaskDelay>
  
  return osOK;
 80077c4:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3710      	adds	r7, #16
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}

080077ce <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80077ce:	b480      	push	{r7}
 80077d0:	b083      	sub	sp, #12
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f103 0208 	add.w	r2, r3, #8
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80077e6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f103 0208 	add.w	r2, r3, #8
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	f103 0208 	add.w	r2, r3, #8
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2200      	movs	r2, #0
 8007800:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007802:	bf00      	nop
 8007804:	370c      	adds	r7, #12
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr

0800780e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800780e:	b480      	push	{r7}
 8007810:	b083      	sub	sp, #12
 8007812:	af00      	add	r7, sp, #0
 8007814:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800781c:	bf00      	nop
 800781e:	370c      	adds	r7, #12
 8007820:	46bd      	mov	sp, r7
 8007822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007826:	4770      	bx	lr

08007828 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	689a      	ldr	r2, [r3, #8]
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	683a      	ldr	r2, [r7, #0]
 800784c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	683a      	ldr	r2, [r7, #0]
 8007852:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	687a      	ldr	r2, [r7, #4]
 8007858:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	1c5a      	adds	r2, r3, #1
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	601a      	str	r2, [r3, #0]
}
 8007864:	bf00      	nop
 8007866:	3714      	adds	r7, #20
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800787a:	683b      	ldr	r3, [r7, #0]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007880:	68bb      	ldr	r3, [r7, #8]
 8007882:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007886:	d103      	bne.n	8007890 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691b      	ldr	r3, [r3, #16]
 800788c:	60fb      	str	r3, [r7, #12]
 800788e:	e00c      	b.n	80078aa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	3308      	adds	r3, #8
 8007894:	60fb      	str	r3, [r7, #12]
 8007896:	e002      	b.n	800789e <vListInsert+0x2e>
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	60fb      	str	r3, [r7, #12]
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d2f6      	bcs.n	8007898 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	685a      	ldr	r2, [r3, #4]
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	68fa      	ldr	r2, [r7, #12]
 80078be:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	683a      	ldr	r2, [r7, #0]
 80078c4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	687a      	ldr	r2, [r7, #4]
 80078ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	1c5a      	adds	r2, r3, #1
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	601a      	str	r2, [r3, #0]
}
 80078d6:	bf00      	nop
 80078d8:	3714      	adds	r7, #20
 80078da:	46bd      	mov	sp, r7
 80078dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e0:	4770      	bx	lr

080078e2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80078e2:	b480      	push	{r7}
 80078e4:	b085      	sub	sp, #20
 80078e6:	af00      	add	r7, sp, #0
 80078e8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	6892      	ldr	r2, [r2, #8]
 80078f8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	689b      	ldr	r3, [r3, #8]
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	6852      	ldr	r2, [r2, #4]
 8007902:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	687a      	ldr	r2, [r7, #4]
 800790a:	429a      	cmp	r2, r3
 800790c:	d103      	bne.n	8007916 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	689a      	ldr	r2, [r3, #8]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	1e5a      	subs	r2, r3, #1
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
}
 800792a:	4618      	mov	r0, r3
 800792c:	3714      	adds	r7, #20
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr

08007936 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007936:	b580      	push	{r7, lr}
 8007938:	b08e      	sub	sp, #56	@ 0x38
 800793a:	af04      	add	r7, sp, #16
 800793c:	60f8      	str	r0, [r7, #12]
 800793e:	60b9      	str	r1, [r7, #8]
 8007940:	607a      	str	r2, [r7, #4]
 8007942:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007946:	2b00      	cmp	r3, #0
 8007948:	d10b      	bne.n	8007962 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800794a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794e:	f383 8811 	msr	BASEPRI, r3
 8007952:	f3bf 8f6f 	isb	sy
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800795c:	bf00      	nop
 800795e:	bf00      	nop
 8007960:	e7fd      	b.n	800795e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10b      	bne.n	8007980 <xTaskCreateStatic+0x4a>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	61fb      	str	r3, [r7, #28]
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007980:	2354      	movs	r3, #84	@ 0x54
 8007982:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	2b54      	cmp	r3, #84	@ 0x54
 8007988:	d00b      	beq.n	80079a2 <xTaskCreateStatic+0x6c>
	__asm volatile
 800798a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798e:	f383 8811 	msr	BASEPRI, r3
 8007992:	f3bf 8f6f 	isb	sy
 8007996:	f3bf 8f4f 	dsb	sy
 800799a:	61bb      	str	r3, [r7, #24]
}
 800799c:	bf00      	nop
 800799e:	bf00      	nop
 80079a0:	e7fd      	b.n	800799e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80079a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80079a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d01e      	beq.n	80079e8 <xTaskCreateStatic+0xb2>
 80079aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d01b      	beq.n	80079e8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b2:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80079b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079b8:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80079ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079bc:	2202      	movs	r2, #2
 80079be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079c2:	2300      	movs	r3, #0
 80079c4:	9303      	str	r3, [sp, #12]
 80079c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c8:	9302      	str	r3, [sp, #8]
 80079ca:	f107 0314 	add.w	r3, r7, #20
 80079ce:	9301      	str	r3, [sp, #4]
 80079d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d2:	9300      	str	r3, [sp, #0]
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	687a      	ldr	r2, [r7, #4]
 80079d8:	68b9      	ldr	r1, [r7, #8]
 80079da:	68f8      	ldr	r0, [r7, #12]
 80079dc:	f000 f850 	bl	8007a80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079e0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079e2:	f000 f8d5 	bl	8007b90 <prvAddNewTaskToReadyList>
 80079e6:	e001      	b.n	80079ec <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80079e8:	2300      	movs	r3, #0
 80079ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079ec:	697b      	ldr	r3, [r7, #20]
	}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3728      	adds	r7, #40	@ 0x28
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b08c      	sub	sp, #48	@ 0x30
 80079fa:	af04      	add	r7, sp, #16
 80079fc:	60f8      	str	r0, [r7, #12]
 80079fe:	60b9      	str	r1, [r7, #8]
 8007a00:	603b      	str	r3, [r7, #0]
 8007a02:	4613      	mov	r3, r2
 8007a04:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a06:	88fb      	ldrh	r3, [r7, #6]
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f000 fed4 	bl	80087b8 <pvPortMalloc>
 8007a10:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00e      	beq.n	8007a36 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007a18:	2054      	movs	r0, #84	@ 0x54
 8007a1a:	f000 fecd 	bl	80087b8 <pvPortMalloc>
 8007a1e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007a20:	69fb      	ldr	r3, [r7, #28]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d003      	beq.n	8007a2e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	697a      	ldr	r2, [r7, #20]
 8007a2a:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a2c:	e005      	b.n	8007a3a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a2e:	6978      	ldr	r0, [r7, #20]
 8007a30:	f000 ff90 	bl	8008954 <vPortFree>
 8007a34:	e001      	b.n	8007a3a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a36:	2300      	movs	r3, #0
 8007a38:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a3a:	69fb      	ldr	r3, [r7, #28]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d017      	beq.n	8007a70 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	2200      	movs	r2, #0
 8007a44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a48:	88fa      	ldrh	r2, [r7, #6]
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	9303      	str	r3, [sp, #12]
 8007a4e:	69fb      	ldr	r3, [r7, #28]
 8007a50:	9302      	str	r3, [sp, #8]
 8007a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a54:	9301      	str	r3, [sp, #4]
 8007a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a58:	9300      	str	r3, [sp, #0]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	68b9      	ldr	r1, [r7, #8]
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f000 f80e 	bl	8007a80 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a64:	69f8      	ldr	r0, [r7, #28]
 8007a66:	f000 f893 	bl	8007b90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a6a:	2301      	movs	r3, #1
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	e002      	b.n	8007a76 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a74:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a76:	69bb      	ldr	r3, [r7, #24]
	}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3720      	adds	r7, #32
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b088      	sub	sp, #32
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	60f8      	str	r0, [r7, #12]
 8007a88:	60b9      	str	r1, [r7, #8]
 8007a8a:	607a      	str	r2, [r7, #4]
 8007a8c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007a98:	3b01      	subs	r3, #1
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	4413      	add	r3, r2
 8007a9e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	f023 0307 	bic.w	r3, r3, #7
 8007aa6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	f003 0307 	and.w	r3, r3, #7
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00b      	beq.n	8007aca <prvInitialiseNewTask+0x4a>
	__asm volatile
 8007ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ab6:	f383 8811 	msr	BASEPRI, r3
 8007aba:	f3bf 8f6f 	isb	sy
 8007abe:	f3bf 8f4f 	dsb	sy
 8007ac2:	617b      	str	r3, [r7, #20]
}
 8007ac4:	bf00      	nop
 8007ac6:	bf00      	nop
 8007ac8:	e7fd      	b.n	8007ac6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d01f      	beq.n	8007b10 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	61fb      	str	r3, [r7, #28]
 8007ad4:	e012      	b.n	8007afc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ad6:	68ba      	ldr	r2, [r7, #8]
 8007ad8:	69fb      	ldr	r3, [r7, #28]
 8007ada:	4413      	add	r3, r2
 8007adc:	7819      	ldrb	r1, [r3, #0]
 8007ade:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ae0:	69fb      	ldr	r3, [r7, #28]
 8007ae2:	4413      	add	r3, r2
 8007ae4:	3334      	adds	r3, #52	@ 0x34
 8007ae6:	460a      	mov	r2, r1
 8007ae8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007aea:	68ba      	ldr	r2, [r7, #8]
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	4413      	add	r3, r2
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d006      	beq.n	8007b04 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007af6:	69fb      	ldr	r3, [r7, #28]
 8007af8:	3301      	adds	r3, #1
 8007afa:	61fb      	str	r3, [r7, #28]
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	2b0f      	cmp	r3, #15
 8007b00:	d9e9      	bls.n	8007ad6 <prvInitialiseNewTask+0x56>
 8007b02:	e000      	b.n	8007b06 <prvInitialiseNewTask+0x86>
			{
				break;
 8007b04:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b0e:	e003      	b.n	8007b18 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b1a:	2b06      	cmp	r3, #6
 8007b1c:	d901      	bls.n	8007b22 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b1e:	2306      	movs	r3, #6
 8007b20:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b26:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b2c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b30:	2200      	movs	r2, #0
 8007b32:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b36:	3304      	adds	r3, #4
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7ff fe68 	bl	800780e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b40:	3318      	adds	r3, #24
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7ff fe63 	bl	800780e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b4c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b50:	f1c3 0207 	rsb	r2, r3, #7
 8007b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b56:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b5c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b60:	2200      	movs	r2, #0
 8007b62:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b66:	2200      	movs	r2, #0
 8007b68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b6c:	683a      	ldr	r2, [r7, #0]
 8007b6e:	68f9      	ldr	r1, [r7, #12]
 8007b70:	69b8      	ldr	r0, [r7, #24]
 8007b72:	f000 fc0d 	bl	8008390 <pxPortInitialiseStack>
 8007b76:	4602      	mov	r2, r0
 8007b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d002      	beq.n	8007b88 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b88:	bf00      	nop
 8007b8a:	3720      	adds	r7, #32
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007b98:	f000 fd2e 	bl	80085f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8007c48 <prvAddNewTaskToReadyList+0xb8>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	3301      	adds	r3, #1
 8007ba2:	4a29      	ldr	r2, [pc, #164]	@ (8007c48 <prvAddNewTaskToReadyList+0xb8>)
 8007ba4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007ba6:	4b29      	ldr	r3, [pc, #164]	@ (8007c4c <prvAddNewTaskToReadyList+0xbc>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d109      	bne.n	8007bc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007bae:	4a27      	ldr	r2, [pc, #156]	@ (8007c4c <prvAddNewTaskToReadyList+0xbc>)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007bb4:	4b24      	ldr	r3, [pc, #144]	@ (8007c48 <prvAddNewTaskToReadyList+0xb8>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d110      	bne.n	8007bde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007bbc:	f000 fac4 	bl	8008148 <prvInitialiseTaskLists>
 8007bc0:	e00d      	b.n	8007bde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007bc2:	4b23      	ldr	r3, [pc, #140]	@ (8007c50 <prvAddNewTaskToReadyList+0xc0>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d109      	bne.n	8007bde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bca:	4b20      	ldr	r3, [pc, #128]	@ (8007c4c <prvAddNewTaskToReadyList+0xbc>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	d802      	bhi.n	8007bde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bd8:	4a1c      	ldr	r2, [pc, #112]	@ (8007c4c <prvAddNewTaskToReadyList+0xbc>)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bde:	4b1d      	ldr	r3, [pc, #116]	@ (8007c54 <prvAddNewTaskToReadyList+0xc4>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	3301      	adds	r3, #1
 8007be4:	4a1b      	ldr	r2, [pc, #108]	@ (8007c54 <prvAddNewTaskToReadyList+0xc4>)
 8007be6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bec:	2201      	movs	r2, #1
 8007bee:	409a      	lsls	r2, r3
 8007bf0:	4b19      	ldr	r3, [pc, #100]	@ (8007c58 <prvAddNewTaskToReadyList+0xc8>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	4a18      	ldr	r2, [pc, #96]	@ (8007c58 <prvAddNewTaskToReadyList+0xc8>)
 8007bf8:	6013      	str	r3, [r2, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bfe:	4613      	mov	r3, r2
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4413      	add	r3, r2
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4a15      	ldr	r2, [pc, #84]	@ (8007c5c <prvAddNewTaskToReadyList+0xcc>)
 8007c08:	441a      	add	r2, r3
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	4619      	mov	r1, r3
 8007c10:	4610      	mov	r0, r2
 8007c12:	f7ff fe09 	bl	8007828 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c16:	f000 fd21 	bl	800865c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c50 <prvAddNewTaskToReadyList+0xc0>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00e      	beq.n	8007c40 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c22:	4b0a      	ldr	r3, [pc, #40]	@ (8007c4c <prvAddNewTaskToReadyList+0xbc>)
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2c:	429a      	cmp	r2, r3
 8007c2e:	d207      	bcs.n	8007c40 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c30:	4b0b      	ldr	r3, [pc, #44]	@ (8007c60 <prvAddNewTaskToReadyList+0xd0>)
 8007c32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c36:	601a      	str	r2, [r3, #0]
 8007c38:	f3bf 8f4f 	dsb	sy
 8007c3c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c40:	bf00      	nop
 8007c42:	3708      	adds	r7, #8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	200006c8 	.word	0x200006c8
 8007c4c:	200005c8 	.word	0x200005c8
 8007c50:	200006d4 	.word	0x200006d4
 8007c54:	200006e4 	.word	0x200006e4
 8007c58:	200006d0 	.word	0x200006d0
 8007c5c:	200005cc 	.word	0x200005cc
 8007c60:	e000ed04 	.word	0xe000ed04

08007c64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b084      	sub	sp, #16
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d018      	beq.n	8007ca8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007c76:	4b14      	ldr	r3, [pc, #80]	@ (8007cc8 <vTaskDelay+0x64>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00b      	beq.n	8007c96 <vTaskDelay+0x32>
	__asm volatile
 8007c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	60bb      	str	r3, [r7, #8]
}
 8007c90:	bf00      	nop
 8007c92:	bf00      	nop
 8007c94:	e7fd      	b.n	8007c92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007c96:	f000 f87d 	bl	8007d94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f000 fb11 	bl	80082c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007ca2:	f000 f885 	bl	8007db0 <xTaskResumeAll>
 8007ca6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d107      	bne.n	8007cbe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007cae:	4b07      	ldr	r3, [pc, #28]	@ (8007ccc <vTaskDelay+0x68>)
 8007cb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cb4:	601a      	str	r2, [r3, #0]
 8007cb6:	f3bf 8f4f 	dsb	sy
 8007cba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007cbe:	bf00      	nop
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	200006f0 	.word	0x200006f0
 8007ccc:	e000ed04 	.word	0xe000ed04

08007cd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b08a      	sub	sp, #40	@ 0x28
 8007cd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007cde:	463a      	mov	r2, r7
 8007ce0:	1d39      	adds	r1, r7, #4
 8007ce2:	f107 0308 	add.w	r3, r7, #8
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f7f9 f870 	bl	8000dcc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007cec:	6839      	ldr	r1, [r7, #0]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	68ba      	ldr	r2, [r7, #8]
 8007cf2:	9202      	str	r2, [sp, #8]
 8007cf4:	9301      	str	r3, [sp, #4]
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	9300      	str	r3, [sp, #0]
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	460a      	mov	r2, r1
 8007cfe:	491f      	ldr	r1, [pc, #124]	@ (8007d7c <vTaskStartScheduler+0xac>)
 8007d00:	481f      	ldr	r0, [pc, #124]	@ (8007d80 <vTaskStartScheduler+0xb0>)
 8007d02:	f7ff fe18 	bl	8007936 <xTaskCreateStatic>
 8007d06:	4603      	mov	r3, r0
 8007d08:	4a1e      	ldr	r2, [pc, #120]	@ (8007d84 <vTaskStartScheduler+0xb4>)
 8007d0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8007d84 <vTaskStartScheduler+0xb4>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d002      	beq.n	8007d1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d14:	2301      	movs	r3, #1
 8007d16:	617b      	str	r3, [r7, #20]
 8007d18:	e001      	b.n	8007d1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d116      	bne.n	8007d52 <vTaskStartScheduler+0x82>
	__asm volatile
 8007d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d28:	f383 8811 	msr	BASEPRI, r3
 8007d2c:	f3bf 8f6f 	isb	sy
 8007d30:	f3bf 8f4f 	dsb	sy
 8007d34:	613b      	str	r3, [r7, #16]
}
 8007d36:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007d38:	4b13      	ldr	r3, [pc, #76]	@ (8007d88 <vTaskStartScheduler+0xb8>)
 8007d3a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007d3e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007d40:	4b12      	ldr	r3, [pc, #72]	@ (8007d8c <vTaskStartScheduler+0xbc>)
 8007d42:	2201      	movs	r2, #1
 8007d44:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007d46:	4b12      	ldr	r3, [pc, #72]	@ (8007d90 <vTaskStartScheduler+0xc0>)
 8007d48:	2200      	movs	r2, #0
 8007d4a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007d4c:	f000 fbb0 	bl	80084b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007d50:	e00f      	b.n	8007d72 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d58:	d10b      	bne.n	8007d72 <vTaskStartScheduler+0xa2>
	__asm volatile
 8007d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5e:	f383 8811 	msr	BASEPRI, r3
 8007d62:	f3bf 8f6f 	isb	sy
 8007d66:	f3bf 8f4f 	dsb	sy
 8007d6a:	60fb      	str	r3, [r7, #12]
}
 8007d6c:	bf00      	nop
 8007d6e:	bf00      	nop
 8007d70:	e7fd      	b.n	8007d6e <vTaskStartScheduler+0x9e>
}
 8007d72:	bf00      	nop
 8007d74:	3718      	adds	r7, #24
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	080095e8 	.word	0x080095e8
 8007d80:	08008119 	.word	0x08008119
 8007d84:	200006ec 	.word	0x200006ec
 8007d88:	200006e8 	.word	0x200006e8
 8007d8c:	200006d4 	.word	0x200006d4
 8007d90:	200006cc 	.word	0x200006cc

08007d94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007d94:	b480      	push	{r7}
 8007d96:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007d98:	4b04      	ldr	r3, [pc, #16]	@ (8007dac <vTaskSuspendAll+0x18>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	4a03      	ldr	r2, [pc, #12]	@ (8007dac <vTaskSuspendAll+0x18>)
 8007da0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007da2:	bf00      	nop
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr
 8007dac:	200006f0 	.word	0x200006f0

08007db0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007db6:	2300      	movs	r3, #0
 8007db8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007dbe:	4b42      	ldr	r3, [pc, #264]	@ (8007ec8 <xTaskResumeAll+0x118>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d10b      	bne.n	8007dde <xTaskResumeAll+0x2e>
	__asm volatile
 8007dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dca:	f383 8811 	msr	BASEPRI, r3
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	603b      	str	r3, [r7, #0]
}
 8007dd8:	bf00      	nop
 8007dda:	bf00      	nop
 8007ddc:	e7fd      	b.n	8007dda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007dde:	f000 fc0b 	bl	80085f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007de2:	4b39      	ldr	r3, [pc, #228]	@ (8007ec8 <xTaskResumeAll+0x118>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	3b01      	subs	r3, #1
 8007de8:	4a37      	ldr	r2, [pc, #220]	@ (8007ec8 <xTaskResumeAll+0x118>)
 8007dea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007dec:	4b36      	ldr	r3, [pc, #216]	@ (8007ec8 <xTaskResumeAll+0x118>)
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d161      	bne.n	8007eb8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007df4:	4b35      	ldr	r3, [pc, #212]	@ (8007ecc <xTaskResumeAll+0x11c>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d05d      	beq.n	8007eb8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007dfc:	e02e      	b.n	8007e5c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dfe:	4b34      	ldr	r3, [pc, #208]	@ (8007ed0 <xTaskResumeAll+0x120>)
 8007e00:	68db      	ldr	r3, [r3, #12]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	3318      	adds	r3, #24
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7ff fd69 	bl	80078e2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	3304      	adds	r3, #4
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7ff fd64 	bl	80078e2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e1e:	2201      	movs	r2, #1
 8007e20:	409a      	lsls	r2, r3
 8007e22:	4b2c      	ldr	r3, [pc, #176]	@ (8007ed4 <xTaskResumeAll+0x124>)
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	4a2a      	ldr	r2, [pc, #168]	@ (8007ed4 <xTaskResumeAll+0x124>)
 8007e2a:	6013      	str	r3, [r2, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e30:	4613      	mov	r3, r2
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	4413      	add	r3, r2
 8007e36:	009b      	lsls	r3, r3, #2
 8007e38:	4a27      	ldr	r2, [pc, #156]	@ (8007ed8 <xTaskResumeAll+0x128>)
 8007e3a:	441a      	add	r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3304      	adds	r3, #4
 8007e40:	4619      	mov	r1, r3
 8007e42:	4610      	mov	r0, r2
 8007e44:	f7ff fcf0 	bl	8007828 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e4c:	4b23      	ldr	r3, [pc, #140]	@ (8007edc <xTaskResumeAll+0x12c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d302      	bcc.n	8007e5c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007e56:	4b22      	ldr	r3, [pc, #136]	@ (8007ee0 <xTaskResumeAll+0x130>)
 8007e58:	2201      	movs	r2, #1
 8007e5a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e5c:	4b1c      	ldr	r3, [pc, #112]	@ (8007ed0 <xTaskResumeAll+0x120>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1cc      	bne.n	8007dfe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007e6a:	f000 fa0b 	bl	8008284 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007e6e:	4b1d      	ldr	r3, [pc, #116]	@ (8007ee4 <xTaskResumeAll+0x134>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d010      	beq.n	8007e9c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007e7a:	f000 f837 	bl	8007eec <xTaskIncrementTick>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d002      	beq.n	8007e8a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007e84:	4b16      	ldr	r3, [pc, #88]	@ (8007ee0 <xTaskResumeAll+0x130>)
 8007e86:	2201      	movs	r2, #1
 8007e88:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1f1      	bne.n	8007e7a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007e96:	4b13      	ldr	r3, [pc, #76]	@ (8007ee4 <xTaskResumeAll+0x134>)
 8007e98:	2200      	movs	r2, #0
 8007e9a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007e9c:	4b10      	ldr	r3, [pc, #64]	@ (8007ee0 <xTaskResumeAll+0x130>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d009      	beq.n	8007eb8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007ea4:	2301      	movs	r3, #1
 8007ea6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8007ee8 <xTaskResumeAll+0x138>)
 8007eaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007eae:	601a      	str	r2, [r3, #0]
 8007eb0:	f3bf 8f4f 	dsb	sy
 8007eb4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007eb8:	f000 fbd0 	bl	800865c <vPortExitCritical>

	return xAlreadyYielded;
 8007ebc:	68bb      	ldr	r3, [r7, #8]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	200006f0 	.word	0x200006f0
 8007ecc:	200006c8 	.word	0x200006c8
 8007ed0:	20000688 	.word	0x20000688
 8007ed4:	200006d0 	.word	0x200006d0
 8007ed8:	200005cc 	.word	0x200005cc
 8007edc:	200005c8 	.word	0x200005c8
 8007ee0:	200006dc 	.word	0x200006dc
 8007ee4:	200006d8 	.word	0x200006d8
 8007ee8:	e000ed04 	.word	0xe000ed04

08007eec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b086      	sub	sp, #24
 8007ef0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ef6:	4b4f      	ldr	r3, [pc, #316]	@ (8008034 <xTaskIncrementTick+0x148>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	f040 808f 	bne.w	800801e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f00:	4b4d      	ldr	r3, [pc, #308]	@ (8008038 <xTaskIncrementTick+0x14c>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	3301      	adds	r3, #1
 8007f06:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007f08:	4a4b      	ldr	r2, [pc, #300]	@ (8008038 <xTaskIncrementTick+0x14c>)
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d121      	bne.n	8007f58 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007f14:	4b49      	ldr	r3, [pc, #292]	@ (800803c <xTaskIncrementTick+0x150>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d00b      	beq.n	8007f36 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	603b      	str	r3, [r7, #0]
}
 8007f30:	bf00      	nop
 8007f32:	bf00      	nop
 8007f34:	e7fd      	b.n	8007f32 <xTaskIncrementTick+0x46>
 8007f36:	4b41      	ldr	r3, [pc, #260]	@ (800803c <xTaskIncrementTick+0x150>)
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	60fb      	str	r3, [r7, #12]
 8007f3c:	4b40      	ldr	r3, [pc, #256]	@ (8008040 <xTaskIncrementTick+0x154>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a3e      	ldr	r2, [pc, #248]	@ (800803c <xTaskIncrementTick+0x150>)
 8007f42:	6013      	str	r3, [r2, #0]
 8007f44:	4a3e      	ldr	r2, [pc, #248]	@ (8008040 <xTaskIncrementTick+0x154>)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6013      	str	r3, [r2, #0]
 8007f4a:	4b3e      	ldr	r3, [pc, #248]	@ (8008044 <xTaskIncrementTick+0x158>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	3301      	adds	r3, #1
 8007f50:	4a3c      	ldr	r2, [pc, #240]	@ (8008044 <xTaskIncrementTick+0x158>)
 8007f52:	6013      	str	r3, [r2, #0]
 8007f54:	f000 f996 	bl	8008284 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007f58:	4b3b      	ldr	r3, [pc, #236]	@ (8008048 <xTaskIncrementTick+0x15c>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d348      	bcc.n	8007ff4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007f62:	4b36      	ldr	r3, [pc, #216]	@ (800803c <xTaskIncrementTick+0x150>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d104      	bne.n	8007f76 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f6c:	4b36      	ldr	r3, [pc, #216]	@ (8008048 <xTaskIncrementTick+0x15c>)
 8007f6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f72:	601a      	str	r2, [r3, #0]
					break;
 8007f74:	e03e      	b.n	8007ff4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f76:	4b31      	ldr	r3, [pc, #196]	@ (800803c <xTaskIncrementTick+0x150>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	68db      	ldr	r3, [r3, #12]
 8007f7e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	429a      	cmp	r2, r3
 8007f8c:	d203      	bcs.n	8007f96 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007f8e:	4a2e      	ldr	r2, [pc, #184]	@ (8008048 <xTaskIncrementTick+0x15c>)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007f94:	e02e      	b.n	8007ff4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	3304      	adds	r3, #4
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7ff fca1 	bl	80078e2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007fa0:	68bb      	ldr	r3, [r7, #8]
 8007fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d004      	beq.n	8007fb2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	3318      	adds	r3, #24
 8007fac:	4618      	mov	r0, r3
 8007fae:	f7ff fc98 	bl	80078e2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	409a      	lsls	r2, r3
 8007fba:	4b24      	ldr	r3, [pc, #144]	@ (800804c <xTaskIncrementTick+0x160>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	4a22      	ldr	r2, [pc, #136]	@ (800804c <xTaskIncrementTick+0x160>)
 8007fc2:	6013      	str	r3, [r2, #0]
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fc8:	4613      	mov	r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	4413      	add	r3, r2
 8007fce:	009b      	lsls	r3, r3, #2
 8007fd0:	4a1f      	ldr	r2, [pc, #124]	@ (8008050 <xTaskIncrementTick+0x164>)
 8007fd2:	441a      	add	r2, r3
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	3304      	adds	r3, #4
 8007fd8:	4619      	mov	r1, r3
 8007fda:	4610      	mov	r0, r2
 8007fdc:	f7ff fc24 	bl	8007828 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fe4:	4b1b      	ldr	r3, [pc, #108]	@ (8008054 <xTaskIncrementTick+0x168>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d3b9      	bcc.n	8007f62 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ff2:	e7b6      	b.n	8007f62 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007ff4:	4b17      	ldr	r3, [pc, #92]	@ (8008054 <xTaskIncrementTick+0x168>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ffa:	4915      	ldr	r1, [pc, #84]	@ (8008050 <xTaskIncrementTick+0x164>)
 8007ffc:	4613      	mov	r3, r2
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	4413      	add	r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	440b      	add	r3, r1
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d901      	bls.n	8008010 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800800c:	2301      	movs	r3, #1
 800800e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008010:	4b11      	ldr	r3, [pc, #68]	@ (8008058 <xTaskIncrementTick+0x16c>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d007      	beq.n	8008028 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008018:	2301      	movs	r3, #1
 800801a:	617b      	str	r3, [r7, #20]
 800801c:	e004      	b.n	8008028 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800801e:	4b0f      	ldr	r3, [pc, #60]	@ (800805c <xTaskIncrementTick+0x170>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3301      	adds	r3, #1
 8008024:	4a0d      	ldr	r2, [pc, #52]	@ (800805c <xTaskIncrementTick+0x170>)
 8008026:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008028:	697b      	ldr	r3, [r7, #20]
}
 800802a:	4618      	mov	r0, r3
 800802c:	3718      	adds	r7, #24
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	200006f0 	.word	0x200006f0
 8008038:	200006cc 	.word	0x200006cc
 800803c:	20000680 	.word	0x20000680
 8008040:	20000684 	.word	0x20000684
 8008044:	200006e0 	.word	0x200006e0
 8008048:	200006e8 	.word	0x200006e8
 800804c:	200006d0 	.word	0x200006d0
 8008050:	200005cc 	.word	0x200005cc
 8008054:	200005c8 	.word	0x200005c8
 8008058:	200006dc 	.word	0x200006dc
 800805c:	200006d8 	.word	0x200006d8

08008060 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008060:	b480      	push	{r7}
 8008062:	b087      	sub	sp, #28
 8008064:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008066:	4b27      	ldr	r3, [pc, #156]	@ (8008104 <vTaskSwitchContext+0xa4>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d003      	beq.n	8008076 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800806e:	4b26      	ldr	r3, [pc, #152]	@ (8008108 <vTaskSwitchContext+0xa8>)
 8008070:	2201      	movs	r2, #1
 8008072:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008074:	e040      	b.n	80080f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8008076:	4b24      	ldr	r3, [pc, #144]	@ (8008108 <vTaskSwitchContext+0xa8>)
 8008078:	2200      	movs	r2, #0
 800807a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800807c:	4b23      	ldr	r3, [pc, #140]	@ (800810c <vTaskSwitchContext+0xac>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	fab3 f383 	clz	r3, r3
 8008088:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800808a:	7afb      	ldrb	r3, [r7, #11]
 800808c:	f1c3 031f 	rsb	r3, r3, #31
 8008090:	617b      	str	r3, [r7, #20]
 8008092:	491f      	ldr	r1, [pc, #124]	@ (8008110 <vTaskSwitchContext+0xb0>)
 8008094:	697a      	ldr	r2, [r7, #20]
 8008096:	4613      	mov	r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	4413      	add	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	440b      	add	r3, r1
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10b      	bne.n	80080be <vTaskSwitchContext+0x5e>
	__asm volatile
 80080a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080aa:	f383 8811 	msr	BASEPRI, r3
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	f3bf 8f4f 	dsb	sy
 80080b6:	607b      	str	r3, [r7, #4]
}
 80080b8:	bf00      	nop
 80080ba:	bf00      	nop
 80080bc:	e7fd      	b.n	80080ba <vTaskSwitchContext+0x5a>
 80080be:	697a      	ldr	r2, [r7, #20]
 80080c0:	4613      	mov	r3, r2
 80080c2:	009b      	lsls	r3, r3, #2
 80080c4:	4413      	add	r3, r2
 80080c6:	009b      	lsls	r3, r3, #2
 80080c8:	4a11      	ldr	r2, [pc, #68]	@ (8008110 <vTaskSwitchContext+0xb0>)
 80080ca:	4413      	add	r3, r2
 80080cc:	613b      	str	r3, [r7, #16]
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	605a      	str	r2, [r3, #4]
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	685a      	ldr	r2, [r3, #4]
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	3308      	adds	r3, #8
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d104      	bne.n	80080ee <vTaskSwitchContext+0x8e>
 80080e4:	693b      	ldr	r3, [r7, #16]
 80080e6:	685b      	ldr	r3, [r3, #4]
 80080e8:	685a      	ldr	r2, [r3, #4]
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	605a      	str	r2, [r3, #4]
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	68db      	ldr	r3, [r3, #12]
 80080f4:	4a07      	ldr	r2, [pc, #28]	@ (8008114 <vTaskSwitchContext+0xb4>)
 80080f6:	6013      	str	r3, [r2, #0]
}
 80080f8:	bf00      	nop
 80080fa:	371c      	adds	r7, #28
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr
 8008104:	200006f0 	.word	0x200006f0
 8008108:	200006dc 	.word	0x200006dc
 800810c:	200006d0 	.word	0x200006d0
 8008110:	200005cc 	.word	0x200005cc
 8008114:	200005c8 	.word	0x200005c8

08008118 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008120:	f000 f852 	bl	80081c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008124:	4b06      	ldr	r3, [pc, #24]	@ (8008140 <prvIdleTask+0x28>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2b01      	cmp	r3, #1
 800812a:	d9f9      	bls.n	8008120 <prvIdleTask+0x8>
			{
				taskYIELD();
 800812c:	4b05      	ldr	r3, [pc, #20]	@ (8008144 <prvIdleTask+0x2c>)
 800812e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008132:	601a      	str	r2, [r3, #0]
 8008134:	f3bf 8f4f 	dsb	sy
 8008138:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800813c:	e7f0      	b.n	8008120 <prvIdleTask+0x8>
 800813e:	bf00      	nop
 8008140:	200005cc 	.word	0x200005cc
 8008144:	e000ed04 	.word	0xe000ed04

08008148 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800814e:	2300      	movs	r3, #0
 8008150:	607b      	str	r3, [r7, #4]
 8008152:	e00c      	b.n	800816e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008154:	687a      	ldr	r2, [r7, #4]
 8008156:	4613      	mov	r3, r2
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	4413      	add	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4a12      	ldr	r2, [pc, #72]	@ (80081a8 <prvInitialiseTaskLists+0x60>)
 8008160:	4413      	add	r3, r2
 8008162:	4618      	mov	r0, r3
 8008164:	f7ff fb33 	bl	80077ce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	3301      	adds	r3, #1
 800816c:	607b      	str	r3, [r7, #4]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2b06      	cmp	r3, #6
 8008172:	d9ef      	bls.n	8008154 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008174:	480d      	ldr	r0, [pc, #52]	@ (80081ac <prvInitialiseTaskLists+0x64>)
 8008176:	f7ff fb2a 	bl	80077ce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800817a:	480d      	ldr	r0, [pc, #52]	@ (80081b0 <prvInitialiseTaskLists+0x68>)
 800817c:	f7ff fb27 	bl	80077ce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008180:	480c      	ldr	r0, [pc, #48]	@ (80081b4 <prvInitialiseTaskLists+0x6c>)
 8008182:	f7ff fb24 	bl	80077ce <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008186:	480c      	ldr	r0, [pc, #48]	@ (80081b8 <prvInitialiseTaskLists+0x70>)
 8008188:	f7ff fb21 	bl	80077ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800818c:	480b      	ldr	r0, [pc, #44]	@ (80081bc <prvInitialiseTaskLists+0x74>)
 800818e:	f7ff fb1e 	bl	80077ce <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008192:	4b0b      	ldr	r3, [pc, #44]	@ (80081c0 <prvInitialiseTaskLists+0x78>)
 8008194:	4a05      	ldr	r2, [pc, #20]	@ (80081ac <prvInitialiseTaskLists+0x64>)
 8008196:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008198:	4b0a      	ldr	r3, [pc, #40]	@ (80081c4 <prvInitialiseTaskLists+0x7c>)
 800819a:	4a05      	ldr	r2, [pc, #20]	@ (80081b0 <prvInitialiseTaskLists+0x68>)
 800819c:	601a      	str	r2, [r3, #0]
}
 800819e:	bf00      	nop
 80081a0:	3708      	adds	r7, #8
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	200005cc 	.word	0x200005cc
 80081ac:	20000658 	.word	0x20000658
 80081b0:	2000066c 	.word	0x2000066c
 80081b4:	20000688 	.word	0x20000688
 80081b8:	2000069c 	.word	0x2000069c
 80081bc:	200006b4 	.word	0x200006b4
 80081c0:	20000680 	.word	0x20000680
 80081c4:	20000684 	.word	0x20000684

080081c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80081ce:	e019      	b.n	8008204 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80081d0:	f000 fa12 	bl	80085f8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081d4:	4b10      	ldr	r3, [pc, #64]	@ (8008218 <prvCheckTasksWaitingTermination+0x50>)
 80081d6:	68db      	ldr	r3, [r3, #12]
 80081d8:	68db      	ldr	r3, [r3, #12]
 80081da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	3304      	adds	r3, #4
 80081e0:	4618      	mov	r0, r3
 80081e2:	f7ff fb7e 	bl	80078e2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80081e6:	4b0d      	ldr	r3, [pc, #52]	@ (800821c <prvCheckTasksWaitingTermination+0x54>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	3b01      	subs	r3, #1
 80081ec:	4a0b      	ldr	r2, [pc, #44]	@ (800821c <prvCheckTasksWaitingTermination+0x54>)
 80081ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80081f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008220 <prvCheckTasksWaitingTermination+0x58>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	3b01      	subs	r3, #1
 80081f6:	4a0a      	ldr	r2, [pc, #40]	@ (8008220 <prvCheckTasksWaitingTermination+0x58>)
 80081f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80081fa:	f000 fa2f 	bl	800865c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 f810 	bl	8008224 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008204:	4b06      	ldr	r3, [pc, #24]	@ (8008220 <prvCheckTasksWaitingTermination+0x58>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d1e1      	bne.n	80081d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800820c:	bf00      	nop
 800820e:	bf00      	nop
 8008210:	3708      	adds	r7, #8
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop
 8008218:	2000069c 	.word	0x2000069c
 800821c:	200006c8 	.word	0x200006c8
 8008220:	200006b0 	.word	0x200006b0

08008224 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008232:	2b00      	cmp	r3, #0
 8008234:	d108      	bne.n	8008248 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800823a:	4618      	mov	r0, r3
 800823c:	f000 fb8a 	bl	8008954 <vPortFree>
				vPortFree( pxTCB );
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f000 fb87 	bl	8008954 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008246:	e019      	b.n	800827c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800824e:	2b01      	cmp	r3, #1
 8008250:	d103      	bne.n	800825a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 fb7e 	bl	8008954 <vPortFree>
	}
 8008258:	e010      	b.n	800827c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008260:	2b02      	cmp	r3, #2
 8008262:	d00b      	beq.n	800827c <prvDeleteTCB+0x58>
	__asm volatile
 8008264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008268:	f383 8811 	msr	BASEPRI, r3
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	60fb      	str	r3, [r7, #12]
}
 8008276:	bf00      	nop
 8008278:	bf00      	nop
 800827a:	e7fd      	b.n	8008278 <prvDeleteTCB+0x54>
	}
 800827c:	bf00      	nop
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008284:	b480      	push	{r7}
 8008286:	b083      	sub	sp, #12
 8008288:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800828a:	4b0c      	ldr	r3, [pc, #48]	@ (80082bc <prvResetNextTaskUnblockTime+0x38>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d104      	bne.n	800829e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008294:	4b0a      	ldr	r3, [pc, #40]	@ (80082c0 <prvResetNextTaskUnblockTime+0x3c>)
 8008296:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800829a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800829c:	e008      	b.n	80082b0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800829e:	4b07      	ldr	r3, [pc, #28]	@ (80082bc <prvResetNextTaskUnblockTime+0x38>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	68db      	ldr	r3, [r3, #12]
 80082a4:	68db      	ldr	r3, [r3, #12]
 80082a6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	4a04      	ldr	r2, [pc, #16]	@ (80082c0 <prvResetNextTaskUnblockTime+0x3c>)
 80082ae:	6013      	str	r3, [r2, #0]
}
 80082b0:	bf00      	nop
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	20000680 	.word	0x20000680
 80082c0:	200006e8 	.word	0x200006e8

080082c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80082c4:	b580      	push	{r7, lr}
 80082c6:	b084      	sub	sp, #16
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80082ce:	4b29      	ldr	r3, [pc, #164]	@ (8008374 <prvAddCurrentTaskToDelayedList+0xb0>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082d4:	4b28      	ldr	r3, [pc, #160]	@ (8008378 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	3304      	adds	r3, #4
 80082da:	4618      	mov	r0, r3
 80082dc:	f7ff fb01 	bl	80078e2 <uxListRemove>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d10b      	bne.n	80082fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80082e6:	4b24      	ldr	r3, [pc, #144]	@ (8008378 <prvAddCurrentTaskToDelayedList+0xb4>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ec:	2201      	movs	r2, #1
 80082ee:	fa02 f303 	lsl.w	r3, r2, r3
 80082f2:	43da      	mvns	r2, r3
 80082f4:	4b21      	ldr	r3, [pc, #132]	@ (800837c <prvAddCurrentTaskToDelayedList+0xb8>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	4013      	ands	r3, r2
 80082fa:	4a20      	ldr	r2, [pc, #128]	@ (800837c <prvAddCurrentTaskToDelayedList+0xb8>)
 80082fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008304:	d10a      	bne.n	800831c <prvAddCurrentTaskToDelayedList+0x58>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d007      	beq.n	800831c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800830c:	4b1a      	ldr	r3, [pc, #104]	@ (8008378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3304      	adds	r3, #4
 8008312:	4619      	mov	r1, r3
 8008314:	481a      	ldr	r0, [pc, #104]	@ (8008380 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008316:	f7ff fa87 	bl	8007828 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800831a:	e026      	b.n	800836a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	4413      	add	r3, r2
 8008322:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008324:	4b14      	ldr	r3, [pc, #80]	@ (8008378 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	68ba      	ldr	r2, [r7, #8]
 800832a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800832c:	68ba      	ldr	r2, [r7, #8]
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	429a      	cmp	r2, r3
 8008332:	d209      	bcs.n	8008348 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008334:	4b13      	ldr	r3, [pc, #76]	@ (8008384 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008336:	681a      	ldr	r2, [r3, #0]
 8008338:	4b0f      	ldr	r3, [pc, #60]	@ (8008378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	3304      	adds	r3, #4
 800833e:	4619      	mov	r1, r3
 8008340:	4610      	mov	r0, r2
 8008342:	f7ff fa95 	bl	8007870 <vListInsert>
}
 8008346:	e010      	b.n	800836a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008348:	4b0f      	ldr	r3, [pc, #60]	@ (8008388 <prvAddCurrentTaskToDelayedList+0xc4>)
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	4b0a      	ldr	r3, [pc, #40]	@ (8008378 <prvAddCurrentTaskToDelayedList+0xb4>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	3304      	adds	r3, #4
 8008352:	4619      	mov	r1, r3
 8008354:	4610      	mov	r0, r2
 8008356:	f7ff fa8b 	bl	8007870 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800835a:	4b0c      	ldr	r3, [pc, #48]	@ (800838c <prvAddCurrentTaskToDelayedList+0xc8>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	68ba      	ldr	r2, [r7, #8]
 8008360:	429a      	cmp	r2, r3
 8008362:	d202      	bcs.n	800836a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008364:	4a09      	ldr	r2, [pc, #36]	@ (800838c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	6013      	str	r3, [r2, #0]
}
 800836a:	bf00      	nop
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	200006cc 	.word	0x200006cc
 8008378:	200005c8 	.word	0x200005c8
 800837c:	200006d0 	.word	0x200006d0
 8008380:	200006b4 	.word	0x200006b4
 8008384:	20000684 	.word	0x20000684
 8008388:	20000680 	.word	0x20000680
 800838c:	200006e8 	.word	0x200006e8

08008390 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008390:	b480      	push	{r7}
 8008392:	b085      	sub	sp, #20
 8008394:	af00      	add	r7, sp, #0
 8008396:	60f8      	str	r0, [r7, #12]
 8008398:	60b9      	str	r1, [r7, #8]
 800839a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	3b04      	subs	r3, #4
 80083a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80083a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	3b04      	subs	r3, #4
 80083ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80083b0:	68bb      	ldr	r3, [r7, #8]
 80083b2:	f023 0201 	bic.w	r2, r3, #1
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	3b04      	subs	r3, #4
 80083be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80083c0:	4a0c      	ldr	r2, [pc, #48]	@ (80083f4 <pxPortInitialiseStack+0x64>)
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	3b14      	subs	r3, #20
 80083ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80083cc:	687a      	ldr	r2, [r7, #4]
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	3b04      	subs	r3, #4
 80083d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f06f 0202 	mvn.w	r2, #2
 80083de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	3b20      	subs	r3, #32
 80083e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80083e6:	68fb      	ldr	r3, [r7, #12]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3714      	adds	r7, #20
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr
 80083f4:	080083f9 	.word	0x080083f9

080083f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80083fe:	2300      	movs	r3, #0
 8008400:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008402:	4b13      	ldr	r3, [pc, #76]	@ (8008450 <prvTaskExitError+0x58>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800840a:	d00b      	beq.n	8008424 <prvTaskExitError+0x2c>
	__asm volatile
 800840c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008410:	f383 8811 	msr	BASEPRI, r3
 8008414:	f3bf 8f6f 	isb	sy
 8008418:	f3bf 8f4f 	dsb	sy
 800841c:	60fb      	str	r3, [r7, #12]
}
 800841e:	bf00      	nop
 8008420:	bf00      	nop
 8008422:	e7fd      	b.n	8008420 <prvTaskExitError+0x28>
	__asm volatile
 8008424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008428:	f383 8811 	msr	BASEPRI, r3
 800842c:	f3bf 8f6f 	isb	sy
 8008430:	f3bf 8f4f 	dsb	sy
 8008434:	60bb      	str	r3, [r7, #8]
}
 8008436:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008438:	bf00      	nop
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d0fc      	beq.n	800843a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008440:	bf00      	nop
 8008442:	bf00      	nop
 8008444:	3714      	adds	r7, #20
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr
 800844e:	bf00      	nop
 8008450:	20000044 	.word	0x20000044
	...

08008460 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008460:	4b07      	ldr	r3, [pc, #28]	@ (8008480 <pxCurrentTCBConst2>)
 8008462:	6819      	ldr	r1, [r3, #0]
 8008464:	6808      	ldr	r0, [r1, #0]
 8008466:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800846a:	f380 8809 	msr	PSP, r0
 800846e:	f3bf 8f6f 	isb	sy
 8008472:	f04f 0000 	mov.w	r0, #0
 8008476:	f380 8811 	msr	BASEPRI, r0
 800847a:	4770      	bx	lr
 800847c:	f3af 8000 	nop.w

08008480 <pxCurrentTCBConst2>:
 8008480:	200005c8 	.word	0x200005c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008484:	bf00      	nop
 8008486:	bf00      	nop

08008488 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008488:	4808      	ldr	r0, [pc, #32]	@ (80084ac <prvPortStartFirstTask+0x24>)
 800848a:	6800      	ldr	r0, [r0, #0]
 800848c:	6800      	ldr	r0, [r0, #0]
 800848e:	f380 8808 	msr	MSP, r0
 8008492:	f04f 0000 	mov.w	r0, #0
 8008496:	f380 8814 	msr	CONTROL, r0
 800849a:	b662      	cpsie	i
 800849c:	b661      	cpsie	f
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	f3bf 8f6f 	isb	sy
 80084a6:	df00      	svc	0
 80084a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80084aa:	bf00      	nop
 80084ac:	e000ed08 	.word	0xe000ed08

080084b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b086      	sub	sp, #24
 80084b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80084b6:	4b47      	ldr	r3, [pc, #284]	@ (80085d4 <xPortStartScheduler+0x124>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a47      	ldr	r2, [pc, #284]	@ (80085d8 <xPortStartScheduler+0x128>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d10b      	bne.n	80084d8 <xPortStartScheduler+0x28>
	__asm volatile
 80084c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c4:	f383 8811 	msr	BASEPRI, r3
 80084c8:	f3bf 8f6f 	isb	sy
 80084cc:	f3bf 8f4f 	dsb	sy
 80084d0:	613b      	str	r3, [r7, #16]
}
 80084d2:	bf00      	nop
 80084d4:	bf00      	nop
 80084d6:	e7fd      	b.n	80084d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80084d8:	4b3e      	ldr	r3, [pc, #248]	@ (80085d4 <xPortStartScheduler+0x124>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	4a3f      	ldr	r2, [pc, #252]	@ (80085dc <xPortStartScheduler+0x12c>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d10b      	bne.n	80084fa <xPortStartScheduler+0x4a>
	__asm volatile
 80084e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	60fb      	str	r3, [r7, #12]
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop
 80084f8:	e7fd      	b.n	80084f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80084fa:	4b39      	ldr	r3, [pc, #228]	@ (80085e0 <xPortStartScheduler+0x130>)
 80084fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	b2db      	uxtb	r3, r3
 8008504:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	22ff      	movs	r2, #255	@ 0xff
 800850a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	b2db      	uxtb	r3, r3
 8008512:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008514:	78fb      	ldrb	r3, [r7, #3]
 8008516:	b2db      	uxtb	r3, r3
 8008518:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800851c:	b2da      	uxtb	r2, r3
 800851e:	4b31      	ldr	r3, [pc, #196]	@ (80085e4 <xPortStartScheduler+0x134>)
 8008520:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008522:	4b31      	ldr	r3, [pc, #196]	@ (80085e8 <xPortStartScheduler+0x138>)
 8008524:	2207      	movs	r2, #7
 8008526:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008528:	e009      	b.n	800853e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800852a:	4b2f      	ldr	r3, [pc, #188]	@ (80085e8 <xPortStartScheduler+0x138>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	3b01      	subs	r3, #1
 8008530:	4a2d      	ldr	r2, [pc, #180]	@ (80085e8 <xPortStartScheduler+0x138>)
 8008532:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008534:	78fb      	ldrb	r3, [r7, #3]
 8008536:	b2db      	uxtb	r3, r3
 8008538:	005b      	lsls	r3, r3, #1
 800853a:	b2db      	uxtb	r3, r3
 800853c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800853e:	78fb      	ldrb	r3, [r7, #3]
 8008540:	b2db      	uxtb	r3, r3
 8008542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008546:	2b80      	cmp	r3, #128	@ 0x80
 8008548:	d0ef      	beq.n	800852a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800854a:	4b27      	ldr	r3, [pc, #156]	@ (80085e8 <xPortStartScheduler+0x138>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f1c3 0307 	rsb	r3, r3, #7
 8008552:	2b04      	cmp	r3, #4
 8008554:	d00b      	beq.n	800856e <xPortStartScheduler+0xbe>
	__asm volatile
 8008556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800855a:	f383 8811 	msr	BASEPRI, r3
 800855e:	f3bf 8f6f 	isb	sy
 8008562:	f3bf 8f4f 	dsb	sy
 8008566:	60bb      	str	r3, [r7, #8]
}
 8008568:	bf00      	nop
 800856a:	bf00      	nop
 800856c:	e7fd      	b.n	800856a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800856e:	4b1e      	ldr	r3, [pc, #120]	@ (80085e8 <xPortStartScheduler+0x138>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	021b      	lsls	r3, r3, #8
 8008574:	4a1c      	ldr	r2, [pc, #112]	@ (80085e8 <xPortStartScheduler+0x138>)
 8008576:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008578:	4b1b      	ldr	r3, [pc, #108]	@ (80085e8 <xPortStartScheduler+0x138>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008580:	4a19      	ldr	r2, [pc, #100]	@ (80085e8 <xPortStartScheduler+0x138>)
 8008582:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	b2da      	uxtb	r2, r3
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800858c:	4b17      	ldr	r3, [pc, #92]	@ (80085ec <xPortStartScheduler+0x13c>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a16      	ldr	r2, [pc, #88]	@ (80085ec <xPortStartScheduler+0x13c>)
 8008592:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008596:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008598:	4b14      	ldr	r3, [pc, #80]	@ (80085ec <xPortStartScheduler+0x13c>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a13      	ldr	r2, [pc, #76]	@ (80085ec <xPortStartScheduler+0x13c>)
 800859e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80085a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80085a4:	f000 f8da 	bl	800875c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085a8:	4b11      	ldr	r3, [pc, #68]	@ (80085f0 <xPortStartScheduler+0x140>)
 80085aa:	2200      	movs	r2, #0
 80085ac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80085ae:	f000 f8f9 	bl	80087a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80085b2:	4b10      	ldr	r3, [pc, #64]	@ (80085f4 <xPortStartScheduler+0x144>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a0f      	ldr	r2, [pc, #60]	@ (80085f4 <xPortStartScheduler+0x144>)
 80085b8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80085bc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085be:	f7ff ff63 	bl	8008488 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80085c2:	f7ff fd4d 	bl	8008060 <vTaskSwitchContext>
	prvTaskExitError();
 80085c6:	f7ff ff17 	bl	80083f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085ca:	2300      	movs	r3, #0
}
 80085cc:	4618      	mov	r0, r3
 80085ce:	3718      	adds	r7, #24
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}
 80085d4:	e000ed00 	.word	0xe000ed00
 80085d8:	410fc271 	.word	0x410fc271
 80085dc:	410fc270 	.word	0x410fc270
 80085e0:	e000e400 	.word	0xe000e400
 80085e4:	200006f4 	.word	0x200006f4
 80085e8:	200006f8 	.word	0x200006f8
 80085ec:	e000ed20 	.word	0xe000ed20
 80085f0:	20000044 	.word	0x20000044
 80085f4:	e000ef34 	.word	0xe000ef34

080085f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	607b      	str	r3, [r7, #4]
}
 8008610:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008612:	4b10      	ldr	r3, [pc, #64]	@ (8008654 <vPortEnterCritical+0x5c>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	3301      	adds	r3, #1
 8008618:	4a0e      	ldr	r2, [pc, #56]	@ (8008654 <vPortEnterCritical+0x5c>)
 800861a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800861c:	4b0d      	ldr	r3, [pc, #52]	@ (8008654 <vPortEnterCritical+0x5c>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2b01      	cmp	r3, #1
 8008622:	d110      	bne.n	8008646 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008624:	4b0c      	ldr	r3, [pc, #48]	@ (8008658 <vPortEnterCritical+0x60>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	b2db      	uxtb	r3, r3
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00b      	beq.n	8008646 <vPortEnterCritical+0x4e>
	__asm volatile
 800862e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008632:	f383 8811 	msr	BASEPRI, r3
 8008636:	f3bf 8f6f 	isb	sy
 800863a:	f3bf 8f4f 	dsb	sy
 800863e:	603b      	str	r3, [r7, #0]
}
 8008640:	bf00      	nop
 8008642:	bf00      	nop
 8008644:	e7fd      	b.n	8008642 <vPortEnterCritical+0x4a>
	}
}
 8008646:	bf00      	nop
 8008648:	370c      	adds	r7, #12
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	20000044 	.word	0x20000044
 8008658:	e000ed04 	.word	0xe000ed04

0800865c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008662:	4b12      	ldr	r3, [pc, #72]	@ (80086ac <vPortExitCritical+0x50>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10b      	bne.n	8008682 <vPortExitCritical+0x26>
	__asm volatile
 800866a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866e:	f383 8811 	msr	BASEPRI, r3
 8008672:	f3bf 8f6f 	isb	sy
 8008676:	f3bf 8f4f 	dsb	sy
 800867a:	607b      	str	r3, [r7, #4]
}
 800867c:	bf00      	nop
 800867e:	bf00      	nop
 8008680:	e7fd      	b.n	800867e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008682:	4b0a      	ldr	r3, [pc, #40]	@ (80086ac <vPortExitCritical+0x50>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	3b01      	subs	r3, #1
 8008688:	4a08      	ldr	r2, [pc, #32]	@ (80086ac <vPortExitCritical+0x50>)
 800868a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800868c:	4b07      	ldr	r3, [pc, #28]	@ (80086ac <vPortExitCritical+0x50>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d105      	bne.n	80086a0 <vPortExitCritical+0x44>
 8008694:	2300      	movs	r3, #0
 8008696:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800869e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80086a0:	bf00      	nop
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr
 80086ac:	20000044 	.word	0x20000044

080086b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80086b0:	f3ef 8009 	mrs	r0, PSP
 80086b4:	f3bf 8f6f 	isb	sy
 80086b8:	4b15      	ldr	r3, [pc, #84]	@ (8008710 <pxCurrentTCBConst>)
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	f01e 0f10 	tst.w	lr, #16
 80086c0:	bf08      	it	eq
 80086c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80086c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ca:	6010      	str	r0, [r2, #0]
 80086cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80086d0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80086d4:	f380 8811 	msr	BASEPRI, r0
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	f7ff fcbe 	bl	8008060 <vTaskSwitchContext>
 80086e4:	f04f 0000 	mov.w	r0, #0
 80086e8:	f380 8811 	msr	BASEPRI, r0
 80086ec:	bc09      	pop	{r0, r3}
 80086ee:	6819      	ldr	r1, [r3, #0]
 80086f0:	6808      	ldr	r0, [r1, #0]
 80086f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086f6:	f01e 0f10 	tst.w	lr, #16
 80086fa:	bf08      	it	eq
 80086fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008700:	f380 8809 	msr	PSP, r0
 8008704:	f3bf 8f6f 	isb	sy
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop
 800870c:	f3af 8000 	nop.w

08008710 <pxCurrentTCBConst>:
 8008710:	200005c8 	.word	0x200005c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008714:	bf00      	nop
 8008716:	bf00      	nop

08008718 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b082      	sub	sp, #8
 800871c:	af00      	add	r7, sp, #0
	__asm volatile
 800871e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008722:	f383 8811 	msr	BASEPRI, r3
 8008726:	f3bf 8f6f 	isb	sy
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	607b      	str	r3, [r7, #4]
}
 8008730:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008732:	f7ff fbdb 	bl	8007eec <xTaskIncrementTick>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d003      	beq.n	8008744 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800873c:	4b06      	ldr	r3, [pc, #24]	@ (8008758 <SysTick_Handler+0x40>)
 800873e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008742:	601a      	str	r2, [r3, #0]
 8008744:	2300      	movs	r3, #0
 8008746:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	f383 8811 	msr	BASEPRI, r3
}
 800874e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008750:	bf00      	nop
 8008752:	3708      	adds	r7, #8
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}
 8008758:	e000ed04 	.word	0xe000ed04

0800875c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800875c:	b480      	push	{r7}
 800875e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008760:	4b0b      	ldr	r3, [pc, #44]	@ (8008790 <vPortSetupTimerInterrupt+0x34>)
 8008762:	2200      	movs	r2, #0
 8008764:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008766:	4b0b      	ldr	r3, [pc, #44]	@ (8008794 <vPortSetupTimerInterrupt+0x38>)
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800876c:	4b0a      	ldr	r3, [pc, #40]	@ (8008798 <vPortSetupTimerInterrupt+0x3c>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a0a      	ldr	r2, [pc, #40]	@ (800879c <vPortSetupTimerInterrupt+0x40>)
 8008772:	fba2 2303 	umull	r2, r3, r2, r3
 8008776:	099b      	lsrs	r3, r3, #6
 8008778:	4a09      	ldr	r2, [pc, #36]	@ (80087a0 <vPortSetupTimerInterrupt+0x44>)
 800877a:	3b01      	subs	r3, #1
 800877c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800877e:	4b04      	ldr	r3, [pc, #16]	@ (8008790 <vPortSetupTimerInterrupt+0x34>)
 8008780:	2207      	movs	r2, #7
 8008782:	601a      	str	r2, [r3, #0]
}
 8008784:	bf00      	nop
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	e000e010 	.word	0xe000e010
 8008794:	e000e018 	.word	0xe000e018
 8008798:	20000004 	.word	0x20000004
 800879c:	10624dd3 	.word	0x10624dd3
 80087a0:	e000e014 	.word	0xe000e014

080087a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80087a4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80087b4 <vPortEnableVFP+0x10>
 80087a8:	6801      	ldr	r1, [r0, #0]
 80087aa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80087ae:	6001      	str	r1, [r0, #0]
 80087b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80087b2:	bf00      	nop
 80087b4:	e000ed88 	.word	0xe000ed88

080087b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b08a      	sub	sp, #40	@ 0x28
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80087c0:	2300      	movs	r3, #0
 80087c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80087c4:	f7ff fae6 	bl	8007d94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80087c8:	4b5c      	ldr	r3, [pc, #368]	@ (800893c <pvPortMalloc+0x184>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d101      	bne.n	80087d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80087d0:	f000 f924 	bl	8008a1c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80087d4:	4b5a      	ldr	r3, [pc, #360]	@ (8008940 <pvPortMalloc+0x188>)
 80087d6:	681a      	ldr	r2, [r3, #0]
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	4013      	ands	r3, r2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f040 8095 	bne.w	800890c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d01e      	beq.n	8008826 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80087e8:	2208      	movs	r2, #8
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	4413      	add	r3, r2
 80087ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	f003 0307 	and.w	r3, r3, #7
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d015      	beq.n	8008826 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f023 0307 	bic.w	r3, r3, #7
 8008800:	3308      	adds	r3, #8
 8008802:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	f003 0307 	and.w	r3, r3, #7
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00b      	beq.n	8008826 <pvPortMalloc+0x6e>
	__asm volatile
 800880e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008812:	f383 8811 	msr	BASEPRI, r3
 8008816:	f3bf 8f6f 	isb	sy
 800881a:	f3bf 8f4f 	dsb	sy
 800881e:	617b      	str	r3, [r7, #20]
}
 8008820:	bf00      	nop
 8008822:	bf00      	nop
 8008824:	e7fd      	b.n	8008822 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d06f      	beq.n	800890c <pvPortMalloc+0x154>
 800882c:	4b45      	ldr	r3, [pc, #276]	@ (8008944 <pvPortMalloc+0x18c>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	429a      	cmp	r2, r3
 8008834:	d86a      	bhi.n	800890c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008836:	4b44      	ldr	r3, [pc, #272]	@ (8008948 <pvPortMalloc+0x190>)
 8008838:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800883a:	4b43      	ldr	r3, [pc, #268]	@ (8008948 <pvPortMalloc+0x190>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008840:	e004      	b.n	800884c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008844:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800884c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	429a      	cmp	r2, r3
 8008854:	d903      	bls.n	800885e <pvPortMalloc+0xa6>
 8008856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d1f1      	bne.n	8008842 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800885e:	4b37      	ldr	r3, [pc, #220]	@ (800893c <pvPortMalloc+0x184>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008864:	429a      	cmp	r2, r3
 8008866:	d051      	beq.n	800890c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008868:	6a3b      	ldr	r3, [r7, #32]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2208      	movs	r2, #8
 800886e:	4413      	add	r3, r2
 8008870:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008874:	681a      	ldr	r2, [r3, #0]
 8008876:	6a3b      	ldr	r3, [r7, #32]
 8008878:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800887a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800887c:	685a      	ldr	r2, [r3, #4]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	1ad2      	subs	r2, r2, r3
 8008882:	2308      	movs	r3, #8
 8008884:	005b      	lsls	r3, r3, #1
 8008886:	429a      	cmp	r2, r3
 8008888:	d920      	bls.n	80088cc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800888a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4413      	add	r3, r2
 8008890:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008892:	69bb      	ldr	r3, [r7, #24]
 8008894:	f003 0307 	and.w	r3, r3, #7
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00b      	beq.n	80088b4 <pvPortMalloc+0xfc>
	__asm volatile
 800889c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a0:	f383 8811 	msr	BASEPRI, r3
 80088a4:	f3bf 8f6f 	isb	sy
 80088a8:	f3bf 8f4f 	dsb	sy
 80088ac:	613b      	str	r3, [r7, #16]
}
 80088ae:	bf00      	nop
 80088b0:	bf00      	nop
 80088b2:	e7fd      	b.n	80088b0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b6:	685a      	ldr	r2, [r3, #4]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	1ad2      	subs	r2, r2, r3
 80088bc:	69bb      	ldr	r3, [r7, #24]
 80088be:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80088c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80088c6:	69b8      	ldr	r0, [r7, #24]
 80088c8:	f000 f90a 	bl	8008ae0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80088cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008944 <pvPortMalloc+0x18c>)
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	4a1b      	ldr	r2, [pc, #108]	@ (8008944 <pvPortMalloc+0x18c>)
 80088d8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80088da:	4b1a      	ldr	r3, [pc, #104]	@ (8008944 <pvPortMalloc+0x18c>)
 80088dc:	681a      	ldr	r2, [r3, #0]
 80088de:	4b1b      	ldr	r3, [pc, #108]	@ (800894c <pvPortMalloc+0x194>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	429a      	cmp	r2, r3
 80088e4:	d203      	bcs.n	80088ee <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80088e6:	4b17      	ldr	r3, [pc, #92]	@ (8008944 <pvPortMalloc+0x18c>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a18      	ldr	r2, [pc, #96]	@ (800894c <pvPortMalloc+0x194>)
 80088ec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80088ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088f0:	685a      	ldr	r2, [r3, #4]
 80088f2:	4b13      	ldr	r3, [pc, #76]	@ (8008940 <pvPortMalloc+0x188>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	431a      	orrs	r2, r3
 80088f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80088fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fe:	2200      	movs	r2, #0
 8008900:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008902:	4b13      	ldr	r3, [pc, #76]	@ (8008950 <pvPortMalloc+0x198>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	3301      	adds	r3, #1
 8008908:	4a11      	ldr	r2, [pc, #68]	@ (8008950 <pvPortMalloc+0x198>)
 800890a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800890c:	f7ff fa50 	bl	8007db0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008910:	69fb      	ldr	r3, [r7, #28]
 8008912:	f003 0307 	and.w	r3, r3, #7
 8008916:	2b00      	cmp	r3, #0
 8008918:	d00b      	beq.n	8008932 <pvPortMalloc+0x17a>
	__asm volatile
 800891a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800891e:	f383 8811 	msr	BASEPRI, r3
 8008922:	f3bf 8f6f 	isb	sy
 8008926:	f3bf 8f4f 	dsb	sy
 800892a:	60fb      	str	r3, [r7, #12]
}
 800892c:	bf00      	nop
 800892e:	bf00      	nop
 8008930:	e7fd      	b.n	800892e <pvPortMalloc+0x176>
	return pvReturn;
 8008932:	69fb      	ldr	r3, [r7, #28]
}
 8008934:	4618      	mov	r0, r3
 8008936:	3728      	adds	r7, #40	@ 0x28
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}
 800893c:	200012bc 	.word	0x200012bc
 8008940:	200012d0 	.word	0x200012d0
 8008944:	200012c0 	.word	0x200012c0
 8008948:	200012b4 	.word	0x200012b4
 800894c:	200012c4 	.word	0x200012c4
 8008950:	200012c8 	.word	0x200012c8

08008954 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b086      	sub	sp, #24
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d04f      	beq.n	8008a06 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008966:	2308      	movs	r3, #8
 8008968:	425b      	negs	r3, r3
 800896a:	697a      	ldr	r2, [r7, #20]
 800896c:	4413      	add	r3, r2
 800896e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	685a      	ldr	r2, [r3, #4]
 8008978:	4b25      	ldr	r3, [pc, #148]	@ (8008a10 <vPortFree+0xbc>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4013      	ands	r3, r2
 800897e:	2b00      	cmp	r3, #0
 8008980:	d10b      	bne.n	800899a <vPortFree+0x46>
	__asm volatile
 8008982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008986:	f383 8811 	msr	BASEPRI, r3
 800898a:	f3bf 8f6f 	isb	sy
 800898e:	f3bf 8f4f 	dsb	sy
 8008992:	60fb      	str	r3, [r7, #12]
}
 8008994:	bf00      	nop
 8008996:	bf00      	nop
 8008998:	e7fd      	b.n	8008996 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800899a:	693b      	ldr	r3, [r7, #16]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d00b      	beq.n	80089ba <vPortFree+0x66>
	__asm volatile
 80089a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a6:	f383 8811 	msr	BASEPRI, r3
 80089aa:	f3bf 8f6f 	isb	sy
 80089ae:	f3bf 8f4f 	dsb	sy
 80089b2:	60bb      	str	r3, [r7, #8]
}
 80089b4:	bf00      	nop
 80089b6:	bf00      	nop
 80089b8:	e7fd      	b.n	80089b6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	685a      	ldr	r2, [r3, #4]
 80089be:	4b14      	ldr	r3, [pc, #80]	@ (8008a10 <vPortFree+0xbc>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4013      	ands	r3, r2
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d01e      	beq.n	8008a06 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d11a      	bne.n	8008a06 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	685a      	ldr	r2, [r3, #4]
 80089d4:	4b0e      	ldr	r3, [pc, #56]	@ (8008a10 <vPortFree+0xbc>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	43db      	mvns	r3, r3
 80089da:	401a      	ands	r2, r3
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80089e0:	f7ff f9d8 	bl	8007d94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80089e4:	693b      	ldr	r3, [r7, #16]
 80089e6:	685a      	ldr	r2, [r3, #4]
 80089e8:	4b0a      	ldr	r3, [pc, #40]	@ (8008a14 <vPortFree+0xc0>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4413      	add	r3, r2
 80089ee:	4a09      	ldr	r2, [pc, #36]	@ (8008a14 <vPortFree+0xc0>)
 80089f0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80089f2:	6938      	ldr	r0, [r7, #16]
 80089f4:	f000 f874 	bl	8008ae0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80089f8:	4b07      	ldr	r3, [pc, #28]	@ (8008a18 <vPortFree+0xc4>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	3301      	adds	r3, #1
 80089fe:	4a06      	ldr	r2, [pc, #24]	@ (8008a18 <vPortFree+0xc4>)
 8008a00:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008a02:	f7ff f9d5 	bl	8007db0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a06:	bf00      	nop
 8008a08:	3718      	adds	r7, #24
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}
 8008a0e:	bf00      	nop
 8008a10:	200012d0 	.word	0x200012d0
 8008a14:	200012c0 	.word	0x200012c0
 8008a18:	200012cc 	.word	0x200012cc

08008a1c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a22:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8008a26:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a28:	4b27      	ldr	r3, [pc, #156]	@ (8008ac8 <prvHeapInit+0xac>)
 8008a2a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	f003 0307 	and.w	r3, r3, #7
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d00c      	beq.n	8008a50 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	3307      	adds	r3, #7
 8008a3a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f023 0307 	bic.w	r3, r3, #7
 8008a42:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a44:	68ba      	ldr	r2, [r7, #8]
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	1ad3      	subs	r3, r2, r3
 8008a4a:	4a1f      	ldr	r2, [pc, #124]	@ (8008ac8 <prvHeapInit+0xac>)
 8008a4c:	4413      	add	r3, r2
 8008a4e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a54:	4a1d      	ldr	r2, [pc, #116]	@ (8008acc <prvHeapInit+0xb0>)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8008acc <prvHeapInit+0xb0>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	68ba      	ldr	r2, [r7, #8]
 8008a64:	4413      	add	r3, r2
 8008a66:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008a68:	2208      	movs	r2, #8
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	1a9b      	subs	r3, r3, r2
 8008a6e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f023 0307 	bic.w	r3, r3, #7
 8008a76:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	4a15      	ldr	r2, [pc, #84]	@ (8008ad0 <prvHeapInit+0xb4>)
 8008a7c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008a7e:	4b14      	ldr	r3, [pc, #80]	@ (8008ad0 <prvHeapInit+0xb4>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	2200      	movs	r2, #0
 8008a84:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008a86:	4b12      	ldr	r3, [pc, #72]	@ (8008ad0 <prvHeapInit+0xb4>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2200      	movs	r2, #0
 8008a8c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	68fa      	ldr	r2, [r7, #12]
 8008a96:	1ad2      	subs	r2, r2, r3
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8008ad0 <prvHeapInit+0xb4>)
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8008ad4 <prvHeapInit+0xb8>)
 8008aaa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	4a09      	ldr	r2, [pc, #36]	@ (8008ad8 <prvHeapInit+0xbc>)
 8008ab2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008ab4:	4b09      	ldr	r3, [pc, #36]	@ (8008adc <prvHeapInit+0xc0>)
 8008ab6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008aba:	601a      	str	r2, [r3, #0]
}
 8008abc:	bf00      	nop
 8008abe:	3714      	adds	r7, #20
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac6:	4770      	bx	lr
 8008ac8:	200006fc 	.word	0x200006fc
 8008acc:	200012b4 	.word	0x200012b4
 8008ad0:	200012bc 	.word	0x200012bc
 8008ad4:	200012c4 	.word	0x200012c4
 8008ad8:	200012c0 	.word	0x200012c0
 8008adc:	200012d0 	.word	0x200012d0

08008ae0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ae0:	b480      	push	{r7}
 8008ae2:	b085      	sub	sp, #20
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008ae8:	4b28      	ldr	r3, [pc, #160]	@ (8008b8c <prvInsertBlockIntoFreeList+0xac>)
 8008aea:	60fb      	str	r3, [r7, #12]
 8008aec:	e002      	b.n	8008af4 <prvInsertBlockIntoFreeList+0x14>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	60fb      	str	r3, [r7, #12]
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d8f7      	bhi.n	8008aee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	68ba      	ldr	r2, [r7, #8]
 8008b08:	4413      	add	r3, r2
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d108      	bne.n	8008b22 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	685a      	ldr	r2, [r3, #4]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	441a      	add	r2, r3
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	68ba      	ldr	r2, [r7, #8]
 8008b2c:	441a      	add	r2, r3
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	429a      	cmp	r2, r3
 8008b34:	d118      	bne.n	8008b68 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	4b15      	ldr	r3, [pc, #84]	@ (8008b90 <prvInsertBlockIntoFreeList+0xb0>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d00d      	beq.n	8008b5e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	685a      	ldr	r2, [r3, #4]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	441a      	add	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	681a      	ldr	r2, [r3, #0]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	601a      	str	r2, [r3, #0]
 8008b5c:	e008      	b.n	8008b70 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8008b90 <prvInsertBlockIntoFreeList+0xb0>)
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	601a      	str	r2, [r3, #0]
 8008b66:	e003      	b.n	8008b70 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008b70:	68fa      	ldr	r2, [r7, #12]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d002      	beq.n	8008b7e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	687a      	ldr	r2, [r7, #4]
 8008b7c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008b7e:	bf00      	nop
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr
 8008b8a:	bf00      	nop
 8008b8c:	200012b4 	.word	0x200012b4
 8008b90:	200012bc 	.word	0x200012bc

08008b94 <arm_sin_f32>:
 8008b94:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8008c14 <arm_sin_f32+0x80>
 8008b98:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008b9c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008ba0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ba4:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008ba8:	d504      	bpl.n	8008bb4 <arm_sin_f32+0x20>
 8008baa:	ee17 3a90 	vmov	r3, s15
 8008bae:	3b01      	subs	r3, #1
 8008bb0:	ee07 3a90 	vmov	s15, r3
 8008bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008bb8:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8008c18 <arm_sin_f32+0x84>
 8008bbc:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008bc0:	ee20 0a07 	vmul.f32	s0, s0, s14
 8008bc4:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8008bc8:	ee17 3a90 	vmov	r3, s15
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bd2:	d21a      	bcs.n	8008c0a <arm_sin_f32+0x76>
 8008bd4:	ee07 3a90 	vmov	s15, r3
 8008bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bdc:	1c59      	adds	r1, r3, #1
 8008bde:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008be2:	4a0e      	ldr	r2, [pc, #56]	@ (8008c1c <arm_sin_f32+0x88>)
 8008be4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008be8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008bec:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8008bf0:	ed93 7a00 	vldr	s14, [r3]
 8008bf4:	edd2 6a00 	vldr	s13, [r2]
 8008bf8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008bfc:	ee20 0a26 	vmul.f32	s0, s0, s13
 8008c00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008c04:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008c08:	4770      	bx	lr
 8008c0a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008c0e:	2101      	movs	r1, #1
 8008c10:	2300      	movs	r3, #0
 8008c12:	e7e6      	b.n	8008be2 <arm_sin_f32+0x4e>
 8008c14:	3e22f983 	.word	0x3e22f983
 8008c18:	44000000 	.word	0x44000000
 8008c1c:	08009660 	.word	0x08009660

08008c20 <siprintf>:
 8008c20:	b40e      	push	{r1, r2, r3}
 8008c22:	b500      	push	{lr}
 8008c24:	b09c      	sub	sp, #112	@ 0x70
 8008c26:	ab1d      	add	r3, sp, #116	@ 0x74
 8008c28:	9002      	str	r0, [sp, #8]
 8008c2a:	9006      	str	r0, [sp, #24]
 8008c2c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008c30:	4809      	ldr	r0, [pc, #36]	@ (8008c58 <siprintf+0x38>)
 8008c32:	9107      	str	r1, [sp, #28]
 8008c34:	9104      	str	r1, [sp, #16]
 8008c36:	4909      	ldr	r1, [pc, #36]	@ (8008c5c <siprintf+0x3c>)
 8008c38:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c3c:	9105      	str	r1, [sp, #20]
 8008c3e:	6800      	ldr	r0, [r0, #0]
 8008c40:	9301      	str	r3, [sp, #4]
 8008c42:	a902      	add	r1, sp, #8
 8008c44:	f000 f8aa 	bl	8008d9c <_svfiprintf_r>
 8008c48:	9b02      	ldr	r3, [sp, #8]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	701a      	strb	r2, [r3, #0]
 8008c4e:	b01c      	add	sp, #112	@ 0x70
 8008c50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c54:	b003      	add	sp, #12
 8008c56:	4770      	bx	lr
 8008c58:	20000048 	.word	0x20000048
 8008c5c:	ffff0208 	.word	0xffff0208

08008c60 <memset>:
 8008c60:	4402      	add	r2, r0
 8008c62:	4603      	mov	r3, r0
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d100      	bne.n	8008c6a <memset+0xa>
 8008c68:	4770      	bx	lr
 8008c6a:	f803 1b01 	strb.w	r1, [r3], #1
 8008c6e:	e7f9      	b.n	8008c64 <memset+0x4>

08008c70 <__errno>:
 8008c70:	4b01      	ldr	r3, [pc, #4]	@ (8008c78 <__errno+0x8>)
 8008c72:	6818      	ldr	r0, [r3, #0]
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	20000048 	.word	0x20000048

08008c7c <__libc_init_array>:
 8008c7c:	b570      	push	{r4, r5, r6, lr}
 8008c7e:	4d0d      	ldr	r5, [pc, #52]	@ (8008cb4 <__libc_init_array+0x38>)
 8008c80:	4c0d      	ldr	r4, [pc, #52]	@ (8008cb8 <__libc_init_array+0x3c>)
 8008c82:	1b64      	subs	r4, r4, r5
 8008c84:	10a4      	asrs	r4, r4, #2
 8008c86:	2600      	movs	r6, #0
 8008c88:	42a6      	cmp	r6, r4
 8008c8a:	d109      	bne.n	8008ca0 <__libc_init_array+0x24>
 8008c8c:	4d0b      	ldr	r5, [pc, #44]	@ (8008cbc <__libc_init_array+0x40>)
 8008c8e:	4c0c      	ldr	r4, [pc, #48]	@ (8008cc0 <__libc_init_array+0x44>)
 8008c90:	f000 fc66 	bl	8009560 <_init>
 8008c94:	1b64      	subs	r4, r4, r5
 8008c96:	10a4      	asrs	r4, r4, #2
 8008c98:	2600      	movs	r6, #0
 8008c9a:	42a6      	cmp	r6, r4
 8008c9c:	d105      	bne.n	8008caa <__libc_init_array+0x2e>
 8008c9e:	bd70      	pop	{r4, r5, r6, pc}
 8008ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ca4:	4798      	blx	r3
 8008ca6:	3601      	adds	r6, #1
 8008ca8:	e7ee      	b.n	8008c88 <__libc_init_array+0xc>
 8008caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cae:	4798      	blx	r3
 8008cb0:	3601      	adds	r6, #1
 8008cb2:	e7f2      	b.n	8008c9a <__libc_init_array+0x1e>
 8008cb4:	08009ea0 	.word	0x08009ea0
 8008cb8:	08009ea0 	.word	0x08009ea0
 8008cbc:	08009ea0 	.word	0x08009ea0
 8008cc0:	08009ea4 	.word	0x08009ea4

08008cc4 <__retarget_lock_acquire_recursive>:
 8008cc4:	4770      	bx	lr

08008cc6 <__retarget_lock_release_recursive>:
 8008cc6:	4770      	bx	lr

08008cc8 <memcpy>:
 8008cc8:	440a      	add	r2, r1
 8008cca:	4291      	cmp	r1, r2
 8008ccc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008cd0:	d100      	bne.n	8008cd4 <memcpy+0xc>
 8008cd2:	4770      	bx	lr
 8008cd4:	b510      	push	{r4, lr}
 8008cd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cda:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cde:	4291      	cmp	r1, r2
 8008ce0:	d1f9      	bne.n	8008cd6 <memcpy+0xe>
 8008ce2:	bd10      	pop	{r4, pc}

08008ce4 <__ssputs_r>:
 8008ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ce8:	688e      	ldr	r6, [r1, #8]
 8008cea:	461f      	mov	r7, r3
 8008cec:	42be      	cmp	r6, r7
 8008cee:	680b      	ldr	r3, [r1, #0]
 8008cf0:	4682      	mov	sl, r0
 8008cf2:	460c      	mov	r4, r1
 8008cf4:	4690      	mov	r8, r2
 8008cf6:	d82d      	bhi.n	8008d54 <__ssputs_r+0x70>
 8008cf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008cfc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d00:	d026      	beq.n	8008d50 <__ssputs_r+0x6c>
 8008d02:	6965      	ldr	r5, [r4, #20]
 8008d04:	6909      	ldr	r1, [r1, #16]
 8008d06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d0a:	eba3 0901 	sub.w	r9, r3, r1
 8008d0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d12:	1c7b      	adds	r3, r7, #1
 8008d14:	444b      	add	r3, r9
 8008d16:	106d      	asrs	r5, r5, #1
 8008d18:	429d      	cmp	r5, r3
 8008d1a:	bf38      	it	cc
 8008d1c:	461d      	movcc	r5, r3
 8008d1e:	0553      	lsls	r3, r2, #21
 8008d20:	d527      	bpl.n	8008d72 <__ssputs_r+0x8e>
 8008d22:	4629      	mov	r1, r5
 8008d24:	f000 f958 	bl	8008fd8 <_malloc_r>
 8008d28:	4606      	mov	r6, r0
 8008d2a:	b360      	cbz	r0, 8008d86 <__ssputs_r+0xa2>
 8008d2c:	6921      	ldr	r1, [r4, #16]
 8008d2e:	464a      	mov	r2, r9
 8008d30:	f7ff ffca 	bl	8008cc8 <memcpy>
 8008d34:	89a3      	ldrh	r3, [r4, #12]
 8008d36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d3e:	81a3      	strh	r3, [r4, #12]
 8008d40:	6126      	str	r6, [r4, #16]
 8008d42:	6165      	str	r5, [r4, #20]
 8008d44:	444e      	add	r6, r9
 8008d46:	eba5 0509 	sub.w	r5, r5, r9
 8008d4a:	6026      	str	r6, [r4, #0]
 8008d4c:	60a5      	str	r5, [r4, #8]
 8008d4e:	463e      	mov	r6, r7
 8008d50:	42be      	cmp	r6, r7
 8008d52:	d900      	bls.n	8008d56 <__ssputs_r+0x72>
 8008d54:	463e      	mov	r6, r7
 8008d56:	6820      	ldr	r0, [r4, #0]
 8008d58:	4632      	mov	r2, r6
 8008d5a:	4641      	mov	r1, r8
 8008d5c:	f000 fb84 	bl	8009468 <memmove>
 8008d60:	68a3      	ldr	r3, [r4, #8]
 8008d62:	1b9b      	subs	r3, r3, r6
 8008d64:	60a3      	str	r3, [r4, #8]
 8008d66:	6823      	ldr	r3, [r4, #0]
 8008d68:	4433      	add	r3, r6
 8008d6a:	6023      	str	r3, [r4, #0]
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d72:	462a      	mov	r2, r5
 8008d74:	f000 fb4a 	bl	800940c <_realloc_r>
 8008d78:	4606      	mov	r6, r0
 8008d7a:	2800      	cmp	r0, #0
 8008d7c:	d1e0      	bne.n	8008d40 <__ssputs_r+0x5c>
 8008d7e:	6921      	ldr	r1, [r4, #16]
 8008d80:	4650      	mov	r0, sl
 8008d82:	f000 fb9b 	bl	80094bc <_free_r>
 8008d86:	230c      	movs	r3, #12
 8008d88:	f8ca 3000 	str.w	r3, [sl]
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d92:	81a3      	strh	r3, [r4, #12]
 8008d94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d98:	e7e9      	b.n	8008d6e <__ssputs_r+0x8a>
	...

08008d9c <_svfiprintf_r>:
 8008d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da0:	4698      	mov	r8, r3
 8008da2:	898b      	ldrh	r3, [r1, #12]
 8008da4:	061b      	lsls	r3, r3, #24
 8008da6:	b09d      	sub	sp, #116	@ 0x74
 8008da8:	4607      	mov	r7, r0
 8008daa:	460d      	mov	r5, r1
 8008dac:	4614      	mov	r4, r2
 8008dae:	d510      	bpl.n	8008dd2 <_svfiprintf_r+0x36>
 8008db0:	690b      	ldr	r3, [r1, #16]
 8008db2:	b973      	cbnz	r3, 8008dd2 <_svfiprintf_r+0x36>
 8008db4:	2140      	movs	r1, #64	@ 0x40
 8008db6:	f000 f90f 	bl	8008fd8 <_malloc_r>
 8008dba:	6028      	str	r0, [r5, #0]
 8008dbc:	6128      	str	r0, [r5, #16]
 8008dbe:	b930      	cbnz	r0, 8008dce <_svfiprintf_r+0x32>
 8008dc0:	230c      	movs	r3, #12
 8008dc2:	603b      	str	r3, [r7, #0]
 8008dc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008dc8:	b01d      	add	sp, #116	@ 0x74
 8008dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dce:	2340      	movs	r3, #64	@ 0x40
 8008dd0:	616b      	str	r3, [r5, #20]
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dd6:	2320      	movs	r3, #32
 8008dd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ddc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008de0:	2330      	movs	r3, #48	@ 0x30
 8008de2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008f80 <_svfiprintf_r+0x1e4>
 8008de6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008dea:	f04f 0901 	mov.w	r9, #1
 8008dee:	4623      	mov	r3, r4
 8008df0:	469a      	mov	sl, r3
 8008df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008df6:	b10a      	cbz	r2, 8008dfc <_svfiprintf_r+0x60>
 8008df8:	2a25      	cmp	r2, #37	@ 0x25
 8008dfa:	d1f9      	bne.n	8008df0 <_svfiprintf_r+0x54>
 8008dfc:	ebba 0b04 	subs.w	fp, sl, r4
 8008e00:	d00b      	beq.n	8008e1a <_svfiprintf_r+0x7e>
 8008e02:	465b      	mov	r3, fp
 8008e04:	4622      	mov	r2, r4
 8008e06:	4629      	mov	r1, r5
 8008e08:	4638      	mov	r0, r7
 8008e0a:	f7ff ff6b 	bl	8008ce4 <__ssputs_r>
 8008e0e:	3001      	adds	r0, #1
 8008e10:	f000 80a7 	beq.w	8008f62 <_svfiprintf_r+0x1c6>
 8008e14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e16:	445a      	add	r2, fp
 8008e18:	9209      	str	r2, [sp, #36]	@ 0x24
 8008e1a:	f89a 3000 	ldrb.w	r3, [sl]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f000 809f 	beq.w	8008f62 <_svfiprintf_r+0x1c6>
 8008e24:	2300      	movs	r3, #0
 8008e26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e2e:	f10a 0a01 	add.w	sl, sl, #1
 8008e32:	9304      	str	r3, [sp, #16]
 8008e34:	9307      	str	r3, [sp, #28]
 8008e36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008e3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8008e3c:	4654      	mov	r4, sl
 8008e3e:	2205      	movs	r2, #5
 8008e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e44:	484e      	ldr	r0, [pc, #312]	@ (8008f80 <_svfiprintf_r+0x1e4>)
 8008e46:	f7f7 f9db 	bl	8000200 <memchr>
 8008e4a:	9a04      	ldr	r2, [sp, #16]
 8008e4c:	b9d8      	cbnz	r0, 8008e86 <_svfiprintf_r+0xea>
 8008e4e:	06d0      	lsls	r0, r2, #27
 8008e50:	bf44      	itt	mi
 8008e52:	2320      	movmi	r3, #32
 8008e54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e58:	0711      	lsls	r1, r2, #28
 8008e5a:	bf44      	itt	mi
 8008e5c:	232b      	movmi	r3, #43	@ 0x2b
 8008e5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008e62:	f89a 3000 	ldrb.w	r3, [sl]
 8008e66:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e68:	d015      	beq.n	8008e96 <_svfiprintf_r+0xfa>
 8008e6a:	9a07      	ldr	r2, [sp, #28]
 8008e6c:	4654      	mov	r4, sl
 8008e6e:	2000      	movs	r0, #0
 8008e70:	f04f 0c0a 	mov.w	ip, #10
 8008e74:	4621      	mov	r1, r4
 8008e76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e7a:	3b30      	subs	r3, #48	@ 0x30
 8008e7c:	2b09      	cmp	r3, #9
 8008e7e:	d94b      	bls.n	8008f18 <_svfiprintf_r+0x17c>
 8008e80:	b1b0      	cbz	r0, 8008eb0 <_svfiprintf_r+0x114>
 8008e82:	9207      	str	r2, [sp, #28]
 8008e84:	e014      	b.n	8008eb0 <_svfiprintf_r+0x114>
 8008e86:	eba0 0308 	sub.w	r3, r0, r8
 8008e8a:	fa09 f303 	lsl.w	r3, r9, r3
 8008e8e:	4313      	orrs	r3, r2
 8008e90:	9304      	str	r3, [sp, #16]
 8008e92:	46a2      	mov	sl, r4
 8008e94:	e7d2      	b.n	8008e3c <_svfiprintf_r+0xa0>
 8008e96:	9b03      	ldr	r3, [sp, #12]
 8008e98:	1d19      	adds	r1, r3, #4
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	9103      	str	r1, [sp, #12]
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	bfbb      	ittet	lt
 8008ea2:	425b      	neglt	r3, r3
 8008ea4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ea8:	9307      	strge	r3, [sp, #28]
 8008eaa:	9307      	strlt	r3, [sp, #28]
 8008eac:	bfb8      	it	lt
 8008eae:	9204      	strlt	r2, [sp, #16]
 8008eb0:	7823      	ldrb	r3, [r4, #0]
 8008eb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8008eb4:	d10a      	bne.n	8008ecc <_svfiprintf_r+0x130>
 8008eb6:	7863      	ldrb	r3, [r4, #1]
 8008eb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008eba:	d132      	bne.n	8008f22 <_svfiprintf_r+0x186>
 8008ebc:	9b03      	ldr	r3, [sp, #12]
 8008ebe:	1d1a      	adds	r2, r3, #4
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	9203      	str	r2, [sp, #12]
 8008ec4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ec8:	3402      	adds	r4, #2
 8008eca:	9305      	str	r3, [sp, #20]
 8008ecc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008f90 <_svfiprintf_r+0x1f4>
 8008ed0:	7821      	ldrb	r1, [r4, #0]
 8008ed2:	2203      	movs	r2, #3
 8008ed4:	4650      	mov	r0, sl
 8008ed6:	f7f7 f993 	bl	8000200 <memchr>
 8008eda:	b138      	cbz	r0, 8008eec <_svfiprintf_r+0x150>
 8008edc:	9b04      	ldr	r3, [sp, #16]
 8008ede:	eba0 000a 	sub.w	r0, r0, sl
 8008ee2:	2240      	movs	r2, #64	@ 0x40
 8008ee4:	4082      	lsls	r2, r0
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	3401      	adds	r4, #1
 8008eea:	9304      	str	r3, [sp, #16]
 8008eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ef0:	4824      	ldr	r0, [pc, #144]	@ (8008f84 <_svfiprintf_r+0x1e8>)
 8008ef2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008ef6:	2206      	movs	r2, #6
 8008ef8:	f7f7 f982 	bl	8000200 <memchr>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	d036      	beq.n	8008f6e <_svfiprintf_r+0x1d2>
 8008f00:	4b21      	ldr	r3, [pc, #132]	@ (8008f88 <_svfiprintf_r+0x1ec>)
 8008f02:	bb1b      	cbnz	r3, 8008f4c <_svfiprintf_r+0x1b0>
 8008f04:	9b03      	ldr	r3, [sp, #12]
 8008f06:	3307      	adds	r3, #7
 8008f08:	f023 0307 	bic.w	r3, r3, #7
 8008f0c:	3308      	adds	r3, #8
 8008f0e:	9303      	str	r3, [sp, #12]
 8008f10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f12:	4433      	add	r3, r6
 8008f14:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f16:	e76a      	b.n	8008dee <_svfiprintf_r+0x52>
 8008f18:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	2001      	movs	r0, #1
 8008f20:	e7a8      	b.n	8008e74 <_svfiprintf_r+0xd8>
 8008f22:	2300      	movs	r3, #0
 8008f24:	3401      	adds	r4, #1
 8008f26:	9305      	str	r3, [sp, #20]
 8008f28:	4619      	mov	r1, r3
 8008f2a:	f04f 0c0a 	mov.w	ip, #10
 8008f2e:	4620      	mov	r0, r4
 8008f30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f34:	3a30      	subs	r2, #48	@ 0x30
 8008f36:	2a09      	cmp	r2, #9
 8008f38:	d903      	bls.n	8008f42 <_svfiprintf_r+0x1a6>
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d0c6      	beq.n	8008ecc <_svfiprintf_r+0x130>
 8008f3e:	9105      	str	r1, [sp, #20]
 8008f40:	e7c4      	b.n	8008ecc <_svfiprintf_r+0x130>
 8008f42:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f46:	4604      	mov	r4, r0
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e7f0      	b.n	8008f2e <_svfiprintf_r+0x192>
 8008f4c:	ab03      	add	r3, sp, #12
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	462a      	mov	r2, r5
 8008f52:	4b0e      	ldr	r3, [pc, #56]	@ (8008f8c <_svfiprintf_r+0x1f0>)
 8008f54:	a904      	add	r1, sp, #16
 8008f56:	4638      	mov	r0, r7
 8008f58:	f3af 8000 	nop.w
 8008f5c:	1c42      	adds	r2, r0, #1
 8008f5e:	4606      	mov	r6, r0
 8008f60:	d1d6      	bne.n	8008f10 <_svfiprintf_r+0x174>
 8008f62:	89ab      	ldrh	r3, [r5, #12]
 8008f64:	065b      	lsls	r3, r3, #25
 8008f66:	f53f af2d 	bmi.w	8008dc4 <_svfiprintf_r+0x28>
 8008f6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008f6c:	e72c      	b.n	8008dc8 <_svfiprintf_r+0x2c>
 8008f6e:	ab03      	add	r3, sp, #12
 8008f70:	9300      	str	r3, [sp, #0]
 8008f72:	462a      	mov	r2, r5
 8008f74:	4b05      	ldr	r3, [pc, #20]	@ (8008f8c <_svfiprintf_r+0x1f0>)
 8008f76:	a904      	add	r1, sp, #16
 8008f78:	4638      	mov	r0, r7
 8008f7a:	f000 f91b 	bl	80091b4 <_printf_i>
 8008f7e:	e7ed      	b.n	8008f5c <_svfiprintf_r+0x1c0>
 8008f80:	08009e64 	.word	0x08009e64
 8008f84:	08009e6e 	.word	0x08009e6e
 8008f88:	00000000 	.word	0x00000000
 8008f8c:	08008ce5 	.word	0x08008ce5
 8008f90:	08009e6a 	.word	0x08009e6a

08008f94 <sbrk_aligned>:
 8008f94:	b570      	push	{r4, r5, r6, lr}
 8008f96:	4e0f      	ldr	r6, [pc, #60]	@ (8008fd4 <sbrk_aligned+0x40>)
 8008f98:	460c      	mov	r4, r1
 8008f9a:	6831      	ldr	r1, [r6, #0]
 8008f9c:	4605      	mov	r5, r0
 8008f9e:	b911      	cbnz	r1, 8008fa6 <sbrk_aligned+0x12>
 8008fa0:	f000 fa7c 	bl	800949c <_sbrk_r>
 8008fa4:	6030      	str	r0, [r6, #0]
 8008fa6:	4621      	mov	r1, r4
 8008fa8:	4628      	mov	r0, r5
 8008faa:	f000 fa77 	bl	800949c <_sbrk_r>
 8008fae:	1c43      	adds	r3, r0, #1
 8008fb0:	d103      	bne.n	8008fba <sbrk_aligned+0x26>
 8008fb2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	bd70      	pop	{r4, r5, r6, pc}
 8008fba:	1cc4      	adds	r4, r0, #3
 8008fbc:	f024 0403 	bic.w	r4, r4, #3
 8008fc0:	42a0      	cmp	r0, r4
 8008fc2:	d0f8      	beq.n	8008fb6 <sbrk_aligned+0x22>
 8008fc4:	1a21      	subs	r1, r4, r0
 8008fc6:	4628      	mov	r0, r5
 8008fc8:	f000 fa68 	bl	800949c <_sbrk_r>
 8008fcc:	3001      	adds	r0, #1
 8008fce:	d1f2      	bne.n	8008fb6 <sbrk_aligned+0x22>
 8008fd0:	e7ef      	b.n	8008fb2 <sbrk_aligned+0x1e>
 8008fd2:	bf00      	nop
 8008fd4:	20001410 	.word	0x20001410

08008fd8 <_malloc_r>:
 8008fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fdc:	1ccd      	adds	r5, r1, #3
 8008fde:	f025 0503 	bic.w	r5, r5, #3
 8008fe2:	3508      	adds	r5, #8
 8008fe4:	2d0c      	cmp	r5, #12
 8008fe6:	bf38      	it	cc
 8008fe8:	250c      	movcc	r5, #12
 8008fea:	2d00      	cmp	r5, #0
 8008fec:	4606      	mov	r6, r0
 8008fee:	db01      	blt.n	8008ff4 <_malloc_r+0x1c>
 8008ff0:	42a9      	cmp	r1, r5
 8008ff2:	d904      	bls.n	8008ffe <_malloc_r+0x26>
 8008ff4:	230c      	movs	r3, #12
 8008ff6:	6033      	str	r3, [r6, #0]
 8008ff8:	2000      	movs	r0, #0
 8008ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ffe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80090d4 <_malloc_r+0xfc>
 8009002:	f000 f9f7 	bl	80093f4 <__malloc_lock>
 8009006:	f8d8 3000 	ldr.w	r3, [r8]
 800900a:	461c      	mov	r4, r3
 800900c:	bb44      	cbnz	r4, 8009060 <_malloc_r+0x88>
 800900e:	4629      	mov	r1, r5
 8009010:	4630      	mov	r0, r6
 8009012:	f7ff ffbf 	bl	8008f94 <sbrk_aligned>
 8009016:	1c43      	adds	r3, r0, #1
 8009018:	4604      	mov	r4, r0
 800901a:	d158      	bne.n	80090ce <_malloc_r+0xf6>
 800901c:	f8d8 4000 	ldr.w	r4, [r8]
 8009020:	4627      	mov	r7, r4
 8009022:	2f00      	cmp	r7, #0
 8009024:	d143      	bne.n	80090ae <_malloc_r+0xd6>
 8009026:	2c00      	cmp	r4, #0
 8009028:	d04b      	beq.n	80090c2 <_malloc_r+0xea>
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	4639      	mov	r1, r7
 800902e:	4630      	mov	r0, r6
 8009030:	eb04 0903 	add.w	r9, r4, r3
 8009034:	f000 fa32 	bl	800949c <_sbrk_r>
 8009038:	4581      	cmp	r9, r0
 800903a:	d142      	bne.n	80090c2 <_malloc_r+0xea>
 800903c:	6821      	ldr	r1, [r4, #0]
 800903e:	1a6d      	subs	r5, r5, r1
 8009040:	4629      	mov	r1, r5
 8009042:	4630      	mov	r0, r6
 8009044:	f7ff ffa6 	bl	8008f94 <sbrk_aligned>
 8009048:	3001      	adds	r0, #1
 800904a:	d03a      	beq.n	80090c2 <_malloc_r+0xea>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	442b      	add	r3, r5
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	f8d8 3000 	ldr.w	r3, [r8]
 8009056:	685a      	ldr	r2, [r3, #4]
 8009058:	bb62      	cbnz	r2, 80090b4 <_malloc_r+0xdc>
 800905a:	f8c8 7000 	str.w	r7, [r8]
 800905e:	e00f      	b.n	8009080 <_malloc_r+0xa8>
 8009060:	6822      	ldr	r2, [r4, #0]
 8009062:	1b52      	subs	r2, r2, r5
 8009064:	d420      	bmi.n	80090a8 <_malloc_r+0xd0>
 8009066:	2a0b      	cmp	r2, #11
 8009068:	d917      	bls.n	800909a <_malloc_r+0xc2>
 800906a:	1961      	adds	r1, r4, r5
 800906c:	42a3      	cmp	r3, r4
 800906e:	6025      	str	r5, [r4, #0]
 8009070:	bf18      	it	ne
 8009072:	6059      	strne	r1, [r3, #4]
 8009074:	6863      	ldr	r3, [r4, #4]
 8009076:	bf08      	it	eq
 8009078:	f8c8 1000 	streq.w	r1, [r8]
 800907c:	5162      	str	r2, [r4, r5]
 800907e:	604b      	str	r3, [r1, #4]
 8009080:	4630      	mov	r0, r6
 8009082:	f000 f9bd 	bl	8009400 <__malloc_unlock>
 8009086:	f104 000b 	add.w	r0, r4, #11
 800908a:	1d23      	adds	r3, r4, #4
 800908c:	f020 0007 	bic.w	r0, r0, #7
 8009090:	1ac2      	subs	r2, r0, r3
 8009092:	bf1c      	itt	ne
 8009094:	1a1b      	subne	r3, r3, r0
 8009096:	50a3      	strne	r3, [r4, r2]
 8009098:	e7af      	b.n	8008ffa <_malloc_r+0x22>
 800909a:	6862      	ldr	r2, [r4, #4]
 800909c:	42a3      	cmp	r3, r4
 800909e:	bf0c      	ite	eq
 80090a0:	f8c8 2000 	streq.w	r2, [r8]
 80090a4:	605a      	strne	r2, [r3, #4]
 80090a6:	e7eb      	b.n	8009080 <_malloc_r+0xa8>
 80090a8:	4623      	mov	r3, r4
 80090aa:	6864      	ldr	r4, [r4, #4]
 80090ac:	e7ae      	b.n	800900c <_malloc_r+0x34>
 80090ae:	463c      	mov	r4, r7
 80090b0:	687f      	ldr	r7, [r7, #4]
 80090b2:	e7b6      	b.n	8009022 <_malloc_r+0x4a>
 80090b4:	461a      	mov	r2, r3
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	42a3      	cmp	r3, r4
 80090ba:	d1fb      	bne.n	80090b4 <_malloc_r+0xdc>
 80090bc:	2300      	movs	r3, #0
 80090be:	6053      	str	r3, [r2, #4]
 80090c0:	e7de      	b.n	8009080 <_malloc_r+0xa8>
 80090c2:	230c      	movs	r3, #12
 80090c4:	6033      	str	r3, [r6, #0]
 80090c6:	4630      	mov	r0, r6
 80090c8:	f000 f99a 	bl	8009400 <__malloc_unlock>
 80090cc:	e794      	b.n	8008ff8 <_malloc_r+0x20>
 80090ce:	6005      	str	r5, [r0, #0]
 80090d0:	e7d6      	b.n	8009080 <_malloc_r+0xa8>
 80090d2:	bf00      	nop
 80090d4:	20001414 	.word	0x20001414

080090d8 <_printf_common>:
 80090d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090dc:	4616      	mov	r6, r2
 80090de:	4698      	mov	r8, r3
 80090e0:	688a      	ldr	r2, [r1, #8]
 80090e2:	690b      	ldr	r3, [r1, #16]
 80090e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80090e8:	4293      	cmp	r3, r2
 80090ea:	bfb8      	it	lt
 80090ec:	4613      	movlt	r3, r2
 80090ee:	6033      	str	r3, [r6, #0]
 80090f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80090f4:	4607      	mov	r7, r0
 80090f6:	460c      	mov	r4, r1
 80090f8:	b10a      	cbz	r2, 80090fe <_printf_common+0x26>
 80090fa:	3301      	adds	r3, #1
 80090fc:	6033      	str	r3, [r6, #0]
 80090fe:	6823      	ldr	r3, [r4, #0]
 8009100:	0699      	lsls	r1, r3, #26
 8009102:	bf42      	ittt	mi
 8009104:	6833      	ldrmi	r3, [r6, #0]
 8009106:	3302      	addmi	r3, #2
 8009108:	6033      	strmi	r3, [r6, #0]
 800910a:	6825      	ldr	r5, [r4, #0]
 800910c:	f015 0506 	ands.w	r5, r5, #6
 8009110:	d106      	bne.n	8009120 <_printf_common+0x48>
 8009112:	f104 0a19 	add.w	sl, r4, #25
 8009116:	68e3      	ldr	r3, [r4, #12]
 8009118:	6832      	ldr	r2, [r6, #0]
 800911a:	1a9b      	subs	r3, r3, r2
 800911c:	42ab      	cmp	r3, r5
 800911e:	dc26      	bgt.n	800916e <_printf_common+0x96>
 8009120:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009124:	6822      	ldr	r2, [r4, #0]
 8009126:	3b00      	subs	r3, #0
 8009128:	bf18      	it	ne
 800912a:	2301      	movne	r3, #1
 800912c:	0692      	lsls	r2, r2, #26
 800912e:	d42b      	bmi.n	8009188 <_printf_common+0xb0>
 8009130:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009134:	4641      	mov	r1, r8
 8009136:	4638      	mov	r0, r7
 8009138:	47c8      	blx	r9
 800913a:	3001      	adds	r0, #1
 800913c:	d01e      	beq.n	800917c <_printf_common+0xa4>
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	6922      	ldr	r2, [r4, #16]
 8009142:	f003 0306 	and.w	r3, r3, #6
 8009146:	2b04      	cmp	r3, #4
 8009148:	bf02      	ittt	eq
 800914a:	68e5      	ldreq	r5, [r4, #12]
 800914c:	6833      	ldreq	r3, [r6, #0]
 800914e:	1aed      	subeq	r5, r5, r3
 8009150:	68a3      	ldr	r3, [r4, #8]
 8009152:	bf0c      	ite	eq
 8009154:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009158:	2500      	movne	r5, #0
 800915a:	4293      	cmp	r3, r2
 800915c:	bfc4      	itt	gt
 800915e:	1a9b      	subgt	r3, r3, r2
 8009160:	18ed      	addgt	r5, r5, r3
 8009162:	2600      	movs	r6, #0
 8009164:	341a      	adds	r4, #26
 8009166:	42b5      	cmp	r5, r6
 8009168:	d11a      	bne.n	80091a0 <_printf_common+0xc8>
 800916a:	2000      	movs	r0, #0
 800916c:	e008      	b.n	8009180 <_printf_common+0xa8>
 800916e:	2301      	movs	r3, #1
 8009170:	4652      	mov	r2, sl
 8009172:	4641      	mov	r1, r8
 8009174:	4638      	mov	r0, r7
 8009176:	47c8      	blx	r9
 8009178:	3001      	adds	r0, #1
 800917a:	d103      	bne.n	8009184 <_printf_common+0xac>
 800917c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009184:	3501      	adds	r5, #1
 8009186:	e7c6      	b.n	8009116 <_printf_common+0x3e>
 8009188:	18e1      	adds	r1, r4, r3
 800918a:	1c5a      	adds	r2, r3, #1
 800918c:	2030      	movs	r0, #48	@ 0x30
 800918e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009192:	4422      	add	r2, r4
 8009194:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009198:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800919c:	3302      	adds	r3, #2
 800919e:	e7c7      	b.n	8009130 <_printf_common+0x58>
 80091a0:	2301      	movs	r3, #1
 80091a2:	4622      	mov	r2, r4
 80091a4:	4641      	mov	r1, r8
 80091a6:	4638      	mov	r0, r7
 80091a8:	47c8      	blx	r9
 80091aa:	3001      	adds	r0, #1
 80091ac:	d0e6      	beq.n	800917c <_printf_common+0xa4>
 80091ae:	3601      	adds	r6, #1
 80091b0:	e7d9      	b.n	8009166 <_printf_common+0x8e>
	...

080091b4 <_printf_i>:
 80091b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091b8:	7e0f      	ldrb	r7, [r1, #24]
 80091ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091bc:	2f78      	cmp	r7, #120	@ 0x78
 80091be:	4691      	mov	r9, r2
 80091c0:	4680      	mov	r8, r0
 80091c2:	460c      	mov	r4, r1
 80091c4:	469a      	mov	sl, r3
 80091c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80091ca:	d807      	bhi.n	80091dc <_printf_i+0x28>
 80091cc:	2f62      	cmp	r7, #98	@ 0x62
 80091ce:	d80a      	bhi.n	80091e6 <_printf_i+0x32>
 80091d0:	2f00      	cmp	r7, #0
 80091d2:	f000 80d2 	beq.w	800937a <_printf_i+0x1c6>
 80091d6:	2f58      	cmp	r7, #88	@ 0x58
 80091d8:	f000 80b9 	beq.w	800934e <_printf_i+0x19a>
 80091dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80091e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80091e4:	e03a      	b.n	800925c <_printf_i+0xa8>
 80091e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80091ea:	2b15      	cmp	r3, #21
 80091ec:	d8f6      	bhi.n	80091dc <_printf_i+0x28>
 80091ee:	a101      	add	r1, pc, #4	@ (adr r1, 80091f4 <_printf_i+0x40>)
 80091f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80091f4:	0800924d 	.word	0x0800924d
 80091f8:	08009261 	.word	0x08009261
 80091fc:	080091dd 	.word	0x080091dd
 8009200:	080091dd 	.word	0x080091dd
 8009204:	080091dd 	.word	0x080091dd
 8009208:	080091dd 	.word	0x080091dd
 800920c:	08009261 	.word	0x08009261
 8009210:	080091dd 	.word	0x080091dd
 8009214:	080091dd 	.word	0x080091dd
 8009218:	080091dd 	.word	0x080091dd
 800921c:	080091dd 	.word	0x080091dd
 8009220:	08009361 	.word	0x08009361
 8009224:	0800928b 	.word	0x0800928b
 8009228:	0800931b 	.word	0x0800931b
 800922c:	080091dd 	.word	0x080091dd
 8009230:	080091dd 	.word	0x080091dd
 8009234:	08009383 	.word	0x08009383
 8009238:	080091dd 	.word	0x080091dd
 800923c:	0800928b 	.word	0x0800928b
 8009240:	080091dd 	.word	0x080091dd
 8009244:	080091dd 	.word	0x080091dd
 8009248:	08009323 	.word	0x08009323
 800924c:	6833      	ldr	r3, [r6, #0]
 800924e:	1d1a      	adds	r2, r3, #4
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	6032      	str	r2, [r6, #0]
 8009254:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009258:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800925c:	2301      	movs	r3, #1
 800925e:	e09d      	b.n	800939c <_printf_i+0x1e8>
 8009260:	6833      	ldr	r3, [r6, #0]
 8009262:	6820      	ldr	r0, [r4, #0]
 8009264:	1d19      	adds	r1, r3, #4
 8009266:	6031      	str	r1, [r6, #0]
 8009268:	0606      	lsls	r6, r0, #24
 800926a:	d501      	bpl.n	8009270 <_printf_i+0xbc>
 800926c:	681d      	ldr	r5, [r3, #0]
 800926e:	e003      	b.n	8009278 <_printf_i+0xc4>
 8009270:	0645      	lsls	r5, r0, #25
 8009272:	d5fb      	bpl.n	800926c <_printf_i+0xb8>
 8009274:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009278:	2d00      	cmp	r5, #0
 800927a:	da03      	bge.n	8009284 <_printf_i+0xd0>
 800927c:	232d      	movs	r3, #45	@ 0x2d
 800927e:	426d      	negs	r5, r5
 8009280:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009284:	4859      	ldr	r0, [pc, #356]	@ (80093ec <_printf_i+0x238>)
 8009286:	230a      	movs	r3, #10
 8009288:	e011      	b.n	80092ae <_printf_i+0xfa>
 800928a:	6821      	ldr	r1, [r4, #0]
 800928c:	6833      	ldr	r3, [r6, #0]
 800928e:	0608      	lsls	r0, r1, #24
 8009290:	f853 5b04 	ldr.w	r5, [r3], #4
 8009294:	d402      	bmi.n	800929c <_printf_i+0xe8>
 8009296:	0649      	lsls	r1, r1, #25
 8009298:	bf48      	it	mi
 800929a:	b2ad      	uxthmi	r5, r5
 800929c:	2f6f      	cmp	r7, #111	@ 0x6f
 800929e:	4853      	ldr	r0, [pc, #332]	@ (80093ec <_printf_i+0x238>)
 80092a0:	6033      	str	r3, [r6, #0]
 80092a2:	bf14      	ite	ne
 80092a4:	230a      	movne	r3, #10
 80092a6:	2308      	moveq	r3, #8
 80092a8:	2100      	movs	r1, #0
 80092aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092ae:	6866      	ldr	r6, [r4, #4]
 80092b0:	60a6      	str	r6, [r4, #8]
 80092b2:	2e00      	cmp	r6, #0
 80092b4:	bfa2      	ittt	ge
 80092b6:	6821      	ldrge	r1, [r4, #0]
 80092b8:	f021 0104 	bicge.w	r1, r1, #4
 80092bc:	6021      	strge	r1, [r4, #0]
 80092be:	b90d      	cbnz	r5, 80092c4 <_printf_i+0x110>
 80092c0:	2e00      	cmp	r6, #0
 80092c2:	d04b      	beq.n	800935c <_printf_i+0x1a8>
 80092c4:	4616      	mov	r6, r2
 80092c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80092ca:	fb03 5711 	mls	r7, r3, r1, r5
 80092ce:	5dc7      	ldrb	r7, [r0, r7]
 80092d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80092d4:	462f      	mov	r7, r5
 80092d6:	42bb      	cmp	r3, r7
 80092d8:	460d      	mov	r5, r1
 80092da:	d9f4      	bls.n	80092c6 <_printf_i+0x112>
 80092dc:	2b08      	cmp	r3, #8
 80092de:	d10b      	bne.n	80092f8 <_printf_i+0x144>
 80092e0:	6823      	ldr	r3, [r4, #0]
 80092e2:	07df      	lsls	r7, r3, #31
 80092e4:	d508      	bpl.n	80092f8 <_printf_i+0x144>
 80092e6:	6923      	ldr	r3, [r4, #16]
 80092e8:	6861      	ldr	r1, [r4, #4]
 80092ea:	4299      	cmp	r1, r3
 80092ec:	bfde      	ittt	le
 80092ee:	2330      	movle	r3, #48	@ 0x30
 80092f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80092f4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80092f8:	1b92      	subs	r2, r2, r6
 80092fa:	6122      	str	r2, [r4, #16]
 80092fc:	f8cd a000 	str.w	sl, [sp]
 8009300:	464b      	mov	r3, r9
 8009302:	aa03      	add	r2, sp, #12
 8009304:	4621      	mov	r1, r4
 8009306:	4640      	mov	r0, r8
 8009308:	f7ff fee6 	bl	80090d8 <_printf_common>
 800930c:	3001      	adds	r0, #1
 800930e:	d14a      	bne.n	80093a6 <_printf_i+0x1f2>
 8009310:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009314:	b004      	add	sp, #16
 8009316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800931a:	6823      	ldr	r3, [r4, #0]
 800931c:	f043 0320 	orr.w	r3, r3, #32
 8009320:	6023      	str	r3, [r4, #0]
 8009322:	4833      	ldr	r0, [pc, #204]	@ (80093f0 <_printf_i+0x23c>)
 8009324:	2778      	movs	r7, #120	@ 0x78
 8009326:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	6831      	ldr	r1, [r6, #0]
 800932e:	061f      	lsls	r7, r3, #24
 8009330:	f851 5b04 	ldr.w	r5, [r1], #4
 8009334:	d402      	bmi.n	800933c <_printf_i+0x188>
 8009336:	065f      	lsls	r7, r3, #25
 8009338:	bf48      	it	mi
 800933a:	b2ad      	uxthmi	r5, r5
 800933c:	6031      	str	r1, [r6, #0]
 800933e:	07d9      	lsls	r1, r3, #31
 8009340:	bf44      	itt	mi
 8009342:	f043 0320 	orrmi.w	r3, r3, #32
 8009346:	6023      	strmi	r3, [r4, #0]
 8009348:	b11d      	cbz	r5, 8009352 <_printf_i+0x19e>
 800934a:	2310      	movs	r3, #16
 800934c:	e7ac      	b.n	80092a8 <_printf_i+0xf4>
 800934e:	4827      	ldr	r0, [pc, #156]	@ (80093ec <_printf_i+0x238>)
 8009350:	e7e9      	b.n	8009326 <_printf_i+0x172>
 8009352:	6823      	ldr	r3, [r4, #0]
 8009354:	f023 0320 	bic.w	r3, r3, #32
 8009358:	6023      	str	r3, [r4, #0]
 800935a:	e7f6      	b.n	800934a <_printf_i+0x196>
 800935c:	4616      	mov	r6, r2
 800935e:	e7bd      	b.n	80092dc <_printf_i+0x128>
 8009360:	6833      	ldr	r3, [r6, #0]
 8009362:	6825      	ldr	r5, [r4, #0]
 8009364:	6961      	ldr	r1, [r4, #20]
 8009366:	1d18      	adds	r0, r3, #4
 8009368:	6030      	str	r0, [r6, #0]
 800936a:	062e      	lsls	r6, r5, #24
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	d501      	bpl.n	8009374 <_printf_i+0x1c0>
 8009370:	6019      	str	r1, [r3, #0]
 8009372:	e002      	b.n	800937a <_printf_i+0x1c6>
 8009374:	0668      	lsls	r0, r5, #25
 8009376:	d5fb      	bpl.n	8009370 <_printf_i+0x1bc>
 8009378:	8019      	strh	r1, [r3, #0]
 800937a:	2300      	movs	r3, #0
 800937c:	6123      	str	r3, [r4, #16]
 800937e:	4616      	mov	r6, r2
 8009380:	e7bc      	b.n	80092fc <_printf_i+0x148>
 8009382:	6833      	ldr	r3, [r6, #0]
 8009384:	1d1a      	adds	r2, r3, #4
 8009386:	6032      	str	r2, [r6, #0]
 8009388:	681e      	ldr	r6, [r3, #0]
 800938a:	6862      	ldr	r2, [r4, #4]
 800938c:	2100      	movs	r1, #0
 800938e:	4630      	mov	r0, r6
 8009390:	f7f6 ff36 	bl	8000200 <memchr>
 8009394:	b108      	cbz	r0, 800939a <_printf_i+0x1e6>
 8009396:	1b80      	subs	r0, r0, r6
 8009398:	6060      	str	r0, [r4, #4]
 800939a:	6863      	ldr	r3, [r4, #4]
 800939c:	6123      	str	r3, [r4, #16]
 800939e:	2300      	movs	r3, #0
 80093a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093a4:	e7aa      	b.n	80092fc <_printf_i+0x148>
 80093a6:	6923      	ldr	r3, [r4, #16]
 80093a8:	4632      	mov	r2, r6
 80093aa:	4649      	mov	r1, r9
 80093ac:	4640      	mov	r0, r8
 80093ae:	47d0      	blx	sl
 80093b0:	3001      	adds	r0, #1
 80093b2:	d0ad      	beq.n	8009310 <_printf_i+0x15c>
 80093b4:	6823      	ldr	r3, [r4, #0]
 80093b6:	079b      	lsls	r3, r3, #30
 80093b8:	d413      	bmi.n	80093e2 <_printf_i+0x22e>
 80093ba:	68e0      	ldr	r0, [r4, #12]
 80093bc:	9b03      	ldr	r3, [sp, #12]
 80093be:	4298      	cmp	r0, r3
 80093c0:	bfb8      	it	lt
 80093c2:	4618      	movlt	r0, r3
 80093c4:	e7a6      	b.n	8009314 <_printf_i+0x160>
 80093c6:	2301      	movs	r3, #1
 80093c8:	4632      	mov	r2, r6
 80093ca:	4649      	mov	r1, r9
 80093cc:	4640      	mov	r0, r8
 80093ce:	47d0      	blx	sl
 80093d0:	3001      	adds	r0, #1
 80093d2:	d09d      	beq.n	8009310 <_printf_i+0x15c>
 80093d4:	3501      	adds	r5, #1
 80093d6:	68e3      	ldr	r3, [r4, #12]
 80093d8:	9903      	ldr	r1, [sp, #12]
 80093da:	1a5b      	subs	r3, r3, r1
 80093dc:	42ab      	cmp	r3, r5
 80093de:	dcf2      	bgt.n	80093c6 <_printf_i+0x212>
 80093e0:	e7eb      	b.n	80093ba <_printf_i+0x206>
 80093e2:	2500      	movs	r5, #0
 80093e4:	f104 0619 	add.w	r6, r4, #25
 80093e8:	e7f5      	b.n	80093d6 <_printf_i+0x222>
 80093ea:	bf00      	nop
 80093ec:	08009e75 	.word	0x08009e75
 80093f0:	08009e86 	.word	0x08009e86

080093f4 <__malloc_lock>:
 80093f4:	4801      	ldr	r0, [pc, #4]	@ (80093fc <__malloc_lock+0x8>)
 80093f6:	f7ff bc65 	b.w	8008cc4 <__retarget_lock_acquire_recursive>
 80093fa:	bf00      	nop
 80093fc:	2000140c 	.word	0x2000140c

08009400 <__malloc_unlock>:
 8009400:	4801      	ldr	r0, [pc, #4]	@ (8009408 <__malloc_unlock+0x8>)
 8009402:	f7ff bc60 	b.w	8008cc6 <__retarget_lock_release_recursive>
 8009406:	bf00      	nop
 8009408:	2000140c 	.word	0x2000140c

0800940c <_realloc_r>:
 800940c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009410:	4680      	mov	r8, r0
 8009412:	4615      	mov	r5, r2
 8009414:	460c      	mov	r4, r1
 8009416:	b921      	cbnz	r1, 8009422 <_realloc_r+0x16>
 8009418:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800941c:	4611      	mov	r1, r2
 800941e:	f7ff bddb 	b.w	8008fd8 <_malloc_r>
 8009422:	b92a      	cbnz	r2, 8009430 <_realloc_r+0x24>
 8009424:	f000 f84a 	bl	80094bc <_free_r>
 8009428:	2400      	movs	r4, #0
 800942a:	4620      	mov	r0, r4
 800942c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009430:	f000 f88e 	bl	8009550 <_malloc_usable_size_r>
 8009434:	4285      	cmp	r5, r0
 8009436:	4606      	mov	r6, r0
 8009438:	d802      	bhi.n	8009440 <_realloc_r+0x34>
 800943a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800943e:	d8f4      	bhi.n	800942a <_realloc_r+0x1e>
 8009440:	4629      	mov	r1, r5
 8009442:	4640      	mov	r0, r8
 8009444:	f7ff fdc8 	bl	8008fd8 <_malloc_r>
 8009448:	4607      	mov	r7, r0
 800944a:	2800      	cmp	r0, #0
 800944c:	d0ec      	beq.n	8009428 <_realloc_r+0x1c>
 800944e:	42b5      	cmp	r5, r6
 8009450:	462a      	mov	r2, r5
 8009452:	4621      	mov	r1, r4
 8009454:	bf28      	it	cs
 8009456:	4632      	movcs	r2, r6
 8009458:	f7ff fc36 	bl	8008cc8 <memcpy>
 800945c:	4621      	mov	r1, r4
 800945e:	4640      	mov	r0, r8
 8009460:	f000 f82c 	bl	80094bc <_free_r>
 8009464:	463c      	mov	r4, r7
 8009466:	e7e0      	b.n	800942a <_realloc_r+0x1e>

08009468 <memmove>:
 8009468:	4288      	cmp	r0, r1
 800946a:	b510      	push	{r4, lr}
 800946c:	eb01 0402 	add.w	r4, r1, r2
 8009470:	d902      	bls.n	8009478 <memmove+0x10>
 8009472:	4284      	cmp	r4, r0
 8009474:	4623      	mov	r3, r4
 8009476:	d807      	bhi.n	8009488 <memmove+0x20>
 8009478:	1e43      	subs	r3, r0, #1
 800947a:	42a1      	cmp	r1, r4
 800947c:	d008      	beq.n	8009490 <memmove+0x28>
 800947e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009482:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009486:	e7f8      	b.n	800947a <memmove+0x12>
 8009488:	4402      	add	r2, r0
 800948a:	4601      	mov	r1, r0
 800948c:	428a      	cmp	r2, r1
 800948e:	d100      	bne.n	8009492 <memmove+0x2a>
 8009490:	bd10      	pop	{r4, pc}
 8009492:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009496:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800949a:	e7f7      	b.n	800948c <memmove+0x24>

0800949c <_sbrk_r>:
 800949c:	b538      	push	{r3, r4, r5, lr}
 800949e:	4d06      	ldr	r5, [pc, #24]	@ (80094b8 <_sbrk_r+0x1c>)
 80094a0:	2300      	movs	r3, #0
 80094a2:	4604      	mov	r4, r0
 80094a4:	4608      	mov	r0, r1
 80094a6:	602b      	str	r3, [r5, #0]
 80094a8:	f7f8 fc10 	bl	8001ccc <_sbrk>
 80094ac:	1c43      	adds	r3, r0, #1
 80094ae:	d102      	bne.n	80094b6 <_sbrk_r+0x1a>
 80094b0:	682b      	ldr	r3, [r5, #0]
 80094b2:	b103      	cbz	r3, 80094b6 <_sbrk_r+0x1a>
 80094b4:	6023      	str	r3, [r4, #0]
 80094b6:	bd38      	pop	{r3, r4, r5, pc}
 80094b8:	20001418 	.word	0x20001418

080094bc <_free_r>:
 80094bc:	b538      	push	{r3, r4, r5, lr}
 80094be:	4605      	mov	r5, r0
 80094c0:	2900      	cmp	r1, #0
 80094c2:	d041      	beq.n	8009548 <_free_r+0x8c>
 80094c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80094c8:	1f0c      	subs	r4, r1, #4
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	bfb8      	it	lt
 80094ce:	18e4      	addlt	r4, r4, r3
 80094d0:	f7ff ff90 	bl	80093f4 <__malloc_lock>
 80094d4:	4a1d      	ldr	r2, [pc, #116]	@ (800954c <_free_r+0x90>)
 80094d6:	6813      	ldr	r3, [r2, #0]
 80094d8:	b933      	cbnz	r3, 80094e8 <_free_r+0x2c>
 80094da:	6063      	str	r3, [r4, #4]
 80094dc:	6014      	str	r4, [r2, #0]
 80094de:	4628      	mov	r0, r5
 80094e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094e4:	f7ff bf8c 	b.w	8009400 <__malloc_unlock>
 80094e8:	42a3      	cmp	r3, r4
 80094ea:	d908      	bls.n	80094fe <_free_r+0x42>
 80094ec:	6820      	ldr	r0, [r4, #0]
 80094ee:	1821      	adds	r1, r4, r0
 80094f0:	428b      	cmp	r3, r1
 80094f2:	bf01      	itttt	eq
 80094f4:	6819      	ldreq	r1, [r3, #0]
 80094f6:	685b      	ldreq	r3, [r3, #4]
 80094f8:	1809      	addeq	r1, r1, r0
 80094fa:	6021      	streq	r1, [r4, #0]
 80094fc:	e7ed      	b.n	80094da <_free_r+0x1e>
 80094fe:	461a      	mov	r2, r3
 8009500:	685b      	ldr	r3, [r3, #4]
 8009502:	b10b      	cbz	r3, 8009508 <_free_r+0x4c>
 8009504:	42a3      	cmp	r3, r4
 8009506:	d9fa      	bls.n	80094fe <_free_r+0x42>
 8009508:	6811      	ldr	r1, [r2, #0]
 800950a:	1850      	adds	r0, r2, r1
 800950c:	42a0      	cmp	r0, r4
 800950e:	d10b      	bne.n	8009528 <_free_r+0x6c>
 8009510:	6820      	ldr	r0, [r4, #0]
 8009512:	4401      	add	r1, r0
 8009514:	1850      	adds	r0, r2, r1
 8009516:	4283      	cmp	r3, r0
 8009518:	6011      	str	r1, [r2, #0]
 800951a:	d1e0      	bne.n	80094de <_free_r+0x22>
 800951c:	6818      	ldr	r0, [r3, #0]
 800951e:	685b      	ldr	r3, [r3, #4]
 8009520:	6053      	str	r3, [r2, #4]
 8009522:	4408      	add	r0, r1
 8009524:	6010      	str	r0, [r2, #0]
 8009526:	e7da      	b.n	80094de <_free_r+0x22>
 8009528:	d902      	bls.n	8009530 <_free_r+0x74>
 800952a:	230c      	movs	r3, #12
 800952c:	602b      	str	r3, [r5, #0]
 800952e:	e7d6      	b.n	80094de <_free_r+0x22>
 8009530:	6820      	ldr	r0, [r4, #0]
 8009532:	1821      	adds	r1, r4, r0
 8009534:	428b      	cmp	r3, r1
 8009536:	bf04      	itt	eq
 8009538:	6819      	ldreq	r1, [r3, #0]
 800953a:	685b      	ldreq	r3, [r3, #4]
 800953c:	6063      	str	r3, [r4, #4]
 800953e:	bf04      	itt	eq
 8009540:	1809      	addeq	r1, r1, r0
 8009542:	6021      	streq	r1, [r4, #0]
 8009544:	6054      	str	r4, [r2, #4]
 8009546:	e7ca      	b.n	80094de <_free_r+0x22>
 8009548:	bd38      	pop	{r3, r4, r5, pc}
 800954a:	bf00      	nop
 800954c:	20001414 	.word	0x20001414

08009550 <_malloc_usable_size_r>:
 8009550:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009554:	1f18      	subs	r0, r3, #4
 8009556:	2b00      	cmp	r3, #0
 8009558:	bfbc      	itt	lt
 800955a:	580b      	ldrlt	r3, [r1, r0]
 800955c:	18c0      	addlt	r0, r0, r3
 800955e:	4770      	bx	lr

08009560 <_init>:
 8009560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009562:	bf00      	nop
 8009564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009566:	bc08      	pop	{r3}
 8009568:	469e      	mov	lr, r3
 800956a:	4770      	bx	lr

0800956c <_fini>:
 800956c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956e:	bf00      	nop
 8009570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009572:	bc08      	pop	{r3}
 8009574:	469e      	mov	lr, r3
 8009576:	4770      	bx	lr
