

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'
================================================================
* Date:           Tue Feb  3 20:26:54 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_41_2_VITIS_LOOP_43_3  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    351|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|      85|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      85|    423|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_233_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln41_fu_263_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln43_fu_416_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln47_1_fu_360_p2       |         +|   0|  0|  32|          25|          25|
    |add_ln47_fu_355_p2         |         +|   0|  0|  31|          24|          24|
    |add_ln49_fu_432_p2         |         +|   0|  0|  32|          25|          15|
    |and_ln47_fu_388_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln49_fu_464_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_227_p2        |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln43_1_fu_422_p2      |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln43_fu_269_p2        |      icmp|   0|  0|  15|           7|           8|
    |select_ln41_1_fu_283_p3    |    select|   0|  0|  24|           1|           1|
    |select_ln41_2_fu_291_p3    |    select|   0|  0|   8|           1|           9|
    |select_ln41_fu_275_p3      |    select|   0|  0|   7|           1|           1|
    |select_ln47_1_fu_408_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln47_fu_400_p3      |    select|   0|  0|  24|           1|          23|
    |select_ln49_1_fu_484_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln49_fu_476_p3      |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_1_fu_394_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln47_fu_382_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln49_1_fu_470_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln49_fu_458_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 351|         149|         215|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_blk_n_R                             |   9|          2|    1|          2|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   15|         30|
    |empty_fu_108                          |   9|          2|   24|         48|
    |i_fu_116                              |   9|          2|    9|         18|
    |indvar_flatten_fu_120                 |   9|          2|   15|         30|
    |j_fu_112                              |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   73|        146|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_reg_545                                  |  24|   0|   24|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |empty_fu_108                               |  24|   0|   24|          0|
    |i_fu_116                                   |   9|   0|    9|          0|
    |indvar_flatten_fu_120                      |  15|   0|   15|          0|
    |j_fu_112                                   |   7|   0|    7|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  85|   0|   85|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_rst                                                       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_start                                                     |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_done                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_idle                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|ap_ready                                                     |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3|  return value|
|m_axi_A_0_AWVALID                                            |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREADY                                            |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWADDR                                             |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWID                                               |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLEN                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWSIZE                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWBURST                                            |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWLOCK                                             |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWCACHE                                            |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWPROT                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWQOS                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWREGION                                           |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_AWUSER                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WVALID                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WREADY                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WDATA                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WSTRB                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WLAST                                              |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WID                                                |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_WUSER                                              |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARVALID                                            |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREADY                                            |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARADDR                                             |  out|   64|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARID                                               |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLEN                                              |  out|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARSIZE                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARBURST                                            |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARLOCK                                             |  out|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARCACHE                                            |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARPROT                                             |  out|    3|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARQOS                                              |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARREGION                                           |  out|    4|       m_axi|                                                    A|       pointer|
|m_axi_A_0_ARUSER                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RVALID                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RREADY                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RDATA                                              |   in|   32|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RLAST                                              |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RID                                                |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RFIFONUM                                           |   in|    9|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RUSER                                              |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_RRESP                                              |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BVALID                                             |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BREADY                                             |  out|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BRESP                                              |   in|    2|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BID                                                |   in|    1|       m_axi|                                                    A|       pointer|
|m_axi_A_0_BUSER                                              |   in|    1|       m_axi|                                                    A|       pointer|
|sext_ln41                                                    |   in|   62|     ap_none|                                            sext_ln41|        scalar|
|denom_row_address0                                           |  out|    8|   ap_memory|                                            denom_row|         array|
|denom_row_ce0                                                |  out|    1|   ap_memory|                                            denom_row|         array|
|denom_row_we0                                                |  out|    1|   ap_memory|                                            denom_row|         array|
|denom_row_d0                                                 |  out|   24|   ap_memory|                                            denom_row|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0  |  out|   12|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0  |  out|   12|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0  |  out|   12|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0       |  out|    1|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0        |  out|   24|   ap_memory|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0    |  out|   12|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0         |  out|    1|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0         |  out|    1|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0          |  out|   24|   ap_memory|     top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A|         array|
+-------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:43]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:41]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln41_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln41"   --->   Operation 10 'read' 'sext_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln41_cast = sext i62 %sext_ln41_read"   --->   Operation 11 'sext' 'sext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, void @empty, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln41 = store i9 0, i9 %i" [top.cpp:41]   --->   Operation 19 'store' 'store_ln41' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln43 = store i7 0, i7 %j" [top.cpp:43]   --->   Operation 20 'store' 'store_ln43' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [top.cpp:41]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%icmp_ln41 = icmp_eq  i15 %indvar_flatten_load, i15 16384" [top.cpp:41]   --->   Operation 25 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%add_ln41_1 = add i15 %indvar_flatten_load, i15 1" [top.cpp:41]   --->   Operation 26 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.end20, void %for.body32.preheader.exitStub" [top.cpp:41]   --->   Operation 27 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln41 = store i15 %add_ln41_1, i15 %indvar_flatten" [top.cpp:41]   --->   Operation 28 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 %sext_ln41_cast" [top.cpp:41]   --->   Operation 29 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (7.30ns)   --->   "%A_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %A_addr" [top.cpp:45]   --->   Operation 30 'read' 'A_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%a = trunc i32 %A_addr_read" [top.cpp:45]   --->   Operation 31 'trunc' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 93 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:41]   --->   Operation 32 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:43]   --->   Operation 33 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:41]   --->   Operation 34 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.92ns)   --->   "%add_ln41 = add i9 %i_load, i9 1" [top.cpp:41]   --->   Operation 35 'add' 'add_ln41' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_2_VITIS_LOOP_43_3_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.89ns)   --->   "%icmp_ln43 = icmp_eq  i7 %j_load, i7 64" [top.cpp:43]   --->   Operation 38 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.42ns)   --->   "%select_ln41 = select i1 %icmp_ln43, i7 0, i7 %j_load" [top.cpp:41]   --->   Operation 39 'select' 'select_ln41' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.43ns)   --->   "%select_ln41_1 = select i1 %icmp_ln43, i24 0, i24 %p_load" [top.cpp:41]   --->   Operation 40 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.45ns)   --->   "%select_ln41_2 = select i1 %icmp_ln43, i9 %add_ln41, i9 %i_load" [top.cpp:41]   --->   Operation 41 'select' 'select_ln41_2' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i9 %select_ln41_2" [top.cpp:41]   --->   Operation 42 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i9 %select_ln41_2" [top.cpp:41]   --->   Operation 43 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i7 %select_ln41" [top.cpp:43]   --->   Operation 44 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:44]   --->   Operation 45 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln41, i32 2, i32 5" [top.cpp:43]   --->   Operation 46 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln41, i4 %lshr_ln" [top.cpp:46]   --->   Operation 47 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i12 %tmp_7" [top.cpp:46]   --->   Operation 48 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 0, i64 %zext_ln46" [top.cpp:46]   --->   Operation 49 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 0, i64 %zext_ln46" [top.cpp:46]   --->   Operation 50 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 0, i64 %zext_ln46" [top.cpp:46]   --->   Operation 51 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 0, i64 %zext_ln46" [top.cpp:46]   --->   Operation 52 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.62ns)   --->   "%switch_ln46 = switch i2 %trunc_ln43, void %arrayidx176.case.3, i2 0, void %arrayidx176.case.0, i2 1, void %arrayidx176.case.1, i2 2, void %arrayidx176.case.2" [top.cpp:46]   --->   Operation 53 'switch' 'switch_ln46' <Predicate = true> <Delay = 0.62>
ST_3 : Operation 54 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln46 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr" [top.cpp:46]   --->   Operation 54 'store' 'store_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx176.exit" [top.cpp:46]   --->   Operation 55 'br' 'br_ln46' <Predicate = (trunc_ln43 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln46 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr" [top.cpp:46]   --->   Operation 56 'store' 'store_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx176.exit" [top.cpp:46]   --->   Operation 57 'br' 'br_ln46' <Predicate = (trunc_ln43 == 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln46 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr" [top.cpp:46]   --->   Operation 58 'store' 'store_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx176.exit" [top.cpp:46]   --->   Operation 59 'br' 'br_ln46' <Predicate = (trunc_ln43 == 0)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln46 = store i24 %a, i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr" [top.cpp:46]   --->   Operation 60 'store' 'store_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx176.exit" [top.cpp:46]   --->   Operation 61 'br' 'br_ln46' <Predicate = (trunc_ln43 == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i24 %select_ln41_1" [top.cpp:47]   --->   Operation 62 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i24 %a" [top.cpp:47]   --->   Operation 63 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.10ns)   --->   "%add_ln47 = add i24 %a, i24 %select_ln41_1" [top.cpp:47]   --->   Operation 64 'add' 'add_ln47' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.10ns)   --->   "%add_ln47_1 = add i25 %sext_ln47_1, i25 %sext_ln47" [top.cpp:47]   --->   Operation 65 'add' 'add_ln47_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln47_1, i32 24" [top.cpp:47]   --->   Operation 66 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln47, i32 23" [top.cpp:47]   --->   Operation 67 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%xor_ln47 = xor i1 %tmp, i1 1" [top.cpp:47]   --->   Operation 68 'xor' 'xor_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%and_ln47 = and i1 %tmp_39, i1 %xor_ln47" [top.cpp:47]   --->   Operation 69 'and' 'and_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%xor_ln47_1 = xor i1 %tmp, i1 %tmp_39" [top.cpp:47]   --->   Operation 70 'xor' 'xor_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln47_1)   --->   "%select_ln47 = select i1 %and_ln47, i24 8388607, i24 8388608" [top.cpp:47]   --->   Operation 71 'select' 'select_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln47_1 = select i1 %xor_ln47_1, i24 %select_ln47, i24 %add_ln47" [top.cpp:47]   --->   Operation 72 'select' 'select_ln47_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.89ns)   --->   "%add_ln43 = add i7 %select_ln41, i7 1" [top.cpp:43]   --->   Operation 73 'add' 'add_ln43' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.89ns)   --->   "%icmp_ln43_1 = icmp_eq  i7 %add_ln43, i7 64" [top.cpp:43]   --->   Operation 74 'icmp' 'icmp_ln43_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i24 %select_ln47_1" [top.cpp:49]   --->   Operation 75 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.10ns)   --->   "%add_ln49 = add i25 %sext_ln49, i25 16384" [top.cpp:49]   --->   Operation 76 'add' 'add_ln49' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln49, i32 24" [top.cpp:49]   --->   Operation 77 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%trunc_ln49 = trunc i25 %add_ln49" [top.cpp:49]   --->   Operation 78 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln49, i32 23" [top.cpp:49]   --->   Operation 79 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49 = xor i1 %tmp_40, i1 1" [top.cpp:49]   --->   Operation 80 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%and_ln49 = and i1 %tmp_41, i1 %xor_ln49" [top.cpp:49]   --->   Operation 81 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49_1 = xor i1 %tmp_40, i1 %tmp_41" [top.cpp:49]   --->   Operation 82 'xor' 'xor_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%select_ln49 = select i1 %and_ln49, i24 8388607, i24 8388608" [top.cpp:49]   --->   Operation 83 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %xor_ln49_1, i24 %select_ln49, i24 %trunc_ln49" [top.cpp:49]   --->   Operation 84 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%denom_row_addr = getelementptr i24 %denom_row, i64 0, i64 %zext_ln41" [top.cpp:49]   --->   Operation 85 'getelementptr' 'denom_row_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43_1, void %new.latch.arrayidx176.exit, void %last.iter.arrayidx176.exit" [top.cpp:43]   --->   Operation 86 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln49 = store i24 %select_ln49_1, i8 %denom_row_addr" [top.cpp:49]   --->   Operation 87 'store' 'store_ln49' <Predicate = (icmp_ln43_1)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln43 = br void %new.latch.arrayidx176.exit" [top.cpp:43]   --->   Operation 88 'br' 'br_ln43' <Predicate = (icmp_ln43_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln41 = store i9 %select_ln41_2, i9 %i" [top.cpp:41]   --->   Operation 89 'store' 'store_ln41' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln43 = store i7 %add_ln43, i7 %j" [top.cpp:43]   --->   Operation 90 'store' 'store_ln43' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln47 = store i24 %select_ln47_1, i24 %empty" [top.cpp:47]   --->   Operation 91 'store' 'store_ln47' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body9" [top.cpp:43]   --->   Operation 92 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln41]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ denom_row]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                   (alloca           ) [ 0111]
j                                                       (alloca           ) [ 0111]
i                                                       (alloca           ) [ 0111]
indvar_flatten                                          (alloca           ) [ 0100]
sext_ln41_read                                          (read             ) [ 0000]
sext_ln41_cast                                          (sext             ) [ 0110]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specmemcore_ln0                                         (specmemcore      ) [ 0000]
specinterface_ln0                                       (specinterface    ) [ 0000]
store_ln0                                               (store            ) [ 0000]
store_ln41                                              (store            ) [ 0000]
store_ln43                                              (store            ) [ 0000]
store_ln0                                               (store            ) [ 0000]
br_ln0                                                  (br               ) [ 0000]
indvar_flatten_load                                     (load             ) [ 0000]
specbitsmap_ln0                                         (specbitsmap      ) [ 0000]
icmp_ln41                                               (icmp             ) [ 0110]
add_ln41_1                                              (add              ) [ 0000]
br_ln41                                                 (br               ) [ 0000]
store_ln41                                              (store            ) [ 0000]
A_addr                                                  (getelementptr    ) [ 0000]
A_addr_read                                             (read             ) [ 0000]
a                                                       (trunc            ) [ 0101]
p_load                                                  (load             ) [ 0000]
j_load                                                  (load             ) [ 0000]
i_load                                                  (load             ) [ 0000]
add_ln41                                                (add              ) [ 0000]
specloopname_ln0                                        (specloopname     ) [ 0000]
speclooptripcount_ln0                                   (speclooptripcount) [ 0000]
icmp_ln43                                               (icmp             ) [ 0000]
select_ln41                                             (select           ) [ 0000]
select_ln41_1                                           (select           ) [ 0000]
select_ln41_2                                           (select           ) [ 0000]
trunc_ln41                                              (trunc            ) [ 0000]
zext_ln41                                               (zext             ) [ 0000]
trunc_ln43                                              (trunc            ) [ 0101]
specpipeline_ln44                                       (specpipeline     ) [ 0000]
lshr_ln                                                 (partselect       ) [ 0000]
tmp_7                                                   (bitconcatenate   ) [ 0000]
zext_ln46                                               (zext             ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr (getelementptr    ) [ 0000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr   (getelementptr    ) [ 0000]
switch_ln46                                             (switch           ) [ 0000]
store_ln46                                              (store            ) [ 0000]
br_ln46                                                 (br               ) [ 0000]
store_ln46                                              (store            ) [ 0000]
br_ln46                                                 (br               ) [ 0000]
store_ln46                                              (store            ) [ 0000]
br_ln46                                                 (br               ) [ 0000]
store_ln46                                              (store            ) [ 0000]
br_ln46                                                 (br               ) [ 0000]
sext_ln47                                               (sext             ) [ 0000]
sext_ln47_1                                             (sext             ) [ 0000]
add_ln47                                                (add              ) [ 0000]
add_ln47_1                                              (add              ) [ 0000]
tmp                                                     (bitselect        ) [ 0000]
tmp_39                                                  (bitselect        ) [ 0000]
xor_ln47                                                (xor              ) [ 0000]
and_ln47                                                (and              ) [ 0000]
xor_ln47_1                                              (xor              ) [ 0000]
select_ln47                                             (select           ) [ 0000]
select_ln47_1                                           (select           ) [ 0000]
add_ln43                                                (add              ) [ 0000]
icmp_ln43_1                                             (icmp             ) [ 0101]
sext_ln49                                               (sext             ) [ 0000]
add_ln49                                                (add              ) [ 0000]
tmp_40                                                  (bitselect        ) [ 0000]
trunc_ln49                                              (trunc            ) [ 0000]
tmp_41                                                  (bitselect        ) [ 0000]
xor_ln49                                                (xor              ) [ 0000]
and_ln49                                                (and              ) [ 0000]
xor_ln49_1                                              (xor              ) [ 0000]
select_ln49                                             (select           ) [ 0000]
select_ln49_1                                           (select           ) [ 0000]
denom_row_addr                                          (getelementptr    ) [ 0000]
br_ln43                                                 (br               ) [ 0000]
store_ln49                                              (store            ) [ 0000]
br_ln43                                                 (br               ) [ 0000]
store_ln41                                              (store            ) [ 0000]
store_ln43                                              (store            ) [ 0000]
store_ln47                                              (store            ) [ 0000]
br_ln43                                                 (br               ) [ 0000]
ret_ln0                                                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln41">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="denom_row">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="denom_row"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_41_2_VITIS_LOOP_43_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="empty_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sext_ln41_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="62" slack="0"/>
<pin id="126" dir="0" index="1" bw="62" slack="0"/>
<pin id="127" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln41_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="24" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="24" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="12" slack="0"/>
<pin id="141" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="24" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="12" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln46_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="1"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln46_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="24" slack="1"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln46_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln46_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="1"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="denom_row_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="denom_row_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln49_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="24" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="A_addr_read_read_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_addr_read/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln41_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="62" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_cast/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="15" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln41_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln43_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="24" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln41_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="15" slack="0"/>
<pin id="229" dir="0" index="1" bw="15" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln41_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="15" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln41_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="0"/>
<pin id="241" dir="0" index="1" bw="15" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_addr_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="1"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="a_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="2"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="2"/>
<pin id="259" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="2"/>
<pin id="262" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln41_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln43_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln41_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="7" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln41_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="24" slack="0"/>
<pin id="286" dir="0" index="2" bw="24" slack="0"/>
<pin id="287" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln41_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="0"/>
<pin id="294" dir="0" index="2" bw="9" slack="0"/>
<pin id="295" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln41_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="9" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln41_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln43_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="lshr_ln_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="0" index="3" bw="4" slack="0"/>
<pin id="317" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln46_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="switch_ln46_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="0" index="3" bw="2" slack="0"/>
<pin id="343" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln46/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln47_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="0"/>
<pin id="350" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln47_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="1"/>
<pin id="354" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln47_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln47_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="24" slack="1"/>
<pin id="357" dir="0" index="1" bw="24" slack="0"/>
<pin id="358" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln47_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="24" slack="0"/>
<pin id="362" dir="0" index="1" bw="24" slack="0"/>
<pin id="363" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="25" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_39_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="24" slack="0"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="xor_ln47_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="and_ln47_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln47_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47_1/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln47_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="24" slack="0"/>
<pin id="403" dir="0" index="2" bw="24" slack="0"/>
<pin id="404" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln47_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="24" slack="0"/>
<pin id="411" dir="0" index="2" bw="24" slack="0"/>
<pin id="412" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln47_1/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln43_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln43_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="7" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln49_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln49_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="24" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_40_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="25" slack="0"/>
<pin id="441" dir="0" index="2" bw="6" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln49_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="25" slack="0"/>
<pin id="448" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_41_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="25" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="xor_ln49_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln49_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln49_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_1/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln49_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="24" slack="0"/>
<pin id="479" dir="0" index="2" bw="24" slack="0"/>
<pin id="480" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln49_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="24" slack="0"/>
<pin id="487" dir="0" index="2" bw="24" slack="0"/>
<pin id="488" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln41_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="0" index="1" bw="9" slack="2"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln43_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="7" slack="0"/>
<pin id="500" dir="0" index="1" bw="7" slack="2"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="store_ln47_store_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="24" slack="0"/>
<pin id="505" dir="0" index="1" bw="24" slack="2"/>
<pin id="506" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="empty_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="24" slack="0"/>
<pin id="510" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="515" class="1005" name="j_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="529" class="1005" name="indvar_flatten_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="15" slack="0"/>
<pin id="531" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="536" class="1005" name="sext_ln41_cast_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="1"/>
<pin id="538" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41_cast "/>
</bind>
</comp>

<comp id="541" class="1005" name="icmp_ln41_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="1"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="545" class="1005" name="a_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="24" slack="1"/>
<pin id="547" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="82" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="82" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="82" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="82" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="144" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="137" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="130" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="151" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="82" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="58" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="124" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="44" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="56" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="244" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="253"><net_src comp="195" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="257" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="257" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="269" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="254" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="296"><net_src comp="269" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="263" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="260" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="291" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="311"><net_src comp="275" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="275" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="76" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="78" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="80" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="299" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="312" pin="4"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="337"><net_src comp="330" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="344"><net_src comp="308" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="84" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="86" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="88" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="283" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="283" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="348" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="90" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="92" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="379"><net_src comp="94" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="355" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="96" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="366" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="98" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="374" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="366" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="374" pin="3"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="100" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="102" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="400" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="355" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="275" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="104" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="70" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="408" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="90" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="92" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="432" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="90" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="432" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="96" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="462"><net_src comp="438" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="98" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="450" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="438" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="450" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="464" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="100" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="102" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="470" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="476" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="446" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="492"><net_src comp="484" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="497"><net_src comp="291" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="416" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="408" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="108" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="518"><net_src comp="112" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="520"><net_src comp="515" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="521"><net_src comp="515" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="525"><net_src comp="116" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="532"><net_src comp="120" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="539"><net_src comp="200" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="544"><net_src comp="227" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="250" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="552"><net_src comp="545" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="554"><net_src comp="545" pin="1"/><net_sink comp="355" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
	Port: denom_row | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {3 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {3 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : A | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : sext_ln41 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : denom_row | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1 | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln41 : 1
		store_ln43 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln41 : 2
		add_ln41_1 : 2
		br_ln41 : 3
		store_ln41 : 3
	State 2
		A_addr_read : 1
		a : 1
	State 3
		add_ln41 : 1
		icmp_ln43 : 1
		select_ln41 : 2
		select_ln41_1 : 2
		select_ln41_2 : 2
		trunc_ln41 : 3
		zext_ln41 : 3
		trunc_ln43 : 3
		lshr_ln : 3
		tmp_7 : 4
		zext_ln46 : 5
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_addr : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_addr : 6
		switch_ln46 : 4
		store_ln46 : 7
		store_ln46 : 7
		store_ln46 : 7
		store_ln46 : 7
		sext_ln47 : 3
		add_ln47 : 3
		add_ln47_1 : 4
		tmp : 5
		tmp_39 : 4
		xor_ln47 : 6
		and_ln47 : 6
		xor_ln47_1 : 6
		select_ln47 : 6
		select_ln47_1 : 7
		add_ln43 : 3
		icmp_ln43_1 : 4
		sext_ln49 : 8
		add_ln49 : 9
		tmp_40 : 10
		trunc_ln49 : 10
		tmp_41 : 10
		xor_ln49 : 11
		and_ln49 : 11
		xor_ln49_1 : 11
		select_ln49 : 11
		select_ln49_1 : 12
		denom_row_addr : 4
		br_ln43 : 5
		store_ln49 : 13
		store_ln41 : 3
		store_ln43 : 4
		store_ln47 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln41_1_fu_233     |    0    |    22   |
|          |       add_ln41_fu_263      |    0    |    16   |
|    add   |       add_ln47_fu_355      |    0    |    31   |
|          |      add_ln47_1_fu_360     |    0    |    31   |
|          |       add_ln43_fu_416      |    0    |    14   |
|          |       add_ln49_fu_432      |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |     select_ln41_fu_275     |    0    |    7    |
|          |    select_ln41_1_fu_283    |    0    |    24   |
|          |    select_ln41_2_fu_291    |    0    |    8    |
|  select  |     select_ln47_fu_400     |    0    |    24   |
|          |    select_ln47_1_fu_408    |    0    |    24   |
|          |     select_ln49_fu_476     |    0    |    24   |
|          |    select_ln49_1_fu_484    |    0    |    24   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln41_fu_227      |    0    |    22   |
|   icmp   |      icmp_ln43_fu_269      |    0    |    14   |
|          |     icmp_ln43_1_fu_422     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |       xor_ln47_fu_382      |    0    |    2    |
|    xor   |      xor_ln47_1_fu_394     |    0    |    2    |
|          |       xor_ln49_fu_458      |    0    |    2    |
|          |      xor_ln49_1_fu_470     |    0    |    2    |
|----------|----------------------------|---------|---------|
|    and   |       and_ln47_fu_388      |    0    |    2    |
|          |       and_ln49_fu_464      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln41_read_read_fu_124 |    0    |    0    |
|          |   A_addr_read_read_fu_195  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    sext_ln41_cast_fu_200   |    0    |    0    |
|   sext   |      sext_ln47_fu_348      |    0    |    0    |
|          |     sext_ln47_1_fu_352     |    0    |    0    |
|          |      sext_ln49_fu_428      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          a_fu_250          |    0    |    0    |
|   trunc  |      trunc_ln41_fu_299     |    0    |    0    |
|          |      trunc_ln43_fu_308     |    0    |    0    |
|          |      trunc_ln49_fu_446     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln41_fu_303      |    0    |    0    |
|          |      zext_ln46_fu_330      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|       lshr_ln_fu_312       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_7_fu_322        |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |     switch_ln46_fu_338     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_366         |    0    |    0    |
| bitselect|        tmp_39_fu_374       |    0    |    0    |
|          |        tmp_40_fu_438       |    0    |    0    |
|          |        tmp_41_fu_450       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   342   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       a_reg_545      |   24   |
|     empty_reg_508    |   24   |
|       i_reg_522      |    9   |
|   icmp_ln41_reg_541  |    1   |
|indvar_flatten_reg_529|   15   |
|       j_reg_515      |    7   |
|sext_ln41_cast_reg_536|   64   |
+----------------------+--------+
|         Total        |   144  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   342  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   144  |    -   |
+-----------+--------+--------+
|   Total   |   144  |   342  |
+-----------+--------+--------+
