// Seed: 1593386010
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  module_0 modCall_1 (id_4);
  input wire id_4;
  inout wire id_3;
  inout wor id_2;
  output wire id_1;
  assign id_2 = -1;
  assign id_5[1] = id_4;
  wire id_6;
endmodule
macromodule module_2 #(
    parameter id_11 = 32'd51,
    parameter id_12 = 32'd30,
    parameter id_6  = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 (id_3);
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wand id_1;
  bit [-1 'd0 : id_6] id_8;
  wire id_9;
  assign id_1 = id_6;
  assign id_1 = -1;
  logic [7:0] id_10;
  wire _id_11;
  logic _id_12;
  always id_8 <= -1;
  wire id_13;
  assign id_10[id_12] = 1;
  wire id_14;
  wire [1 'b0 : id_11] id_15;
endmodule
