# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 2000 3.2e-05 4096 330 1640 581120 156.117 120.664 4635.88 3590.4 8503.31 8503.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 0.000512 512 210 480 35072 1.13725 0.830336 9.01338 26.3008 37.3841 37.4764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.000512 2048 180 820 31104 3.49411 46.4954 104.935 154.968 155.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 820 6.4e-05 1024 70 1010 281600 24.1373 13.519 347.833 419.467 805.123 805.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1290 0.000512 512 100 250 36864 0.831968 4.23117 43.9572 49.065 49.1233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1030 0.000256 2048 230 1260 62976 9.26826 7.0185 174.403 209.194 399.986 400.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 0.001024 512 330 650 16896 0.368352 0.362496 5.22682 18.419 24.449 24.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 0.001024 1024 450 540 17216 0.6928 8.32918 26.3016 35.3658 35.4228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1540 0.000256 2048 80 640 75776 7.072 88.0947 209.773 304.984 305.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 900 0.000256 4096 270 3150 54784 11.4932 13.9313 714.935 418.906 1159.34 1159.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 2000 3.2e-05 4096 330 1640 580896 156.65 120.865 5242.92 3623.38 9144.04 9144.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 0.000512 512 210 480 34848 1.14384 0.831456 10.4041 26.2869 38.7634 38.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.000512 2048 180 820 31104 3.4839 53.3058 104.962 161.796 161.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 820 6.4e-05 1024 70 1010 282240 24.1568 13.8936 402.957 427.877 875.903 876.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1290 0.000512 512 100 250 36864 0.831584 4.84778 43.8327 49.558 49.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1030 0.000256 2048 230 1260 63072 9.32627 7.12915 199.166 209.821 425.551 425.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 0.001024 512 330 650 16848 0.369088 0.362944 6.10915 18.3396 25.2546 25.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 0.001024 1024 450 540 17208 0.695776 9.70547 26.3004 36.7452 36.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1540 0.000256 2048 80 640 75744 7.05242 101.838 209.713 318.647 318.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 900 0.000256 4096 270 3150 54864 11.5682 13.9715 818.07 419.476 1263.17 1263.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 2000 3.2e-05 4096 330 1640 580800 156.192 120.776 5466.33 3587.11 9330.64 9330.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 0.000512 512 210 480 34880 1.13981 0.827392 10.916 26.1694 39.1465 39.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.000512 2048 180 820 31040 3.47955 55.5553 104.732 163.811 163.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 820 6.4e-05 1024 70 1010 281600 24.1427 13.5153 419.025 419.301 876.146 876.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1290 0.000512 512 100 250 36880 0.836864 5.06925 42.7689 48.7157 48.7763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1030 0.000256 2048 230 1260 62720 9.25453 7.0672 207.707 208.929 433.062 433.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 0.001024 512 330 650 16800 0.36864 0.362496 6.34912 18.2228 25.3767 25.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 0.001024 1024 450 540 17200 0.696064 10.182 26.2864 37.2075 37.2627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1540 0.000256 2048 80 640 75760 7.08294 106.479 209.668 323.275 323.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 900 0.000256 4096 270 3150 54720 11.5078 13.9551 852.303 418.673 1296.52 1296.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 2000 3.2e-05 4096 330 1640 580992 155.914 120.691 5102.77 3608.09 8987.69 8987.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 0.000512 512 210 480 34944 1.13731 0.82944 10.1655 26.2315 38.4616 38.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.000512 2048 180 820 31008 3.48054 51.7847 104.749 160.06 160.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 820 6.4e-05 1024 70 1010 281088 24.107 13.4943 389.182 418.745 845.691 845.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1290 0.000512 512 100 250 36864 0.833536 4.7472 42.9924 48.6167 48.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1030 0.000256 2048 230 1260 62976 9.27328 7.07584 194.711 209.604 420.767 420.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 0.001024 512 330 650 16704 0.36864 0.362656 5.86938 18.2681 24.9403 25.0158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 0.001024 1024 450 540 17184 0.694752 9.49862 26.2963 36.532 36.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1540 0.000256 2048 80 640 75744 7.10298 99.121 209.761 316.028 316.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 900 0.000256 4096 270 3150 54720 11.4895 13.9318 793.984 419.213 1238.69 1238.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 2000 3.2e-05 4096 330 1640 580800 157.219 121.047 5160.6 3591.46 9030.56 9030.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 0.000512 512 210 480 34800 1.14528 0.830688 10.2802 26.2476 38.6048 38.7011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.000512 2048 180 820 31000 3.47766 52.4013 105.56 161.481 161.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 820 6.4e-05 1024 70 1010 281600 24.1882 13.534 394.898 419.089 851.873 852.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1290 0.000512 512 100 250 36800 0.834784 4.78848 43.658 49.3269 49.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1030 0.000256 2048 230 1260 63200 9.33546 7.05587 197.468 209.755 423.721 423.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 0.001024 512 330 650 16800 0.370112 0.364192 6.00762 18.2229 25.0351 25.1142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 0.001024 1024 450 540 17200 0.69728 9.61946 26.325 36.6854 36.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1540 0.000256 2048 80 640 75700 7.04922 99.813 209.667 316.572 316.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 900 0.000256 4096 270 3150 54800 11.58 13.9851 803.952 419.358 1248.95 1249.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 2000 3.2e-05 4096 330 1640 580608 156.291 120.794 5274.18 3605.04 9156.53 9156.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 0.000512 512 210 480 34496 1.13459 0.821696 10.5388 26.0576 38.6526 38.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.000512 2048 180 820 31024 3.48115 54.0522 104.765 162.338 162.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 820 6.4e-05 1024 70 1010 281344 24.1082 13.5127 405.691 418.506 861.981 862.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1290 0.000512 512 100 250 36848 0.83328 4.94822 43.6404 49.4649 49.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1030 0.000256 2048 230 1260 63168 9.27763 7.03898 202.184 209.493 428.095 428.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 0.001024 512 330 650 16576 0.366816 0.36192 6.11542 18.0771 24.9941 25.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 0.001024 1024 450 540 17136 0.693312 9.89984 26.2371 36.8702 36.9277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1540 0.000256 2048 80 640 75712 7.05152 103.018 209.559 319.673 319.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 900 0.000256 4096 270 3150 54656 11.5057 13.953 820.412 418.938 1264.89 1264.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 2000 3.2e-05 4096 330 1640 580800 156.527 120.846 5312.56 3585.4 9175.57 9175.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 0.000512 512 210 480 35040 1.14211 0.833536 10.751 26.2973 39.1254 39.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.000512 2048 180 820 30960 3.47293 54.1082 104.612 162.236 162.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 820 6.4e-05 1024 70 1010 280320 24.1627 13.5159 405.353 417.562 860.753 860.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1290 0.000512 512 100 250 36840 0.833152 4.99658 43.8845 49.7543 49.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1030 0.000256 2048 230 1260 62880 9.28038 7.04102 202.436 208.997 427.852 427.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 0.001024 512 330 650 16560 0.368352 0.361408 6.13411 18.0788 25.0125 25.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 0.001024 1024 450 540 17160 0.695296 9.92762 26.2781 36.9438 36.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1540 0.000256 2048 80 640 75720 7.06845 103.648 209.603 320.363 320.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 900 0.000256 4096 270 3150 54720 11.5531 13.9738 828.042 419.312 1272.96 1273.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 2000 3.2e-05 4096 330 1640 580608 156.303 120.709 5141.98 3609.13 9028.35 9028.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 0.000512 512 210 480 34816 1.14397 0.832512 10.3188 26.3452 38.7425 38.8368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.000512 2048 180 820 30976 3.48416 52.2642 104.751 160.545 160.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 820 6.4e-05 1024 70 1010 280576 24.0861 13.4922 393.918 418.096 849.759 849.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1290 0.000512 512 100 250 36736 0.834816 4.79846 43.6033 49.2802 49.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1030 0.000256 2048 230 1260 62976 9.26275 7.02704 195.841 209.343 421.58 421.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 0.001024 512 330 650 16640 0.367616 0.362496 5.97811 18.1781 24.9592 25.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 0.001024 1024 450 540 17152 0.70016 9.62784 26.2978 36.6701 36.7289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1540 0.000256 2048 80 640 75648 7.10758 99.5397 209.582 316.275 316.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 900 0.000256 4096 270 3150 54528 11.4811 13.9309 797.041 418.531 1241.06 1241.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 2000 3.2e-05 4096 330 1640 580608 156.099 120.634 5182.75 3589.35 9049.06 9049.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 0.000512 512 210 480 34560 1.13171 0.8192 10.3698 26.0425 38.4646 38.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.000512 2048 180 820 30912 3.47434 52.9088 104.763 161.19 161.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 820 6.4e-05 1024 70 1010 279552 24.0051 13.4471 393.59 416.959 848.158 848.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1290 0.000512 512 100 250 36672 0.831616 4.85011 42.3435 48.0679 48.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1030 0.000256 2048 230 1260 62208 9.24874 7.00298 195.475 208.848 420.676 420.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 0.001024 512 330 650 16512 0.366688 0.36208 6.00464 18.0289 24.8355 24.9083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 0.001024 1024 450 540 17088 0.694432 9.66906 26.3029 36.7111 36.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1540 0.000256 2048 80 640 75648 7.05981 100.286 209.781 317.17 317.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 900 0.000256 4096 270 3150 54144 11.4627 13.9117 799.079 417.546 1242.07 1242.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 2000 3.2e-05 4096 330 1640 580800 156.684 121.031 5518.76 3607.12 9403.82 9404.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 0.000512 512 210 480 34400 1.13533 0.819104 11.1111 26.0177 39.1843 39.2745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.000512 2048 180 820 30800 3.46768 56.1685 104.375 164.055 164.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 820 6.4e-05 1024 70 1010 278400 24.2177 13.5475 419.386 416.603 873.913 874.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1290 0.000512 512 100 250 36600 0.82848 5.19168 32.8151 38.8771 38.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1030 0.000256 2048 230 1260 62400 9.28282 7.02438 208.757 208.735 433.903 433.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 0.001024 512 330 650 16400 0.36848 0.361728 6.41203 17.9098 25.1216 25.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 0.001024 1024 450 540 17000 0.694048 10.2871 26.1623 37.187 37.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1540 0.000256 2048 80 640 75600 7.10157 107.879 209.44 324.463 324.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 900 0.000256 4096 270 3150 54400 11.5036 13.9407 854.819 417.383 1297.72 1297.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 2000 3.2e-05 4096 330 1640 580608 156.073 120.711 6473.35 3590.37 10340.7 10340.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 0.000512 512 210 480 33792 1.12518 0.810112 12.7933 25.7224 40.5518 40.6432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.000512 2048 180 820 30720 3.46733 65.9436 104.33 173.786 173.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 820 6.4e-05 1024 70 1010 278528 24.2479 13.511 493.563 417.906 949.391 949.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1290 0.000512 512 100 250 36608 0.830624 6.08051 42.3062 49.262 49.3191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1030 0.000256 2048 230 1260 62464 9.29443 7.0463 245.823 209.533 471.801 471.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 0.001024 512 330 650 16384 0.363456 0.358496 7.51389 16.8023 25.1127 25.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 0.001024 1024 450 540 16896 0.690176 12.0406 26.1062 38.8807 38.9386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1540 0.000256 2048 80 640 75520 7.05859 126.388 209.428 342.92 342.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 900 0.000256 4096 270 3150 54272 11.4819 13.9346 1002.02 418.908 1446.42 1446.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 2000 3.2e-05 4096 330 1635 581120 156.654 120.646 8465.28 3590.43 12333.2 12333.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1370 0.000512 512 210 480 34816 1.13734 0.827712 8.80176 26.2832 37.1514 37.2429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 880 0.000512 2048 180 825 31072 3.47552 87.8663 104.903 196.29 196.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 820 6.4e-05 1024 70 1005 282624 24.0316 13.4927 342.813 419.478 799.974 800.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1290 0.000512 512 100 255 36896 0.833536 7.8704 43.1647 51.9114 51.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1030 0.000256 2048 230 1260 63104 9.3184 7.07827 300.079 209.823 526.403 526.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 0.001024 512 330 645 16896 0.370688 0.371072 5.37283 19.1941 25.3828 25.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 0.001024 1024 450 540 17248 0.712032 8.59085 26.3599 35.7015 35.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1540 0.000256 2048 80 645 75776 7.0656 86.9738 209.76 303.842 303.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 900 0.000256 4096 270 3150 54976 11.5193 13.948 702.612 419.525 1147.68 1147.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 2000 3.2e-05 4096 330 1635 581120 157.123 120.927 8507.19 3588.77 12374.2 12374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 0.000512 512 210 480 34880 1.14202 0.829792 8.96406 26.2423 37.2768 37.3688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 880 0.000512 2048 180 825 31080 3.48979 93.1908 104.849 201.573 201.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 820 6.4e-05 1024 70 1005 282240 24.1851 13.5248 348.718 419.007 805.595 805.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1290 0.000512 512 100 255 36880 0.831648 8.10186 43.0797 52.0572 52.1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1030 0.000256 2048 230 1260 63200 9.3279 7.08403 174.375 209.643 400.532 400.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 0.001024 512 330 645 16880 0.369696 0.366592 5.17517 19.5774 25.5595 25.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 0.001024 1024 450 540 17240 0.696256 8.2823 26.2769 35.2966 35.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1540 0.000256 2048 80 645 75760 7.06842 88.7086 209.549 305.368 305.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 900 0.000256 4096 270 3150 54960 11.5794 13.9654 710.376 419.23 1155.22 1155.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 2000 3.2e-05 4096 330 1635 580992 156.568 120.78 8001.72 3586.29 11865.6 11865.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 0.000512 512 210 480 34944 1.14186 0.831488 8.95699 26.3111 37.3401 37.4344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 880 0.000512 2048 180 825 31056 3.47546 91.0131 104.792 199.322 199.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 820 6.4e-05 1024 70 1005 281856 24.093 13.9183 343.759 418.308 800.23 800.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1290 0.000512 512 100 255 36864 0.833536 4.19658 43.803 48.8763 48.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1030 0.000256 2048 230 1260 62976 9.29261 7.07965 171.879 209.299 397.653 397.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 0.001024 512 330 645 16800 0.367872 0.364544 5.13837 18.5255 24.4697 24.5443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 0.001024 1024 450 540 17232 0.698272 8.25098 26.2821 35.2726 35.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1540 0.000256 2048 80 645 75744 7.05859 87.8141 209.508 304.424 304.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 900 0.000256 4096 270 3150 54912 11.536 13.9502 706.174 419.066 1150.8 1150.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 2000 3.2e-05 4096 330 1635 580832 156.808 120.911 4638.2 3589.68 8505.83 8506.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 0.000512 512 210 480 34944 1.14589 0.831872 9.23626 26.3375 37.6514 37.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.000512 2048 180 825 31024 3.48138 47.1962 104.815 155.534 155.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 820 6.4e-05 1024 70 1005 281344 24.1989 13.5254 351.184 418.772 807.838 807.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1290 0.000512 512 100 255 36848 0.835552 4.32582 42.568 47.7719 47.8306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1030 0.000256 2048 230 1260 62944 9.32234 7.0537 175.819 209.664 401.956 402.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 0.001024 512 330 645 16800 0.368288 0.361184 5.2663 18.2646 24.3307 24.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 0.001024 1024 450 540 17248 0.694432 8.44387 26.3286 35.5084 35.5638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1540 0.000256 2048 80 645 75768 7.05837 89.723 209.751 306.576 306.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 900 0.000256 4096 270 3150 54880 11.5712 13.9703 718.429 419.5 1163.55 1163.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 2000 3.2e-05 4096 330 1635 581120 156.048 120.656 4741.32 3606.71 8624.94 8625.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 0.000512 512 210 480 34816 1.14163 0.831488 9.34726 26.282 37.7038 37.7979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.000512 2048 180 825 31040 3.48326 48.0543 104.803 156.387 156.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 820 6.4e-05 1024 70 1005 282624 24.0373 13.525 358.021 419.108 814.849 814.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1290 0.000512 512 100 255 36864 0.834272 4.54448 44.2921 49.713 49.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1030 0.000256 2048 230 1260 62720 9.25792 7.07379 179.468 209.022 404.923 405.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 0.001024 512 330 645 16896 0.369728 0.36544 5.38784 18.2899 24.482 24.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 0.001024 1024 450 540 17216 0.694944 8.69718 26.2768 35.7125 35.7675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1540 0.000256 2048 80 645 75712 7.05946 91.5886 209.479 308.171 308.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 900 0.000256 4096 270 3150 54784 11.4934 13.9331 731.872 418.662 1176.04 1176.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 2000 3.2e-05 4096 330 1635 580896 156.536 120.89 5304.3 3586.91 9168.86 9169.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 0.000512 512 210 480 34848 1.14077 0.829312 10.8156 26.2672 39.1529 39.2472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.000512 2048 180 825 31032 3.47744 54.8741 104.82 163.213 163.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 820 6.4e-05 1024 70 1005 282240 24.1162 13.526 408.932 419.037 865.769 865.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1290 0.000512 512 100 255 36864 0.832128 5.09498 43.6698 49.6388 49.6958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1030 0.000256 2048 230 1260 63072 9.32896 7.06109 204.26 209.675 430.427 430.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 0.001024 512 330 645 16848 0.370688 0.363648 6.24765 18.246 25.302 25.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 0.001024 1024 450 540 17208 0.69632 10.0229 26.282 37.0422 37.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1540 0.000256 2048 80 645 75744 7.04928 104.888 209.691 321.672 321.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 900 0.000256 4096 270 3150 54864 11.5468 13.9769 830.267 419.278 1275.14 1275.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 2000 3.2e-05 4096 330 1635 580800 156.107 120.771 5170.84 3605.15 9053.09 9053.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 0.000512 512 210 480 34560 1.1408 0.829056 10.5024 26.1602 38.7342 38.8278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.000512 2048 180 825 31040 3.492 53.6078 104.851 161.995 162.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 820 6.4e-05 1024 70 1005 281600 24.1389 13.5176 398.074 419.107 854.996 855.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1290 0.000512 512 100 255 36800 0.829536 4.93366 43.7535 49.5612 49.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1030 0.000256 2048 230 1260 62720 9.24323 7.0471 198.208 208.892 423.497 423.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 0.001024 512 330 645 16800 0.368288 0.364544 6.07661 18.1318 25.0118 25.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 0.001024 1024 450 540 17200 0.698304 9.7792 26.282 36.8012 36.8598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1540 0.000256 2048 80 645 75680 7.05046 102.436 209.433 318.962 319.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 900 0.000256 4096 270 3150 54720 11.5038 13.9517 808.576 418.596 1252.7 1252.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 2000 3.2e-05 4096 330 1635 580992 155.776 120.659 5514.81 3590.13 9381.61 9381.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 0.000512 512 210 480 34560 1.13907 0.82592 11.2095 26.2351 39.5113 39.6011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.000512 2048 180 825 31008 3.48374 57.3007 104.895 165.723 165.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 820 6.4e-05 1024 70 1005 281088 24.0808 13.4928 423.655 427.427 895.747 895.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1290 0.000512 512 100 255 36768 0.82944 5.30077 42.5165 48.6899 48.7479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1030 0.000256 2048 230 1260 62976 9.26352 7.03085 212.469 209.628 438.495 438.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 0.001024 512 330 645 16704 0.372128 0.362496 6.47296 18.0593 25.3356 25.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 0.001024 1024 450 540 17184 0.696 10.4223 26.3055 37.4649 37.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1540 0.000256 2048 80 645 75648 7.04922 108.751 209.562 325.407 325.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 900 0.000256 4096 270 3150 54720 11.4585 13.9448 861.089 419.145 1305.71 1305.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 2000 3.2e-05 4096 330 1635 580800 157.104 121.058 5472.04 3588.54 9338.96 9339.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 0.000512 512 210 480 34800 1.14397 0.82976 11.2047 26.227 39.5063 39.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.000512 2048 180 825 31000 3.47974 56.7357 104.795 165.053 165.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 820 6.4e-05 1024 70 1005 281600 24.1508 13.5339 421.994 418.834 878.668 878.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1290 0.000512 512 100 255 36800 0.832608 5.28883 43.6165 49.7779 49.8352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1030 0.000256 2048 230 1260 62800 9.33325 7.05488 209.623 209.6 435.71 435.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 0.001024 512 330 645 16800 0.371072 0.364256 6.48422 18.0941 25.3838 25.4588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 0.001024 1024 450 540 17200 0.70096 10.3959 26.3045 37.4441 37.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1540 0.000256 2048 80 645 75700 7.06794 108.215 209.545 324.869 324.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 900 0.000256 4096 270 3150 54800 11.5772 13.9805 855.062 419.122 1299.82 1299.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 2000 3.2e-05 4096 330 1635 580608 156.179 120.811 5518.46 3609.16 9404.83 9405.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 0.000512 512 210 480 34496 1.13398 0.822656 11.2312 26.0794 39.3671 39.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.000512 2048 180 825 30912 3.47136 57.1381 104.69 165.345 165.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 820 6.4e-05 1024 70 1005 281344 24.1008 13.5139 423.945 418.857 880.578 880.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1290 0.000512 512 100 255 36736 0.831424 5.30051 42.5031 48.6778 48.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1030 0.000256 2048 230 1260 62720 9.30074 7.09018 211.69 209.691 437.877 437.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 0.001024 512 330 645 16576 0.366592 0.36752 6.4 17.9831 25.19 25.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 0.001024 1024 450 540 17136 0.69472 10.3878 26.2618 37.3882 37.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1540 0.000256 2048 80 645 75712 7.11242 108.831 209.805 325.793 325.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 900 0.000256 4096 270 3150 54656 11.5055 13.9551 861.09 419.213 1305.84 1305.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 2000 3.2e-05 4096 330 1635 580320 156.715 120.905 5441.08 3592.21 9311.15 9311.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 0.000512 512 210 480 34560 1.15014 0.833984 11.0589 26.3197 39.4575 39.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.000512 2048 180 825 30960 3.48202 56.1688 104.835 164.529 164.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 820 6.4e-05 1024 70 1005 280320 24.1389 13.5134 415.233 417.919 870.969 871.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1290 0.000512 512 100 255 36720 0.832576 5.2224 42.3772 48.4723 48.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1030 0.000256 2048 230 1260 62880 9.28611 7.04432 208.165 209.207 433.808 433.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 0.001024 512 330 645 16560 0.367296 0.361536 6.36131 18.1232 25.2827 25.3604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 0.001024 1024 450 540 17160 0.696128 10.2729 26.3023 37.314 37.3696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1540 0.000256 2048 80 645 75600 7.0367 107.045 209.522 323.649 323.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 900 0.000256 4096 270 3150 54720 11.5477 13.9783 850.919 419.621 1296.14 1296.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 2000 3.2e-05 4096 330 1635 580608 156.26 120.695 5220.87 3591.09 9089.15 9089.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 0.000512 512 210 480 34816 1.14112 0.83216 10.6571 26.3458 39.0768 39.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.000512 2048 180 825 30976 3.4857 53.7928 104.892 162.212 162.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 820 6.4e-05 1024 70 1005 280576 24.0783 13.4902 397.918 418.263 853.906 854.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1290 0.000512 512 100 255 36736 0.831168 4.99302 43.5855 49.4516 49.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1030 0.000256 2048 230 1260 62464 9.29555 7.05078 198.245 209.367 424.058 424.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 0.001024 512 330 645 16640 0.366624 0.360512 6.09894 18.1322 25.0293 25.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 0.001024 1024 450 540 17152 0.697248 9.8553 26.2995 36.8944 36.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1540 0.000256 2048 80 645 75648 7.05962 102.989 209.686 319.776 319.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 900 0.000256 4096 270 3150 54528 11.4851 13.9236 811.881 418.681 1256.04 1256.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 2000 3.2e-05 4096 330 1635 580608 155.977 120.629 6048.62 3604.85 9930.3 9930.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 0.000512 512 210 480 33792 1.13802 0.821248 12.1422 26.0226 40.2232 40.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.000512 2048 180 825 30912 3.48493 62.7444 104.81 171.081 171.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 820 6.4e-05 1024 70 1005 279552 24.008 13.4472 465.033 416.546 919.19 919.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1290 0.000512 512 100 255 36672 0.833536 5.84528 34.9483 41.6712 41.7298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1030 0.000256 2048 230 1260 62208 9.26515 7.00211 230.45 208.697 455.521 455.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 0.001024 512 330 645 16512 0.36576 0.362496 7.12909 17.9077 25.8349 25.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 0.001024 1024 450 540 17088 0.698368 11.5368 26.2844 38.5606 38.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1540 0.000256 2048 80 645 75456 7.08723 119.726 209.152 336.008 336.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 900 0.000256 4096 270 3150 54144 11.4584 13.9108 936.584 417.235 1379.27 1379.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 2000 3.2e-05 4096 330 1635 580800 156.595 121.047 6088.62 3589.6 9956.09 9956.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 0.000512 512 210 480 34400 1.13933 0.81952 12.4949 26.0299 40.5868 40.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.000512 2048 180 825 30800 3.4712 62.4499 104.53 170.495 170.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 820 6.4e-05 1024 70 1005 278400 24.2355 13.4881 462.913 416.684 917.49 917.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1290 0.000512 512 100 255 36600 0.82944 5.87562 43.3444 50.093 50.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1030 0.000256 2048 230 1260 62400 9.29062 7.13293 231.057 208.78 456.364 456.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 0.001024 512 330 645 16400 0.370464 0.363232 7.14352 17.9093 25.8591 25.9365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 0.001024 1024 450 540 17000 0.692224 11.5011 26.1694 38.4039 38.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1540 0.000256 2048 80 645 75600 7.07642 119.923 209.544 336.589 336.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 900 0.000256 4096 270 3150 54400 11.5077 13.9328 947.554 417.42 1390.49 1390.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 2000 3.2e-05 4096 330 1635 580608 156.089 120.713 5568.54 3590.01 9435.58 9435.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 0.000512 512 210 480 33792 1.12813 0.813856 11.1978 25.7249 38.9622 39.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.000512 2048 180 825 30720 3.46605 57.136 104.477 165.123 165.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 820 6.4e-05 1024 70 1005 278528 24.2548 13.568 421.078 418.063 877.123 877.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1290 0.000512 512 100 255 36608 0.831488 5.36634 43.5036 49.744 49.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1030 0.000256 2048 230 1260 62464 9.2967 7.04102 212.548 209.595 438.583 438.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 0.001024 512 330 645 16384 0.364864 0.358688 6.48704 17.8567 25.1388 25.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 0.001024 1024 450 540 16896 0.691168 10.2973 26.1059 37.1371 37.1936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1540 0.000256 2048 80 645 75520 7.04992 109.793 209.508 326.395 326.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 900 0.000256 4096 270 3150 54272 11.4913 13.9379 864.638 419.079 1309.22 1309.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 2000 3.2e-05 4096 330 1640 580992 156.561 120.646 8540.04 3608.7 12426.2 12426.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1370 0.000512 512 210 480 34816 1.13584 0.83168 8.37069 26.2779 36.7168 36.8067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 880 0.000512 2048 180 820 31136 3.49168 85.481 104.92 193.936 193.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 820 6.4e-05 1024 70 1020 281600 24.1126 13.5132 330.007 419.279 787.068 787.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1290 0.000512 512 100 260 36864 0.835136 7.63494 44.4168 52.9295 52.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1030 0.000256 2048 230 1260 62976 9.29571 7.05299 163.262 209.768 389.478 389.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 0.001024 512 330 660 16832 0.368672 0.363168 4.9527 18.5761 24.3347 24.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 0.001024 1024 450 540 17248 0.696416 7.76307 26.2966 34.7958 34.8529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1540 0.000256 2048 80 640 75808 7.0656 82.174 209.75 299.031 299.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 900 0.000256 4096 270 3160 54848 11.5159 13.9474 665.23 419.494 1110.26 1110.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 2000 3.2e-05 4096 330 1640 580960 157.044 120.967 8521.73 3602.09 12402.1 12402.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 0.000512 512 210 480 34720 1.14176 0.829824 9.50682 26.2432 37.824 37.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 880 0.000512 2048 180 820 31120 3.4967 94.2381 104.825 202.603 202.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 820 6.4e-05 1024 70 1020 281600 24.217 13.5381 369.559 419.079 826.562 826.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1290 0.000512 512 100 260 36840 0.833536 4.59683 44.3454 49.8207 49.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1030 0.000256 2048 230 1260 62880 9.35053 7.05536 182.782 209.642 408.935 409.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 0.001024 512 330 660 16800 0.369088 0.364544 5.63395 18.3157 24.7587 24.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 0.001024 1024 450 540 17240 0.698976 8.81254 26.2778 35.8337 35.8912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1540 0.000256 2048 80 640 75800 7.07866 92.8584 209.67 309.653 309.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 900 0.000256 4096 270 3160 54880 11.5721 13.9694 747.526 419.238 1192.38 1192.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 2000 3.2e-05 4096 330 1640 580800 156.297 120.82 4476.76 3599.29 8353.38 8353.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 0.000512 512 210 480 34752 1.14339 0.83104 8.8544 26.3365 37.2626 37.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.000512 2048 180 820 31104 3.48813 45.0908 104.904 153.526 153.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 820 6.4e-05 1024 70 1020 281088 24.1564 13.5596 343.498 418.816 800.189 800.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1290 0.000512 512 100 260 36816 0.831552 4.20934 42.6103 47.6929 47.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1030 0.000256 2048 230 1260 62784 9.29315 7.0319 169.191 209.522 395.136 395.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 0.001024 512 330 660 16800 0.368192 0.362496 5.24614 18.4355 24.4822 24.5584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 0.001024 1024 450 540 17232 0.6968 8.16538 26.3037 35.2092 35.2651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1540 0.000256 2048 80 640 75792 7.06573 86.1535 209.8 303.063 303.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 900 0.000256 4096 270 3160 54816 11.5302 13.9587 693.382 419.4 1138.35 1138.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 2000 3.2e-05 4096 330 1640 580832 156.65 120.924 4564.66 3604.87 8447.33 8447.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 0.000512 512 210 480 34720 1.1463 0.834816 9.11424 26.3106 37.5056 37.5996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.000512 2048 180 820 31080 3.4775 46.4138 104.739 154.672 154.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 820 6.4e-05 1024 70 1020 280448 24.2568 13.5268 347.965 418.362 804.269 804.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1290 0.000512 512 100 260 36792 0.832768 4.39181 42.9363 48.2018 48.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1030 0.000256 2048 230 1260 62720 9.33146 7.04531 173.044 209.295 398.817 398.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 0.001024 512 330 660 16688 0.3672 0.36272 5.31971 18.2289 24.3502 24.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 0.001024 1024 450 540 17248 0.698368 8.42307 26.3042 35.4704 35.5278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1540 0.000256 2048 80 640 75768 7.05219 87.9069 209.513 304.517 304.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 900 0.000256 4096 270 3160 54768 11.5712 13.9731 703.67 419.208 1148.49 1148.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 2000 3.2e-05 4096 330 1640 580864 156.253 120.698 4611.73 3589.08 8477.99 8478.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 0.000512 512 210 480 34816 1.1407 0.830592 9.0833 26.2814 37.4346 37.5273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.000512 2048 180 820 31104 3.48778 46.9484 104.847 155.325 155.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 820 6.4e-05 1024 70 1020 281600 24.1326 13.5023 350.103 419.18 807.077 807.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1290 0.000512 512 100 260 36800 0.82944 4.43846 35.0208 40.3314 40.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1030 0.000256 2048 230 1260 62720 9.25696 7.00861 175.327 209.02 400.718 400.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 0.001024 512 330 660 16768 0.369088 0.363136 5.3304 19.3785 25.5111 25.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 0.001024 1024 450 540 17216 0.698624 8.44186 26.2781 35.4616 35.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1540 0.000256 2048 80 640 75776 7.06122 88.0783 209.603 304.789 304.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 900 0.000256 4096 270 3160 54656 11.4908 13.9423 709.774 418.684 1153.96 1154.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 2000 3.2e-05 4096 330 1640 580608 156.637 120.903 5571.62 3606.08 9455.46 9455.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 0.000512 512 210 480 34560 1.14381 0.827936 11.3098 26.2661 39.6448 39.7394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.000512 2048 180 820 31104 3.48352 57.5591 104.862 165.951 166.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 820 6.4e-05 1024 70 1020 281088 24.2121 13.5263 434.255 418.927 891.085 891.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1290 0.000512 512 100 260 36792 0.837376 5.44358 42.4829 48.8067 48.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1030 0.000256 2048 230 1260 62784 9.3239 7.05574 213.982 209.629 440.097 440.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 0.001024 512 330 660 16848 0.369472 0.365248 6.73824 19.1493 26.6951 26.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 0.001024 1024 450 540 17208 0.695872 10.5225 26.2778 37.5392 37.5975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1540 0.000256 2048 80 640 75744 7.07366 109.386 209.517 326.021 326.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 900 0.000256 4096 270 3160 54720 11.5479 13.9734 868.817 419.193 1313.61 1313.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 2000 3.2e-05 4096 330 1640 580032 156.204 120.827 3869.08 3610.4 7756.72 7756.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 0.000512 512 210 480 33984 1.14 0.827392 7.89088 26.1438 36.1035 36.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.000512 2048 180 820 30960 3.47741 40.0404 104.777 148.337 148.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 820 6.4e-05 1024 70 1020 278784 24.1546 13.4889 299.721 437.311 774.836 774.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1290 0.000512 512 100 260 36720 0.833248 3.8073 43.09 47.7738 47.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1030 0.000256 2048 230 1260 62208 9.28266 7.04054 147.527 209.262 373.212 373.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 0.001024 512 330 660 16704 0.367936 0.358464 4.73738 17.8869 23.4228 23.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 0.001024 1024 450 540 17136 0.693984 7.38918 26.304 34.4289 34.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1540 0.000256 2048 80 640 75600 7.04291 75.8896 209.668 292.647 292.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 900 0.000256 4096 270 3160 54432 11.4821 13.9325 602.083 418.357 1045.93 1046.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 2000 3.2e-05 4096 330 1640 580480 156.31 120.83 5393.52 3610.06 9280.94 9281.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 0.000512 512 210 480 34560 1.13779 0.827392 10.9237 26.1836 39.1738 39.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.000512 2048 180 820 31040 3.4792 55.1062 104.819 163.448 163.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 820 6.4e-05 1024 70 1020 281600 24.1415 13.5107 419.115 419.562 876.493 876.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1290 0.000512 512 100 260 36800 0.83232 5.2432 43.8211 49.9419 49.9987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1030 0.000256 2048 230 1260 62400 9.25318 7.04102 204.783 209.098 430.279 430.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 0.001024 512 330 660 16640 0.368288 0.360448 6.42371 18.021 25.2438 25.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 0.001024 1024 450 540 17200 0.694272 10.1405 26.3023 37.1796 37.2386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1540 0.000256 2048 80 640 75760 7.11629 104.88 209.803 321.842 321.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 900 0.000256 4096 270 3160 54720 11.4881 13.9466 842.713 419.038 1287.27 1287.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 2000 3.2e-05 4096 330 1640 580480 155.905 120.703 3748.62 3610.91 7636.34 7636.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 0.000512 512 210 480 33920 1.13648 0.821024 7.67258 26.0248 35.7545 35.8482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.000512 2048 180 820 30880 3.46477 38.5909 104.602 146.701 146.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 820 6.4e-05 1024 70 1020 281600 24.0753 13.5125 293.159 419.596 750.5 750.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1290 0.000512 512 100 260 36640 0.832096 3.66304 43.2372 47.7753 47.8336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1030 0.000256 2048 230 1260 62080 9.23069 6.97958 142.129 208.444 366.883 366.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 0.001024 512 330 660 16320 0.366592 0.358656 4.42957 17.7547 22.9796 23.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 0.001024 1024 450 540 17120 0.694304 7.10272 26.3021 34.1412 34.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1540 0.000256 2048 80 640 75680 7.12608 73.3252 209.795 290.287 290.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 900 0.000256 4096 270 3160 54400 11.4674 13.9305 584.535 418.437 1028.44 1028.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 2000 3.2e-05 4096 330 1640 580608 156.049 120.727 5078.77 3610.28 8966.04 8966.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 0.000512 512 210 480 34560 1.13869 0.83216 10.242 26.231 38.5478 38.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.000512 2048 180 820 31008 3.47712 51.6567 104.757 159.937 159.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 820 6.4e-05 1024 70 1020 281088 24.0805 13.4966 392.038 418.81 848.584 848.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1290 0.000512 512 100 260 36768 0.835584 4.97859 42.5306 48.3886 48.4454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1030 0.000256 2048 230 1260 62592 9.28141 7.03686 193.402 209.607 419.43 419.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 0.001024 512 330 660 16704 0.370176 0.364704 6.07808 18.1061 24.9907 25.0655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 0.001024 1024 450 540 17184 0.70656 9.5336 26.3003 36.5837 36.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1540 0.000256 2048 80 640 75744 7.0656 98.437 209.758 315.306 315.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 900 0.000256 4096 270 3160 54720 11.4668 13.9387 793.32 432.993 1251.8 1251.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 2000 3.2e-05 4096 330 1640 579840 156.273 120.806 3598.19 3589.45 7464.94 7465.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 0.000512 512 210 480 33792 1.14163 0.821664 7.30854 26.0218 35.3937 35.4891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.000512 2048 180 820 30912 3.4816 37.2611 104.656 145.44 145.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 820 6.4e-05 1024 70 1020 279552 23.9841 13.4493 277.724 430.478 745.794 745.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1290 0.000512 512 100 260 36672 0.8336 3.56147 43.0653 57.8757 57.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1030 0.000256 2048 230 1260 62208 9.25085 7.02464 137.668 208.641 362.688 362.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 0.001024 512 330 660 16512 0.367168 0.363872 4.3449 17.8997 23.0483 23.1219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 0.001024 1024 450 540 17088 0.69616 6.88166 26.2718 33.8926 33.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1540 0.000256 2048 80 640 75648 7.0615 70.5603 209.564 287.228 287.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 900 0.000256 4096 270 3160 54144 11.4603 13.9141 560.399 417.109 1002.96 1003.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 2000 3.2e-05 4096 330 1640 580800 157.154 121.057 5284.27 3587.57 9150.29 9150.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 0.000512 512 210 480 34400 1.15427 0.82928 10.6788 26.2191 38.9792 39.0758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 0.000512 2048 180 820 31000 3.47405 54.3563 104.639 162.513 162.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 820 6.4e-05 1024 70 1020 280000 24.3007 13.6236 408.651 422.69 869.427 869.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1290 0.000512 512 100 260 36800 0.833536 5.1831 51.4863 57.5476 57.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1030 0.000256 2048 230 1260 62800 9.34698 7.11075 202.41 209.539 428.511 428.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 0.001024 512 330 660 16800 0.372 0.364544 6.34176 18.0864 25.2346 25.3132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 0.001024 1024 450 540 17200 0.695264 10.0209 26.2984 37.0584 37.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1540 0.000256 2048 80 640 75700 7.12429 103.045 209.442 319.653 319.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 900 0.000256 4096 270 3160 54800 11.5752 13.984 825.072 429.306 1280.02 1280.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 2000 3.2e-05 4096 330 1640 580800 156.576 121.065 3704.24 3590.12 7572.24 7572.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 0.000512 512 210 480 33600 1.14902 0.822784 7.52141 26.0322 35.6233 35.7158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 0.000512 2048 180 820 30800 3.46522 37.9941 104.412 145.912 145.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 820 6.4e-05 1024 70 1020 278400 24.2211 13.4903 285.654 417.615 741.14 741.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1290 0.000512 512 100 260 36600 0.831296 3.6263 42.0495 46.5502 46.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1030 0.000256 2048 230 1260 62400 9.29165 7.02874 141.116 208.819 366.355 366.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 0.001024 512 330 660 16400 0.369088 0.359328 4.43126 18.8219 24.0522 24.1254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 0.001024 1024 450 540 17000 0.689376 6.94678 26.1735 33.8521 33.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1540 0.000256 2048 80 640 75600 7.04934 72.5013 209.522 289.114 289.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 900 0.000256 4096 270 3160 54400 11.5037 13.9428 575.318 417.467 1018.3 1018.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 2000 3.2e-05 4096 330 1640 580608 156.126 120.802 6699.81 3608.28 10585.2 10585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 0.000512 512 210 480 34048 1.13725 0.820928 13.5926 26.0783 41.7243 41.8183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.000512 2048 180 820 31024 3.47917 69.059 104.861 177.442 177.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 820 6.4e-05 1024 70 1020 279552 24.2366 14.0841 518.98 418.789 976.249 976.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1290 0.000512 512 100 260 36736 0.829696 6.56794 43.5781 51.0168 51.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1030 0.000256 2048 230 1260 62720 9.28534 7.04307 256.715 209.685 482.828 482.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 0.001024 512 330 660 16576 0.366592 0.362496 8.04893 17.9793 26.8286 26.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 0.001024 1024 450 540 17136 0.694272 12.6607 26.2614 39.6587 39.7148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1540 0.000256 2048 80 640 75712 7.12294 131.232 209.764 348.162 348.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 900 0.000256 4096 270 3160 54656 11.4976 13.9469 1046.6 419.287 1491.41 1491.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 2000 3.2e-05 4096 330 1640 580608 155.874 120.659 4401.77 3608.64 8287.16 8287.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 0.000512 512 210 480 34048 1.14406 0.825248 9.11504 26.1452 37.329 37.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.000512 2048 180 820 30912 3.47955 45.4902 104.831 153.842 153.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 820 6.4e-05 1024 70 1020 279552 24.2036 13.4984 338.69 418.948 795.496 795.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1290 0.000512 512 100 260 36512 0.829728 4.33386 43.112 48.3185 48.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1030 0.000256 2048 230 1260 61824 9.18688 6.95501 164.77 207.538 388.548 388.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 0.001024 512 330 660 16576 0.369952 0.360608 5.35565 17.725 23.8819 23.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 0.001024 1024 450 540 17024 0.691456 8.30538 26.2568 35.2953 35.3508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1540 0.000256 2048 80 640 75488 7.08362 85.1478 209.403 301.678 301.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 900 0.000256 4096 270 3160 54208 11.4504 13.9115 684.257 417.317 1127.01 1127.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 2000 3.2e-05 4096 330 1640 580320 156.702 120.915 6451.36 3609.2 10338.4 10338.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 0.000512 512 210 480 34560 1.14432 0.829888 13.2874 26.3202 41.6795 41.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.000512 2048 180 820 30960 3.4696 66.1684 104.698 174.377 174.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 820 6.4e-05 1024 70 1020 280320 24.1372 13.5086 499.953 417.792 955.548 955.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1290 0.000512 512 100 260 36720 0.831424 6.35277 42.4038 49.6295 49.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1030 0.000256 2048 230 1260 62400 9.31437 7.02259 245.296 209.173 470.905 470.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 0.001024 512 330 660 16560 0.372736 0.360352 7.76243 17.9421 26.5118 26.5925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 0.001024 1024 450 540 17160 0.694336 12.0988 26.3017 39.1377 39.1964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1540 0.000256 2048 80 640 75720 7.05907 125.969 209.773 342.844 342.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 900 0.000256 4096 270 3160 54720 11.547 13.9858 1008.81 419.555 1453.97 1454.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 2000 3.2e-05 4096 330 1640 579840 156.061 120.782 4356.04 3608.42 8241.52 8241.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 0.000512 512 210 480 33600 1.14534 0.821248 8.86061 26.0795 37.0068 37.1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.000512 2048 180 820 30720 3.46317 44.7078 104.389 152.603 152.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 820 6.4e-05 1024 70 1020 280320 24.0937 13.5028 338.894 417.999 794.649 794.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1290 0.000512 512 100 260 36480 0.82944 4.30358 43.2621 48.4369 48.4978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1030 0.000256 2048 230 1260 62400 9.3001 7.11664 166.849 209.519 392.888 392.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 0.001024 512 330 660 16320 0.3696 0.362784 5.18378 18.0221 24.0115 24.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 0.001024 1024 450 540 17040 0.698208 8.34282 26.304 35.387 35.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1540 0.000256 2048 80 640 75600 7.056 85.5842 209.805 302.488 302.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 900 0.000256 4096 270 3160 54240 11.4776 13.9546 677.432 418.889 1121.83 1121.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 2000 3.2e-05 4096 330 1640 580608 156.16 120.684 6289.76 3609.89 10176.7 10176.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 0.000512 512 210 480 34816 1.14189 0.83216 12.9065 26.3464 41.3278 41.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.000512 2048 180 820 30976 3.4816 64.1188 104.781 172.424 172.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 820 6.4e-05 1024 70 1020 280576 24.0716 14.1251 485.408 418.14 941.908 942.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1290 0.000512 512 100 260 36736 0.834208 6.19315 43.5753 50.6466 50.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1030 0.000256 2048 230 1260 62464 9.27738 7.02077 238.626 209.392 464.416 464.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 0.001024 512 330 660 16384 0.364576 0.361792 7.4199 17.9473 26.1676 26.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 0.001024 1024 450 540 17152 0.695776 11.8395 26.3028 38.881 38.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1540 0.000256 2048 80 640 75648 7.05536 122.268 209.63 338.998 339.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 900 0.000256 4096 270 3160 54528 11.4895 13.9308 976.235 418.695 1420.43 1420.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 2000 3.2e-05 4096 330 1640 580608 156 120.74 4217.47 3612.1 8106.53 8106.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 0.000512 512 210 480 33792 1.12602 0.81232 8.53792 25.7442 36.3229 36.4169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.000512 2048 180 820 30720 3.46973 43.0346 104.43 150.977 151.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 820 6.4e-05 1024 70 1020 278528 24.2492 13.5682 322.523 418.546 779.048 779.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1290 0.000512 512 100 260 36608 0.837632 4.16358 42.1149 47.1609 47.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1030 0.000256 2048 230 1260 62464 9.29443 7.04397 160.411 209.729 386.583 386.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 0.001024 512 330 660 15872 0.366592 0.358624 4.86979 17.726 23.394 23.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 0.001024 1024 450 540 16896 0.691424 7.91338 26.1304 34.7772 34.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1540 0.000256 2048 80 640 75520 7.05331 81.9916 209.623 298.713 298.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 900 0.000256 4096 270 3160 54272 11.4954 13.9451 654.336 419.295 1099.15 1099.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 2000 3.2e-05 4096 330 1640 579840 156.228 120.773 5492.85 3604.39 9374.48 9374.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 0.000512 512 210 480 33792 1.14278 0.820224 11.0379 26.041 39.1412 39.2331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.000512 2048 180 820 30912 3.4857 55.815 105.568 164.912 164.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 820 6.4e-05 1024 70 1020 279552 35.0725 13.4469 419.354 416.76 884.794 884.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1290 0.000512 512 100 260 36672 0.833536 5.40058 43.4541 49.7305 49.7856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1030 0.000256 2048 230 1260 62208 9.25648 7.00048 207.616 208.837 432.815 432.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 0.001024 512 330 660 16512 0.36864 0.362496 6.5495 17.9104 25.2641 25.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 0.001024 1024 450 540 17088 0.697984 10.2932 26.2959 37.3315 37.3868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1540 0.000256 2048 80 640 75648 7.06605 106.221 209.758 323.088 323.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 900 0.000256 4096 270 3160 54144 11.4625 13.9065 850.965 417.503 1293.91 1293.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 2000 3.2e-05 4096 330 1640 579072 156.245 120.763 3811.6 3609.86 7698.69 7698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 0.000512 512 210 480 33792 1.14877 0.82544 7.85194 26.1744 36.1027 36.1929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.000512 2048 180 820 30720 3.4727 39.5505 104.775 147.838 147.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 820 6.4e-05 1024 70 1020 276480 23.8557 13.3243 292.981 413.121 743.444 743.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1290 0.000512 512 100 260 36480 0.833536 3.83654 41.6583 46.3711 46.4299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1030 0.000256 2048 230 1260 61440 9.18675 6.94573 144.288 207.328 367.853 367.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 0.001024 512 330 660 15360 0.3584 0.351072 4.37376 17.2801 22.4349 22.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 0.001024 1024 450 540 16896 0.690912 7.16224 26.3037 34.2012 34.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1540 0.000256 2048 80 640 75264 7.04102 74.4935 209.283 290.859 290.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 900 0.000256 4096 270 3160 53760 11.4929 13.9325 589.006 418.615 1033.12 1033.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 2000 3.2e-05 4096 330 1640 580800 156.666 121.061 5636.38 3604.94 9519.28 9519.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 0.000512 512 210 480 33600 1.14496 0.820288 11.3948 26.0526 39.5102 39.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 0.000512 2048 180 820 30800 3.46099 57.6016 104.494 165.599 165.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 820 6.4e-05 1024 70 1020 278400 24.2054 13.4909 435.036 429.043 901.932 902.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1290 0.000512 512 100 260 36600 0.8304 5.50602 43.3098 49.6901 49.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1030 0.000256 2048 230 1260 62400 9.27315 7.01901 215.274 208.982 440.65 440.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 0.001024 512 330 660 16400 0.369088 0.362112 6.75168 17.9185 25.4718 25.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 0.001024 1024 450 540 17000 0.692224 10.6148 26.1923 37.5408 37.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1540 0.000256 2048 80 640 75600 7.04733 110.608 209.697 327.398 327.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 900 0.000256 4096 270 3160 54400 11.5057 13.9448 875.134 417.805 1318.47 1318.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 2000 3.2e-05 4096 330 1640 579200 156.586 120.96 4010.28 3614.29 7902.33 7902.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1370 0.000512 512 210 480 33600 1.15238 0.827392 8.20634 26.1852 36.4701 36.5649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.000512 2048 180 820 30400 3.43206 40.5444 103.956 147.976 148.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 820 6.4e-05 1024 70 1020 275200 23.9809 13.3403 307.701 413.103 758.282 758.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1290 0.000512 512 100 260 36400 0.830944 3.95869 41.6101 46.4429 46.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1030 0.000256 2048 230 1260 60800 9.22131 6.95706 148.665 207.367 372.31 372.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 0.001024 512 330 660 15200 0.359904 0.349408 4.62125 16.219 21.618 21.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 0.001024 1024 450 540 16800 0.690656 7.4152 26.1985 34.3458 34.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1540 0.000256 2048 80 640 75200 7.03219 78.3698 209.155 294.598 294.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 900 0.000256 4096 270 3160 54400 11.4996 13.9529 624.49 418.876 1068.89 1068.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 2000 3.2e-05 4096 330 1656 580736 156.859 120.692 8276.01 3605.06 12158.9 12159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 0.000512 512 210 480 34816 1.13869 0.82944 8.23619 26.2536 36.5541 36.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 880 0.000512 2048 180 816 31168 3.4937 82.4604 104.806 190.805 190.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 820 6.4e-05 1024 70 1008 282112 24.0571 13.4943 325.906 418.886 782.503 782.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1290 0.000512 512 100 264 36832 0.837248 7.65338 44.146 52.6791 52.7451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1030 0.000256 2048 230 1272 63104 9.28886 7.06355 164.087 209.573 390.118 390.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 0.001024 512 330 648 16896 0.370688 0.366592 4.8375 18.5987 24.2455 24.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 0.001024 1024 450 552 17216 0.695808 7.85414 26.2954 34.8882 34.9431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1540 0.000256 2048 80 648 75776 7.05514 82.3972 209.543 299.039 299.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 900 0.000256 4096 270 3168 54784 11.5116 13.9442 660.21 432.305 1118.05 1118.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 2000 3.2e-05 4096 330 1656 580800 157.398 120.971 7631.16 3592 11501.8 11502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 0.000512 512 210 480 34720 1.14214 0.829472 8.75933 26.2599 37.0869 37.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 880 0.000512 2048 180 816 31160 3.48979 82.477 104.899 190.91 190.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 820 6.4e-05 1024 70 1008 282240 24.1537 13.527 342.652 432.493 812.988 813.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1290 0.000512 512 100 264 36800 0.835584 4.32333 42.8516 48.0528 48.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1030 0.000256 2048 230 1272 63040 9.32691 7.0743 170.649 209.785 396.992 397.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 0.001024 512 330 648 16880 0.371808 0.363168 5.14029 19.5258 25.4716 25.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 0.001024 1024 450 552 17200 0.69952 8.37587 26.3086 35.4246 35.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1540 0.000256 2048 80 648 75760 7.05536 87.2613 209.713 304.075 304.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 900 0.000256 4096 270 3168 54800 11.5684 13.972 695.058 419.4 1140.07 1140.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 2000 3.2e-05 4096 330 1656 580608 156.397 120.819 4443.85 3591.84 8313.14 8313.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 0.000512 512 210 480 34944 1.14483 0.8328 8.81046 26.3366 37.2227 37.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.000512 2048 180 816 31152 3.48979 44.5846 104.919 153.038 153.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 820 6.4e-05 1024 70 1008 281856 24.0519 13.5803 337.704 418.781 794.279 794.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1290 0.000512 512 100 264 36816 0.831872 4.27965 43.5854 48.738 48.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1030 0.000256 2048 230 1272 62976 9.28336 7.05478 168.189 209.5 394.128 394.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 0.001024 512 330 648 16800 0.367456 0.360832 5.07203 18.2076 24.079 24.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 0.001024 1024 450 552 17184 0.693984 8.30784 26.3004 35.3459 35.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1540 0.000256 2048 80 648 75744 7.08154 86.1306 209.727 302.984 303.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 900 0.000256 4096 270 3168 54720 11.5199 13.9615 682.836 419.357 1127.75 1127.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 2000 3.2e-05 4096 330 1656 580608 156.436 120.727 7512.56 3589.68 11379.7 11380.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 0.000512 512 210 480 34560 1.14451 0.828544 5.75718 26.2212 34.0486 34.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 880 0.000512 2048 180 816 31104 3.49638 86.5382 104.845 194.924 194.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 820 6.4e-05 1024 70 1008 281088 24.0878 13.4959 218.786 418.44 674.971 675.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1290 0.000512 512 100 264 36768 0.832768 2.79427 31.9718 35.6414 35.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1030 0.000256 2048 230 1272 62976 9.27056 7.03078 108.277 209.486 334.167 334.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 0.001024 512 330 648 16704 0.369408 0.36224 3.35181 16.9758 21.13 21.2029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 0.001024 1024 450 552 17088 0.692608 5.41437 26.2259 32.376 32.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1540 0.000256 2048 80 648 75648 7.04733 55.2419 209.452 271.785 271.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 900 0.000256 4096 270 3168 54528 11.4739 13.9319 438.159 424.02 887.662 887.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 2000 3.2e-05 4096 330 1656 580608 156.72 120.925 5138.83 3591.74 9008.44 9008.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 0.000512 512 210 480 34944 1.14794 0.833984 10.3151 26.3439 38.7398 38.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.000512 2048 180 816 31136 3.48154 52.0458 104.902 160.473 160.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 820 6.4e-05 1024 70 1008 281344 24.1626 13.525 388.532 418.832 845.217 845.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1290 0.000512 512 100 264 36792 0.833536 5.02435 28.9951 34.8949 34.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1030 0.000256 2048 230 1272 62944 9.31594 7.06691 194.204 209.534 420.224 420.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 0.001024 512 330 648 16800 0.37008 0.362592 5.95536 18.0225 24.7824 24.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 0.001024 1024 450 552 17192 0.69968 9.70752 26.3242 36.7734 36.8296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1540 0.000256 2048 80 648 75712 7.06355 99.9634 209.682 316.752 316.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 900 0.000256 4096 270 3168 54768 11.5465 13.9713 792.958 419.621 1238.17 1238.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 2000 3.2e-05 4096 330 1656 580160 156.533 120.899 8872 3606.94 12756.6 12756.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 0.000512 512 210 480 34496 1.13485 0.821536 6.52582 26.0499 34.6327 34.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.000512 2048 180 816 31024 3.48637 33.3373 104.655 141.522 141.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 820 6.4e-05 1024 70 1008 281344 24.0922 14.506 247.805 418.347 704.907 705.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1290 0.000512 512 100 264 36736 0.835488 3.2727 43.4656 47.6176 47.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1030 0.000256 2048 230 1272 62720 9.28714 7.04659 123.998 209.463 349.898 349.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 0.001024 512 330 648 16576 0.366592 0.362016 3.76832 17.966 22.5333 22.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 0.001024 1024 450 552 17136 0.695072 6.16432 26.2973 33.2016 33.2642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1540 0.000256 2048 80 648 75600 7.17597 63.0763 209.309 279.606 279.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 900 0.000256 4096 270 3168 54656 11.5026 13.951 500.055 418.779 944.363 944.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 2000 3.2e-05 4096 330 1656 580608 156.13 120.76 4990.39 3593.62 8861.13 8861.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 0.000512 512 210 480 34816 1.14016 0.830496 9.71549 26.3125 38.0991 38.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.000512 2048 180 816 31104 3.47802 50.3609 104.84 158.722 158.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 820 6.4e-05 1024 70 1008 281600 24.1149 13.7087 375.472 419.534 832.983 833.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1290 0.000512 512 100 264 36800 0.832224 4.88272 42.4858 48.2425 48.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1030 0.000256 2048 230 1272 62720 9.25446 7.06746 188.156 209.211 413.791 413.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 0.001024 512 330 648 16896 0.368992 0.362816 5.64419 17.0282 23.4753 23.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 0.001024 1024 450 552 17152 0.695264 9.28301 26.2831 36.3021 36.3588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1540 0.000256 2048 80 648 75712 7.08806 95.5609 209.711 312.402 312.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 900 0.000256 4096 270 3168 54656 11.4837 13.9284 763.655 418.952 1208.09 1208.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 2000 3.2e-05 4096 330 1656 580096 156.414 120.805 3323.41 3590.93 7191.8 7192.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 0.000512 512 210 480 34816 1.1457 0.834592 6.55382 26.3226 34.956 35.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.000512 2048 180 816 30976 3.47341 33.8092 104.572 141.897 141.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 820 6.4e-05 1024 70 1008 280576 24.0729 13.4842 245.392 417.736 700.839 700.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1290 0.000512 512 100 264 36736 0.8328 3.29693 42.1151 46.286 46.3447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1030 0.000256 2048 230 1272 62464 9.27539 7.0183 124.671 209.193 350.258 350.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 0.001024 512 330 648 16640 0.368384 0.358496 3.71872 16.7484 21.265 21.3397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 0.001024 1024 450 552 17024 0.691488 6.09603 26.1736 33.0026 33.0588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1540 0.000256 2048 80 648 75648 7.05219 62.6669 210.336 280.098 280.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 900 0.000256 4096 270 3168 54528 11.4831 13.9346 500.786 418.229 944.506 944.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 2000 3.2e-05 4096 330 1656 580320 156.785 120.977 5407.06 3589.39 9274.45 9274.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 0.000512 512 210 480 34848 1.14214 0.830752 10.8512 26.2636 39.1874 39.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.000512 2048 180 816 31104 3.48179 55.0871 104.761 163.372 163.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 820 6.4e-05 1024 70 1008 282240 24.127 13.5283 416.203 419.035 873.053 873.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1290 0.000512 512 100 264 36792 0.833728 5.29293 43.5736 49.7442 49.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1030 0.000256 2048 230 1272 63072 9.32662 7.05126 206.999 209.646 433.128 433.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 0.001024 512 330 648 16848 0.370144 0.362496 6.31462 19.1545 26.2688 26.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 0.001024 1024 450 552 17136 0.692224 10.2792 26.2463 37.2616 37.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1540 0.000256 2048 80 648 75744 7.06736 106.014 209.619 322.745 322.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 900 0.000256 4096 270 3168 54720 11.5462 13.9766 839.812 419.316 1284.73 1284.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 2000 3.2e-05 4096 330 1656 580032 156.206 120.826 3774.28 3610.62 7662.14 7662.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 0.000512 512 210 480 34560 1.13846 0.826848 7.66554 26.1421 35.8722 35.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.000512 2048 180 816 30960 3.47379 38.4687 104.673 146.659 146.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 820 6.4e-05 1024 70 1008 281088 24.0015 13.4884 292.004 417.889 747.54 747.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1290 0.000512 512 100 264 36720 0.832128 3.76218 42.329 46.9688 47.0242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1030 0.000256 2048 230 1272 62784 9.26243 7.0233 144.755 209.27 370.413 370.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 0.001024 512 330 648 16704 0.368384 0.361824 4.50573 18.0227 23.331 23.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 0.001024 1024 450 552 16992 0.695648 7.17597 26.1752 34.0871 34.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1540 0.000256 2048 80 648 75600 7.05072 74.3784 209.618 291.09 291.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 900 0.000256 4096 270 3168 54432 11.4893 13.9444 586.691 418.369 1030.57 1030.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 2000 3.2e-05 4096 330 1656 580480 156.298 120.854 5140.05 3610.48 9027.9 9028.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 0.000512 512 210 480 34560 1.13786 0.826112 10.2564 26.1835 38.5018 38.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.000512 2048 180 816 31120 3.48803 51.8725 104.913 160.318 160.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 820 6.4e-05 1024 70 1008 281600 24.121 13.5127 394.266 419.496 851.554 851.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1290 0.000512 512 100 264 36720 0.832448 5.03808 32.1597 38.0726 38.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1030 0.000256 2048 230 1272 62720 9.24742 7.01629 195.593 209.067 421.026 421.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 0.001024 512 330 648 16800 0.368064 0.362208 5.99862 18.033 24.8335 24.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 0.001024 1024 450 552 17120 0.692128 9.76746 26.2575 36.7589 36.8176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1540 0.000256 2048 80 648 75680 7.09222 100.211 209.639 316.986 317.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 900 0.000256 4096 270 3168 54560 11.4959 13.9529 798.403 418.832 1242.76 1242.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 2000 3.2e-05 4096 330 1656 580480 155.893 120.691 3652.95 3589.63 7519.38 7519.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 0.000512 512 210 480 33920 1.13552 0.821088 7.30342 26.0036 35.3636 35.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.000512 2048 180 816 31040 3.48918 37.4318 105.669 146.632 146.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 820 6.4e-05 1024 70 1008 281600 24.0924 13.4984 281.381 419.376 738.5 738.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1290 0.000512 512 100 264 36640 0.832896 3.64925 42.2404 46.7629 46.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1030 0.000256 2048 230 1272 62080 9.22192 7.02093 138.57 208.286 363.202 363.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 0.001024 512 330 648 16640 0.366592 0.359936 4.33638 17.75 22.8851 22.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 0.001024 1024 450 552 16960 0.690176 6.94224 26.1309 33.8047 33.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1540 0.000256 2048 80 648 75520 7.0481 71.5557 209.275 287.922 287.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 900 0.000256 4096 270 3168 54400 11.4572 13.9307 567.646 418.106 1011.21 1011.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 2000 3.2e-05 4096 330 1656 580608 156.007 120.728 6543.15 3589.35 10409.5 10409.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 0.000512 512 210 480 34560 1.1393 0.829536 13.1906 26.2124 41.475 41.5723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.000512 2048 180 816 31104 3.49702 66.7812 104.813 175.133 175.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 820 6.4e-05 1024 70 1008 281088 24.0756 13.5261 502.604 418.328 958.695 958.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1290 0.000512 512 100 264 36768 0.835168 6.4471 42.4211 49.745 49.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1030 0.000256 2048 230 1272 62976 9.26099 7.03629 251.387 209.416 477.201 477.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 0.001024 512 330 648 16704 0.3688 0.364352 7.64931 18.0429 26.5003 26.5763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 0.001024 1024 450 552 17088 0.69472 12.529 26.209 39.4775 39.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1540 0.000256 2048 80 648 75648 7.0656 128.878 209.39 345.377 345.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 900 0.000256 4096 270 3168 54528 11.4685 13.9411 1013.21 418.674 1457.37 1457.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 2000 3.2e-05 4096 330 1656 579840 156.147 120.803 4215.31 3590.01 8082.5 8082.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 0.000512 512 210 480 33792 1.14022 0.821248 8.52678 26.028 36.6148 36.7087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.000512 2048 180 816 30912 3.46317 42.6148 104.571 150.691 150.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 820 6.4e-05 1024 70 1008 279552 23.9957 13.4446 319.669 416.557 773.825 773.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1290 0.000512 512 100 264 36672 0.832864 4.17402 43.0542 48.1018 48.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1030 0.000256 2048 230 1272 62208 9.24493 6.99958 158.106 208.672 383.124 383.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 0.001024 512 330 648 16512 0.36864 0.359488 4.93683 18.8185 24.5527 24.6283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 0.001024 1024 450 552 16896 0.688192 7.89885 26.0845 34.7135 34.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1540 0.000256 2048 80 648 75456 7.04307 81.4156 209.164 297.665 297.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 900 0.000256 4096 270 3168 54144 11.4587 13.9093 650.762 417.178 1093.38 1093.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 2000 3.2e-05 4096 330 1656 580400 157.183 121.177 6462.12 3609.83 10350.5 10350.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 0.000512 512 210 480 34400 1.15062 0.826208 12.9892 26.2321 41.2954 41.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.000512 2048 180 816 31100 3.48979 65.5776 104.839 173.949 174.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 820 6.4e-05 1024 70 1008 281600 24.1604 13.5332 497.038 418.756 953.645 953.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1290 0.000512 512 100 264 36700 0.832384 6.39722 42.523 49.7948 49.8517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1030 0.000256 2048 230 1272 62800 9.34966 7.04938 246.666 209.617 472.784 472.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 0.001024 512 330 648 16800 0.372096 0.362944 7.60762 19.1464 27.5587 27.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 0.001024 1024 450 552 17100 0.693536 12.3285 26.2405 39.3044 39.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1540 0.000256 2048 80 648 75700 7.056 126.677 209.594 343.372 343.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 900 0.000256 4096 270 3168 54600 11.569 13.9864 1001.46 419.147 1446.24 1446.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 2000 3.2e-05 4096 330 1656 580000 156.896 121.165 4369.53 3593.73 8241.54 8241.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 0.000512 512 210 480 33600 1.14541 0.818688 8.66883 26.0247 36.7583 36.8517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.000512 2048 180 816 31000 3.4881 44.5706 104.831 152.933 152.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 820 6.4e-05 1024 70 1008 278400 24.1921 13.4936 331.889 432.372 802.105 802.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1290 0.000512 512 100 264 36600 0.82944 4.32179 43.0084 48.2033 48.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1030 0.000256 2048 230 1272 62400 9.28768 7.01984 165.959 208.779 391.144 391.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 0.001024 512 330 648 16400 0.36864 0.360448 5.03424 17.7722 23.607 23.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 0.001024 1024 450 552 17000 0.692224 8.34355 26.2373 35.3175 35.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1540 0.000256 2048 80 648 75600 7.05776 85.7749 209.567 302.442 302.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 900 0.000256 4096 270 3168 54000 11.5057 13.943 671.128 417.414 1114.07 1114.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 2000 3.2e-05 4096 330 1656 580160 156.411 120.893 6341 3610.44 10229 10229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 0.000512 512 210 480 34496 1.1336 0.822752 12.7366 26.0743 40.8688 40.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.000512 2048 180 816 31024 3.47587 64.3979 104.745 172.663 172.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 820 6.4e-05 1024 70 1008 281344 24.1143 13.5114 485.268 418.812 941.865 941.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1290 0.000512 512 100 264 36736 0.82944 6.2865 43.5326 50.6924 50.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1030 0.000256 2048 230 1272 62720 9.2983 7.0449 242.12 209.808 468.376 468.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 0.001024 512 330 648 16576 0.366368 0.360736 7.38822 17.9809 26.1691 26.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 0.001024 1024 450 552 17136 0.695104 12.1431 26.3216 39.2039 39.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1540 0.000256 2048 80 648 75600 7.09888 123.944 209.509 340.598 340.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 900 0.000256 4096 270 3168 54656 11.4952 13.9527 984.876 419.246 1429.64 1429.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 2000 3.2e-05 4096 330 1656 579712 156.135 120.85 4166.9 3595.83 8039.95 8040.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 0.000512 512 210 480 34048 1.14355 0.827392 8.36186 26.1518 36.5843 36.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.000512 2048 180 816 30912 3.47853 42.709 104.758 150.988 151.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 820 6.4e-05 1024 70 1008 279552 24.1807 13.5053 319.349 419.034 776.228 776.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1290 0.000512 512 100 264 36512 0.83136 4.14682 43.1448 48.1648 48.2231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1030 0.000256 2048 230 1272 61824 9.18192 6.95344 157.565 207.584 381.386 381.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 0.001024 512 330 648 16576 0.368704 0.362752 4.9111 17.729 23.4429 23.5213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 0.001024 1024 450 552 17024 0.695648 7.97075 26.3268 35.0349 35.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1540 0.000256 2048 80 648 75488 7.05331 81.7028 209.536 298.333 298.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 900 0.000256 4096 270 3168 54208 11.4465 13.9109 643.467 417.411 1086.31 1086.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 2000 3.2e-05 4096 330 1656 580320 156.67 120.921 6122.02 3606.42 10006.2 10006.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 0.000512 512 210 480 34560 1.15114 0.833696 12.378 26.2964 40.7591 40.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.000512 2048 180 816 31080 3.49184 62.335 104.829 170.698 170.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 820 6.4e-05 1024 70 1008 280320 24.1396 13.5114 471.404 417.444 926.661 926.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1290 0.000512 512 100 264 36720 0.833728 6.07203 42.4268 49.3764 49.4346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1030 0.000256 2048 230 1272 62400 9.31424 7.03434 232.882 209.005 458.338 458.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 0.001024 512 330 648 16560 0.36864 0.361216 7.16554 16.8818 24.8473 24.9221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 0.001024 1024 450 552 17040 0.694272 11.7811 26.1816 38.6992 38.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1540 0.000256 2048 80 648 75600 7.05709 120.254 209.363 336.719 336.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 900 0.000256 4096 270 3168 54720 11.5487 13.9803 952.571 419.25 1397.43 1397.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 2000 3.2e-05 4096 330 1656 579840 156.077 120.768 3939.3 3589.21 7805.58 7805.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 0.000512 512 210 480 33600 1.1447 0.825664 8.00774 26.0753 36.1517 36.2469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.000512 2048 180 816 30960 3.4961 40.2719 104.903 148.717 148.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 820 6.4e-05 1024 70 1008 280320 24.0727 13.5007 304.226 418.003 759.966 760.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1290 0.000512 512 100 264 36480 0.830112 3.94102 41.9571 46.7713 46.8301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1030 0.000256 2048 230 1272 62400 9.29149 7.02886 150.424 209.477 376.326 376.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 0.001024 512 330 648 16320 0.36864 0.36256 4.63549 16.8329 22.2717 22.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 0.001024 1024 450 552 16800 0.686656 7.48749 26.0401 34.2574 34.3181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1540 0.000256 2048 80 648 75360 7.07254 77.3977 209.184 293.699 293.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 900 0.000256 4096 270 3168 54240 11.4989 13.9525 607.043 418.778 1051.35 1051.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 2000 3.2e-05 4096 330 1656 580096 156.298 120.812 5851.9 3592.28 9721.52 9721.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 0.000512 512 210 480 34816 1.14134 0.836 11.7921 26.3319 40.1999 40.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.000512 2048 180 816 30976 3.46886 59.4067 104.59 167.509 167.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 820 6.4e-05 1024 70 1008 280576 24.0449 13.4883 449.718 417.892 905.302 905.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1290 0.000512 512 100 264 36736 0.834976 5.81267 42.4599 49.1511 49.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1030 0.000256 2048 230 1272 62464 9.28704 7.02275 223.336 209.222 448.968 449.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 0.001024 512 330 648 16640 0.366592 0.360448 6.81754 17.9363 25.5518 25.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 0.001024 1024 450 552 17024 0.695136 11.0756 26.174 37.987 38.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1540 0.000256 2048 80 648 75648 7.06816 115.342 209.54 331.994 332.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 900 0.000256 4096 270 3168 54528 11.4782 13.9415 908.11 418.287 1351.89 1351.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 2000 3.2e-05 4096 330 1656 579584 156.331 120.903 3956.83 3598.45 7832.74 7832.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 0.000512 512 210 480 33792 1.12672 0.81104 7.92736 25.7501 35.7171 35.8068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.000512 2048 180 816 30720 3.4655 39.898 104.324 147.733 147.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 820 6.4e-05 1024 70 1008 278528 24.2244 13.4881 300.554 418.404 756.829 756.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1290 0.000512 512 100 264 36608 0.833728 3.95264 42.1358 46.9641 47.0218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1030 0.000256 2048 230 1272 62464 9.29334 7.05946 149.921 209.73 376.103 376.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 0.001024 512 330 648 16384 0.364416 0.356544 4.63846 17.7299 23.1607 23.2352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 0.001024 1024 450 552 16896 0.69232 7.4977 26.1971 34.4292 34.4852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1540 0.000256 2048 80 648 75520 7.07027 77.1754 209.701 293.99 294.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 900 0.000256 4096 270 3168 54272 11.4893 13.9378 610.989 419.298 1055.79 1055.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 2000 3.2e-05 4096 330 1650 580608 156.533 120.703 9119.42 3604.37 13001.3 13001.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 0.000512 512 210 475 34688 1.14221 0.829376 9.34886 26.2578 37.6767 37.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 880 0.000512 2048 180 825 31072 3.48355 93.7723 104.806 202.105 202.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 820 6.4e-05 1024 70 1025 282624 24.0062 13.4956 371.78 418.988 828.43 828.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1290 0.000512 512 100 250 36928 0.832928 8.06947 43.2368 52.1831 52.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1030 0.000256 2048 230 1275 63104 9.28554 7.03859 184.825 209.622 410.879 410.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 0.001024 512 330 650 16896 0.36864 0.3632 5.54954 18.5027 24.8578 24.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 0.001024 1024 450 550 17216 0.694848 8.92064 26.2908 35.9486 36.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1540 0.000256 2048 80 650 75776 7.09565 93.8255 209.616 310.581 310.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 900 0.000256 4096 270 3150 54784 11.5085 13.9469 742.812 419.205 1187.55 1187.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 2000 3.2e-05 4096 330 1650 580640 157.443 121.008 7383 3608.9 11270.6 11270.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 0.000512 512 210 475 34720 1.14394 0.827936 8.40547 26.2426 36.7203 36.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 880 0.000512 2048 180 825 31080 3.48352 80.6506 104.848 189.025 189.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 820 6.4e-05 1024 70 1025 282880 24.1044 13.6458 334.186 419.042 791.136 791.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1290 0.000512 512 100 250 36920 0.831584 3.95056 44.5176 49.3426 49.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1030 0.000256 2048 230 1275 63040 9.34624 7.05459 165.316 209.642 391.455 391.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 0.001024 512 330 650 16880 0.37008 0.364544 4.97168 18.4489 24.2241 24.2992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 0.001024 1024 450 550 17200 0.696384 8.02054 26.28 35.0395 35.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1540 0.000256 2048 80 650 75760 7.0615 83.9927 209.589 300.688 300.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 900 0.000256 4096 270 3150 54800 11.583 13.973 665.759 419.31 1110.7 1110.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 2000 3.2e-05 4096 330 1650 580160 157.19 120.913 7732.82 3625.13 11636.3 11636.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 0.000512 512 210 475 34560 1.13789 0.826528 5.57498 26.4154 34.0541 34.1491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 880 0.000512 2048 180 825 31040 3.49027 80.0602 105.877 189.469 189.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 820 6.4e-05 1024 70 1025 282880 24.0142 13.5278 215.749 423.139 676.589 676.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1290 0.000512 512 100 250 36880 0.831488 6.88448 42.8216 50.5795 50.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1030 0.000256 2048 230 1275 62720 9.2615 7.01235 105.596 210.935 332.906 333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 0.001024 512 330 650 16800 0.366624 0.3608 3.28323 18.3022 22.3837 22.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 0.001024 1024 450 550 17120 0.692064 5.26342 26.4806 32.4805 32.5363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1540 0.000256 2048 80 650 75680 7.05078 54.2085 211.534 272.836 272.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 900 0.000256 4096 270 3150 54560 11.5034 13.9564 426.645 422.621 874.796 874.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 2000 3.2e-05 4096 330 1650 580416 156.382 120.856 4604.41 3589.72 8471.6 8471.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 0.000512 512 210 475 34752 1.14614 0.833536 9.03101 26.315 37.4261 37.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.000512 2048 180 825 31056 3.47376 46.8167 104.803 155.136 155.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 820 6.4e-05 1024 70 1025 281856 24.0796 13.5087 352.402 418.42 808.567 808.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1290 0.000512 512 100 250 36912 0.834976 4.21885 43.7287 48.8234 48.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1030 0.000256 2048 230 1275 62976 9.27085 7.03261 174.701 209.32 400.425 400.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 0.001024 512 330 650 16800 0.369664 0.362816 5.29194 18.2635 24.3628 24.4429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 0.001024 1024 450 550 17184 0.697664 8.55542 26.2694 35.5635 35.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1540 0.000256 2048 80 650 75744 7.07994 89.5877 209.571 306.282 306.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 900 0.000256 4096 270 3150 54720 11.5159 13.951 706.512 419.077 1151.13 1151.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 2000 3.2e-05 4096 330 1650 580224 156.574 120.822 7426.89 3594.2 11298.7 11298.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 0.000512 512 210 475 34560 1.14093 0.830656 5.93587 26.235 34.242 34.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 880 0.000512 2048 180 825 31008 3.4857 85.8681 104.893 194.291 194.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 820 6.4e-05 1024 70 1025 281088 24.1023 13.4944 228.964 418.808 685.53 685.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1290 0.000512 512 100 250 36864 0.833536 2.77594 43.7367 47.3894 47.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1030 0.000256 2048 230 1275 62976 9.2729 7.02874 113.425 209.619 339.451 339.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 0.001024 512 330 650 16704 0.369536 0.365856 3.48614 18.2232 22.5166 22.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 0.001024 1024 450 550 17088 0.696224 5.60128 26.2246 32.5652 32.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1540 0.000256 2048 80 650 75648 7.08403 58.1019 209.616 274.848 274.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 900 0.000256 4096 270 3150 54528 11.4786 13.9366 454.908 419.19 899.587 899.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 2000 3.2e-05 4096 330 1650 580384 156.756 121.009 4931.23 3592.97 8802.18 8802.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 0.000512 512 210 475 34720 1.14611 0.83392 9.7872 26.344 38.2114 38.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.000512 2048 180 825 31024 3.4775 50.5891 104.839 158.947 159.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 820 6.4e-05 1024 70 1025 282240 24.079 13.6746 377.027 418.826 833.766 833.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1290 0.000512 512 100 250 36904 0.831488 4.60096 42.6177 48.0934 48.1505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1030 0.000256 2048 230 1275 62944 9.30739 7.0479 187.789 209.533 413.778 413.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 0.001024 512 330 650 16800 0.369472 0.362496 5.74704 18.202 24.7526 24.8282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 0.001024 1024 450 550 17192 0.69808 9.27542 26.315 36.3328 36.3889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1540 0.000256 2048 80 650 75712 7.08832 96.8111 209.711 313.653 313.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 900 0.000256 4096 270 3150 54768 11.5569 13.9751 758.144 419.615 1203.36 1203.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 2000 3.2e-05 4096 330 1650 580160 156.527 120.888 8525.99 3607.5 12411.1 12411.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 0.000512 512 210 475 34048 1.14208 0.82336 6.21427 26.0542 34.3316 34.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.000512 2048 180 825 30912 3.47325 32.3709 104.59 140.479 140.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 820 6.4e-05 1024 70 1025 281344 24.0866 13.5086 240.084 418.528 696.366 696.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1290 0.000512 512 100 250 36848 0.830528 2.98592 43.3937 47.2525 47.3122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1030 0.000256 2048 230 1275 62720 9.29686 7.03635 119.247 209.488 345.168 345.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 0.001024 512 330 650 16576 0.3672 0.359392 3.63728 17.8831 22.3181 22.3937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 0.001024 1024 450 550 17136 0.692224 5.91053 26.2889 32.934 32.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1540 0.000256 2048 80 650 75600 7.10451 60.7077 209.353 277.209 277.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 900 0.000256 4096 270 3150 54656 11.4955 13.9507 477.987 418.836 922.343 922.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 2000 3.2e-05 4096 330 1650 580608 156.165 120.756 5095.87 3593.66 8966.68 8966.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 0.000512 512 210 475 34560 1.14618 0.830176 10.0229 26.3033 38.4045 38.4963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.000512 2048 180 825 31040 3.48275 52.3388 104.905 160.769 160.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 820 6.4e-05 1024 70 1025 282624 24.024 13.4977 394.771 419.518 851.973 852.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1290 0.000512 512 100 250 36864 0.832 4.74726 43.5723 49.195 49.2479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1030 0.000256 2048 230 1275 62720 9.25181 7.01382 194.976 209.22 420.562 420.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 0.001024 512 330 650 16896 0.369664 0.363744 5.9289 18.1924 24.9254 24.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 0.001024 1024 450 550 17152 0.696288 9.66042 26.2708 36.671 36.7251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1540 0.000256 2048 80 650 75712 7.04944 99.8692 209.732 316.694 316.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 900 0.000256 4096 270 3150 54656 11.4893 13.936 783.687 419.064 1228.25 1228.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 2000 3.2e-05 4096 330 1650 580096 156.303 120.852 3405.11 3610.71 7293.19 7293.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 0.000512 512 210 475 34304 1.14986 0.834144 6.67645 26.3271 35.0875 35.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.000512 2048 180 825 30976 3.47978 35.0986 104.818 143.439 143.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 820 6.4e-05 1024 70 1025 280576 24.0603 13.4858 256.837 417.911 712.454 712.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1290 0.000512 512 100 250 36736 0.83232 3.23142 43.09 47.1945 47.2499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1030 0.000256 2048 230 1275 62464 9.28448 7.03008 128.624 209.222 354.258 354.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 0.001024 512 330 650 16640 0.366592 0.360448 3.88659 17.798 22.4834 22.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 0.001024 1024 450 550 17024 0.690176 6.42458 26.1636 33.3197 33.3781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1540 0.000256 2048 80 650 75648 7.05846 65.2676 209.558 281.926 281.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 900 0.000256 4096 270 3150 54528 11.4788 13.9347 517.089 418.347 960.923 960.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 2000 3.2e-05 4096 330 1650 580320 156.716 120.947 5404.82 3607.28 9289.98 9290.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 0.000512 512 210 475 34560 1.14445 0.831456 10.7297 26.2593 39.0635 39.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.000512 2048 180 825 31032 3.48509 55.2076 104.786 163.523 163.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 820 6.4e-05 1024 70 1025 282240 24.1178 13.5231 417.845 418.892 874.532 874.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1290 0.000512 512 100 250 36864 0.833536 5.02387 43.6295 49.5297 49.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1030 0.000256 2048 230 1275 63072 9.32256 7.05309 207.273 209.622 433.369 433.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 0.001024 512 330 650 16848 0.36864 0.363424 6.39594 18.1676 25.3688 25.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 0.001024 1024 450 550 17136 0.695712 10.3157 26.2316 37.2863 37.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1540 0.000256 2048 80 650 75672 7.05331 106.482 209.486 323.062 323.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 900 0.000256 4096 270 3150 54720 11.5502 13.9748 836.373 419.175 1281.15 1281.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 2000 3.2e-05 4096 330 1650 580032 156.213 120.828 3852.81 3589.22 7719.28 7719.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 0.000512 512 210 475 33984 1.14528 0.827072 7.70672 26.1235 35.9028 35.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.000512 2048 180 825 30960 3.4816 39.8596 104.82 148.203 148.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 820 6.4e-05 1024 70 1025 281088 24.0035 13.503 298.062 417.558 753.288 753.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1290 0.000512 512 100 250 36720 0.831104 3.62867 43.1657 47.6668 47.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1030 0.000256 2048 230 1275 62784 9.26141 7.02429 147.127 209.089 372.6 372.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 0.001024 512 330 650 16704 0.36864 0.362496 4.58928 17.8772 23.2688 23.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 0.001024 1024 450 550 16992 0.690464 7.34374 26.141 34.2179 34.2733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1540 0.000256 2048 80 650 75600 7.05331 75.9048 209.466 292.47 292.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 900 0.000256 4096 270 3150 54432 11.4767 13.9364 595.284 418.077 1038.84 1038.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 2000 3.2e-05 4096 330 1650 580160 156.384 120.909 5231.3 3608.97 9117.8 9118.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 0.000512 512 210 475 34560 1.14323 0.82624 10.4649 26.1593 38.6912 38.7833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.000512 2048 180 825 31040 3.49235 53.8413 104.837 162.213 162.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 820 6.4e-05 1024 70 1025 282880 24.008 13.8106 408.189 419.095 865.264 865.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1290 0.000512 512 100 250 36880 0.835776 4.87254 42.487 48.238 48.2941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1030 0.000256 2048 230 1275 62720 9.24038 7.04394 200.302 208.871 425.562 425.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 0.001024 512 330 650 16800 0.368288 0.361472 6.17472 16.9583 23.9333 24.0108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 0.001024 1024 450 550 17120 0.69376 10.0052 26.2226 36.9631 37.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1540 0.000256 2048 80 650 75680 7.05126 103.184 209.46 319.737 319.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 900 0.000256 4096 270 3150 54560 11.4977 13.9535 811.289 418.499 1255.32 1255.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 2000 3.2e-05 4096 330 1650 579840 156.051 120.849 3658.07 3593.04 7528.23 7528.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 0.000512 512 210 475 33920 1.13949 0.819488 7.34301 26.0038 35.4086 35.5014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.000512 2048 180 825 30880 3.47331 37.6996 104.65 145.866 145.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 820 6.4e-05 1024 70 1025 281600 24.0815 13.4963 284.812 419.309 741.858 741.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1290 0.000512 512 100 250 36800 0.833536 3.44323 33.8572 38.1767 38.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1030 0.000256 2048 230 1275 62080 9.23008 6.97773 139.312 208.288 363.91 364.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 0.001024 512 330 650 16640 0.366592 0.360448 4.33562 17.7501 22.885 22.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 0.001024 1024 450 550 16960 0.690176 7.00006 26.1188 33.8518 33.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1540 0.000256 2048 80 650 75520 7.04794 72.1947 209.294 288.579 288.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 900 0.000256 4096 270 3150 54400 11.4823 13.9173 566.502 418.163 1010.13 1010.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 2000 3.2e-05 4096 330 1650 580224 156.034 120.806 6366.92 3591.79 10235.8 10236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 0.000512 512 210 475 34560 1.14198 0.829152 12.8683 26.2171 41.1552 41.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.000512 2048 180 825 31008 3.4816 65.4275 104.815 173.766 173.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 820 6.4e-05 1024 70 1025 281088 24.0839 13.5086 492.84 418.497 949.081 949.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1290 0.000512 512 100 250 36864 0.831584 6.00534 42.4222 49.3021 49.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1030 0.000256 2048 230 1275 62976 9.25139 7.03328 244.762 209.477 470.626 470.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 0.001024 512 330 650 16704 0.369664 0.362784 7.504 18.046 26.3514 26.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 0.001024 1024 450 550 17088 0.69392 12.1078 26.2042 39.0487 39.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1540 0.000256 2048 80 650 75648 7.05882 125.571 209.469 342.142 342.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 900 0.000256 4096 270 3150 54528 11.4751 13.9346 983.948 418.816 1428.25 1428.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 2000 3.2e-05 4096 330 1650 579840 156.184 120.796 4269.69 3609.26 8156.15 8156.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 0.000512 512 210 475 33792 1.14285 0.81824 8.58106 26.024 36.6648 36.7571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.000512 2048 180 825 30912 3.48218 43.9419 104.815 152.284 152.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 820 6.4e-05 1024 70 1025 279552 23.9973 13.4476 330.638 416.579 784.817 784.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1290 0.000512 512 100 250 36672 0.831488 4.06682 43.2547 48.1955 48.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1030 0.000256 2048 230 1275 62208 9.25466 7.03638 163.311 208.699 388.402 388.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 0.001024 512 330 650 16512 0.367072 0.362496 4.99149 17.9012 23.6926 23.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 0.001024 1024 450 550 16896 0.689152 8.19667 26.0778 35.0064 35.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1540 0.000256 2048 80 650 75456 7.09632 84.4456 209.209 300.796 300.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 900 0.000256 4096 270 3150 54144 11.465 13.9148 660.706 417.257 1103.42 1103.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 2000 3.2e-05 4096 330 1650 580400 157.182 121.165 6410.97 3594.02 10283.5 10283.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 0.000512 512 210 475 34400 1.1528 0.827904 12.8613 26.2529 41.1953 41.2877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.000512 2048 180 825 31000 3.48394 65.6302 104.895 174.052 174.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 820 6.4e-05 1024 70 1025 281600 24.1544 13.532 492.694 419.195 949.737 949.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1290 0.000512 512 100 250 36800 0.829088 6.0567 42.4941 49.4226 49.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1030 0.000256 2048 230 1275 62800 9.34352 7.05114 244.43 209.789 470.718 470.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 0.001024 512 330 650 16800 0.370304 0.364512 7.61898 18.1055 26.5298 26.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 0.001024 1024 450 550 17100 0.695008 12.1648 26.2501 39.1546 39.2102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1540 0.000256 2048 80 650 75700 7.07421 126.419 209.788 343.323 343.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 900 0.000256 4096 270 3150 54600 11.57 13.9799 991.189 419.537 1436.35 1436.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 2000 3.2e-05 4096 330 1650 580000 156.828 121.138 4290.74 3632.99 8208.63 8208.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 0.000512 512 210 475 33600 1.14883 0.823296 8.51501 26.05 36.6361 36.7296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.000512 2048 180 825 30800 3.46813 43.8837 104.628 152.022 152.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 820 6.4e-05 1024 70 1025 278400 24.2152 13.4852 327.151 417.081 782.087 782.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1290 0.000512 512 100 250 36600 0.82944 4.04851 43.2661 48.1842 48.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1030 0.000256 2048 230 1275 62400 9.28256 7.01597 163.35 208.98 388.727 388.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 0.001024 512 330 650 16400 0.369952 0.362432 5.02822 18.9674 24.7996 24.8721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 0.001024 1024 450 550 17000 0.694272 8.19952 26.2495 35.1862 35.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1540 0.000256 2048 80 650 75600 7.05738 84.3481 209.793 301.239 301.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 900 0.000256 4096 270 3150 54000 11.5057 13.9452 658.629 417.804 1101.96 1102.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 2000 3.2e-05 4096 330 1650 580160 156.378 120.878 6172.55 3588.29 10038.3 10038.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 0.000512 512 210 475 34048 1.13766 0.821248 12.2872 26.048 40.394 40.4906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.000512 2048 180 825 30912 3.4728 63.4372 104.573 171.523 171.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 820 6.4e-05 1024 70 1025 281344 24.097 13.5084 481.558 418.374 937.695 937.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1290 0.000512 512 100 250 36848 0.831744 5.84643 43.4724 50.193 50.2532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1030 0.000256 2048 230 1275 62720 9.30534 7.09632 236.883 209.452 462.834 462.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 0.001024 512 330 650 16576 0.365792 0.362496 7.28061 17.9673 26.0463 26.1209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 0.001024 1024 450 550 17136 0.6944 11.8207 26.282 38.8397 38.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1540 0.000256 2048 80 650 75600 7.17322 121.692 209.312 338.218 338.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 900 0.000256 4096 270 3150 54656 11.5011 13.9489 956.509 418.744 1400.77 1400.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 2000 3.2e-05 4096 330 1650 579712 156.114 120.876 4038.02 3596.14 7911.38 7911.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 0.000512 512 210 475 34048 1.14483 0.827936 8.1144 26.1511 36.3356 36.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.000512 2048 180 825 30688 3.46131 41.3532 104.395 149.251 149.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 820 6.4e-05 1024 70 1025 279552 24.1989 14.971 313.452 419.845 772.622 772.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1290 0.000512 512 100 250 36736 0.833056 3.86624 43.529 48.271 48.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1030 0.000256 2048 230 1275 61824 9.19222 6.95254 153.552 207.586 377.382 377.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 0.001024 512 330 650 16576 0.367584 0.362976 4.81658 17.866 23.4844 23.5595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 0.001024 1024 450 550 17024 0.695712 7.75974 26.3127 34.8105 34.8673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1540 0.000256 2048 80 650 75488 7.04874 79.8005 209.558 296.45 296.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 900 0.000256 4096 270 3150 54208 11.4504 13.9031 621.239 417.42 1064.09 1064.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 2000 3.2e-05 4096 330 1650 579840 156.823 121.047 5969.28 3612.26 9859.62 9859.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 0.000512 512 210 475 34560 1.1465 0.831488 12.0956 26.3168 40.4869 40.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.000512 2048 180 825 30960 3.47901 61.5035 104.816 169.842 169.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 820 6.4e-05 1024 70 1025 280320 24.1408 13.5085 464.916 417.737 920.468 920.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1290 0.000512 512 100 250 36840 0.834912 5.66256 42.3501 48.8892 48.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1030 0.000256 2048 230 1275 62400 9.29965 7.02547 227.903 209.15 453.477 453.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 0.001024 512 330 650 16560 0.366976 0.36128 7.0289 17.9411 25.7712 25.8471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 0.001024 1024 450 550 17040 0.69472 11.2947 26.1959 38.2287 38.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1540 0.000256 2048 80 650 75600 7.09427 118.088 209.587 334.814 334.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 900 0.000256 4096 270 3150 54720 11.5466 13.9837 925.942 419.49 1371.04 1371.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 2000 3.2e-05 4096 330 1650 578880 156.293 120.955 3949.79 3595.15 7822.42 7822.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 0.000512 512 210 475 33600 1.14195 0.822272 8.05229 26.0805 36.1943 36.2897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.000512 2048 180 825 30720 3.46755 40.8195 104.517 148.849 148.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 820 6.4e-05 1024 70 1025 280320 24.0695 13.6376 306.709 418.915 763.485 763.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1290 0.000512 512 100 250 36720 0.833696 3.75645 42.0835 46.718 46.7748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1030 0.000256 2048 230 1275 62400 9.29328 7.0297 150.502 209.515 376.439 376.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 0.001024 512 330 650 16320 0.36864 0.361728 4.67974 17.891 23.3732 23.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 0.001024 1024 450 550 16800 0.687392 7.44688 26.033 34.211 34.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1540 0.000256 2048 80 650 75360 7.05411 77.697 209.253 294.047 294.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 900 0.000256 4096 270 3150 54240 11.5014 13.9468 609.375 418.875 1053.77 1053.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 2000 3.2e-05 4096 330 1650 580096 156.343 120.807 5719.39 3623.39 9620.15 9620.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 0.000512 512 210 475 34304 1.15162 0.835136 11.4319 26.3221 39.8438 39.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.000512 2048 180 825 30976 3.47578 58.6002 104.806 166.928 166.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 820 6.4e-05 1024 70 1025 280576 24.0622 13.4861 442.009 422.136 901.854 901.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1290 0.000512 512 100 250 36736 0.831328 5.44266 42.465 48.7809 48.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1030 0.000256 2048 230 1275 62464 9.27482 7.02464 217.637 209.184 443.223 443.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 0.001024 512 330 650 16640 0.367648 0.360448 6.73178 17.9364 25.4664 25.5405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 0.001024 1024 450 550 17024 0.69632 10.9696 26.1605 37.8699 37.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1540 0.000256 2048 80 650 75648 7.05126 112.665 209.526 329.284 329.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 900 0.000256 4096 270 3150 54528 11.473 13.932 883.943 430.704 1340.13 1340.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 2000 3.2e-05 4096 330 1650 579584 156.275 120.927 4072.05 3597.59 7947.08 7947.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 0.000512 512 210 475 32768 1.14262 0.809504 7.86301 25.7414 35.6567 35.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.000512 2048 180 825 30720 3.46112 41.3716 104.534 149.412 149.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 820 6.4e-05 1024 70 1025 278528 24.2453 13.4943 312.55 418.267 768.715 768.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1290 0.000512 512 100 250 36608 0.829312 3.8929 43.4229 48.1854 48.2449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1030 0.000256 2048 230 1275 62464 9.29536 7.03539 155.22 209.685 381.338 381.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 0.001024 512 330 650 16384 0.364544 0.360608 4.79517 17.8638 23.453 23.5303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 0.001024 1024 450 550 16896 0.694272 7.70896 26.1802 34.6259 34.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1540 0.000256 2048 80 650 75520 7.05581 80.129 209.678 296.906 296.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 900 0.000256 4096 270 3150 54272 11.4852 13.9469 631.724 419.205 1076.44 1076.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 2000 3.2e-05 4096 330 1664 579968 157.001 120.87 7758.87 3593.38 11630.4 11630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 0.000512 512 210 480 34432 1.14467 0.835616 8.3239 26.2535 36.6567 36.7529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 880 0.000512 2048 180 832 31008 3.48365 75.9047 104.787 184.219 184.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 820 6.4e-05 1024 70 1024 281600 24.0981 13.4943 326.192 418.883 782.83 782.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1290 0.000512 512 100 256 36896 0.833536 7.08483 43.5005 51.4619 51.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1030 0.000256 2048 230 1280 62592 9.29718 7.04653 161.285 209.573 387.305 387.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 0.001024 512 330 672 16704 0.36864 0.368352 5.02131 19.5204 25.3523 25.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 0.001024 1024 450 544 17248 0.698144 7.73734 26.3015 34.7803 34.8371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1540 0.000256 2048 80 640 75808 7.07379 80.7731 209.549 297.44 297.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 900 0.000256 4096 270 3168 54848 11.5128 13.9415 651.02 419.205 1095.75 1095.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 2000 3.2e-05 4096 330 1664 579840 157.2 120.899 8092.48 3593.99 11964.8 11965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1370 0.000512 512 210 480 34304 1.14781 0.82944 5.5032 26.2865 33.8684 33.9618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 880 0.000512 2048 180 832 30976 3.4816 76.6656 104.804 184.994 185.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 820 6.4e-05 1024 70 1024 281600 24.1214 13.4997 211.604 418.985 668.369 668.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1290 0.000512 512 100 256 36864 0.831104 6.94534 43.7562 51.5757 51.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1030 0.000256 2048 230 1280 62208 9.32077 7.01434 256.455 209.004 481.9 481.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 0.001024 512 330 672 16640 0.370144 0.365472 3.328 19.0731 23.2137 23.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1880 0.001024 1024 450 544 17216 0.69632 5.12093 26.3031 32.1647 32.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1540 0.000256 2048 80 640 75776 7.064 52.1196 209.59 268.818 268.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 900 0.000256 4096 270 3168 54656 11.5127 13.9325 496.278 418.659 940.457 940.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 2000 3.2e-05 4096 330 1664 580000 157.656 121.155 7565.7 3602.23 11447 11447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 0.000512 512 210 480 34400 1.14784 0.827776 8.59443 26.242 36.9106 37.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 880 0.000512 2048 180 832 31000 3.48774 79.0785 104.815 187.425 187.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 820 6.4e-05 1024 70 1024 281600 24.2154 13.6335 333.67 439.202 810.884 811.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1290 0.000512 512 100 256 36880 0.833536 4.06618 44.2415 49.1864 49.2459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1030 0.000256 2048 230 1280 62560 9.3527 7.06765 163.482 209.654 389.66 389.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 0.001024 512 330 672 16720 0.368768 0.363808 5.20211 18.3248 24.3305 24.4067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 0.001024 1024 450 544 17240 0.697024 7.96058 26.3006 35.0009 35.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1540 0.000256 2048 80 640 75800 7.06771 82.4149 209.603 299.131 299.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 900 0.000256 4096 270 3168 54880 11.5587 13.975 667.221 428.903 1121.74 1121.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 2000 3.2e-05 4096 330 1664 579520 157.05 120.999 7094.05 3593.5 10965.8 10966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 0.000512 512 210 480 34240 1.14483 0.82608 5.64211 26.161 33.8737 33.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 880 0.000512 2048 180 832 30960 3.4839 78.7287 104.817 187.074 187.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 820 6.4e-05 1024 70 1024 281600 24.1272 13.5113 215.349 419.155 672.298 672.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1290 0.000512 512 100 256 36800 0.831584 7.11475 42.5732 50.5616 50.6203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1030 0.000256 2048 230 1280 62080 9.28554 7.01139 105.32 208.894 330.608 330.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 0.001024 512 330 672 16640 0.36832 0.36208 3.41373 17.0068 21.2215 21.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 0.001024 1024 450 544 17200 0.69792 5.20438 26.3016 32.2474 32.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1540 0.000256 2048 80 640 75760 7.06685 53.1063 209.608 269.825 269.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 900 0.000256 4096 270 3168 54720 11.4978 13.9491 427.619 418.478 871.618 871.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 2000 3.2e-05 4096 330 1664 579840 156.409 120.992 4713.03 3593.3 8583.96 8584.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 0.000512 512 210 480 34368 1.14755 0.833984 9.43578 26.3183 37.8368 37.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.000512 2048 180 832 31008 3.4857 48.0297 104.87 156.429 156.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 820 6.4e-05 1024 70 1024 281088 24.1369 13.511 360.626 419.382 817.82 817.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1290 0.000512 512 100 256 36864 0.831424 4.3847 43.4535 48.7131 48.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1030 0.000256 2048 230 1280 62400 9.29968 7.03283 176.331 209.351 402.119 402.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 0.001024 512 330 672 16608 0.368256 0.361376 5.57574 19.0909 25.4668 25.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 0.001024 1024 450 544 17232 0.694272 8.6697 26.3015 35.7109 35.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1540 0.000256 2048 80 640 75792 7.07789 89.2842 209.625 306.029 306.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 900 0.000256 4096 270 3168 54816 11.5137 13.9554 718.832 419.107 1163.48 1163.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 2000 3.2e-05 4096 330 1664 579840 156.441 120.878 8030.03 3611.68 11919.2 11919.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 0.000512 512 210 480 34176 1.14906 0.82944 6.16691 26.2173 34.4627 34.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 880 0.000512 2048 180 832 30912 3.47757 88.1193 104.724 196.365 196.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 820 6.4e-05 1024 70 1024 281088 24.0775 13.5064 233.614 418.442 689.798 689.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1290 0.000512 512 100 256 36768 0.831488 2.9143 42.3771 46.1644 46.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1030 0.000256 2048 230 1280 62208 9.29206 7.03693 113.508 209.441 339.378 339.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 0.001024 512 330 672 16512 0.369088 0.363104 3.6793 18.0402 22.5237 22.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 0.001024 1024 450 544 17184 0.698208 5.65219 26.298 32.6919 32.7475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1540 0.000256 2048 80 640 75744 7.0615 57.9143 209.595 274.614 274.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 900 0.000256 4096 270 3168 54720 11.4832 13.9376 459.31 418.816 903.622 903.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 2000 3.2e-05 4096 330 1664 579712 156.943 121.124 4614.04 3615.39 8507.73 8507.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 0.000512 512 210 480 34496 1.15552 0.83568 9.30979 26.3403 37.7388 37.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 0.000512 2048 180 832 30968 3.47946 47.3006 104.858 155.682 155.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 820 6.4e-05 1024 70 1024 280448 24.2378 13.5238 354.961 418.778 811.667 811.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1290 0.000512 512 100 256 36848 0.833888 4.37453 43.6671 48.9187 48.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1030 0.000256 2048 230 1280 62496 9.31971 7.0943 174.723 209.514 400.754 400.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 0.001024 512 330 672 16576 0.370528 0.364544 5.53165 18.1057 24.4435 24.5184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 0.001024 1024 450 544 17192 0.697056 8.56678 26.278 35.5845 35.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1540 0.000256 2048 80 640 75768 7.0697 88.3254 209.735 305.173 305.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 900 0.000256 4096 270 3168 54880 11.5507 13.9878 706.577 419.613 1151.81 1151.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 2000 3.2e-05 4096 330 1664 579264 156.722 121.055 3000.66 3594.17 6872.84 6873.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 0.000512 512 210 480 34048 1.13811 0.823008 6.04442 26.0581 34.1633 34.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.000512 2048 180 832 30912 3.47718 30.7222 104.884 139.127 139.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 820 6.4e-05 1024 70 1024 279552 24.2256 13.5094 226.114 418.454 682.461 682.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1290 0.000512 512 100 256 36736 0.8312 2.85123 43.1594 46.884 46.9422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1030 0.000256 2048 230 1280 62272 9.31216 7.03638 112.084 210.342 338.876 338.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 0.001024 512 330 672 16352 0.36864 0.361536 3.58826 18.008 22.3931 22.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 0.001024 1024 450 544 17136 0.69632 5.56026 26.2595 32.5583 32.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1540 0.000256 2048 80 640 75712 7.09046 56.0947 209.586 272.814 272.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 900 0.000256 4096 270 3168 54656 11.4993 13.9516 450.757 418.877 895.159 895.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 2000 3.2e-05 4096 330 1664 579264 157.232 121.081 7152 3591.89 11022.4 11022.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 0.000512 512 210 480 33600 1.14451 0.817152 4.98234 25.9504 32.9945 33.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 880 0.000512 2048 180 832 30744 3.46285 81.623 104.465 189.596 189.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 820 6.4e-05 1024 70 1024 279552 24.3193 13.5472 186.436 418.468 642.938 643.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1290 0.000512 512 100 256 36624 0.82944 2.39248 42.1481 45.4128 45.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1030 0.000256 2048 230 1280 62496 9.33338 7.05293 93.5515 209.638 319.681 319.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 0.001024 512 330 672 16128 0.36864 0.360448 2.96826 16.811 20.5803 20.6557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 0.001024 1024 450 544 16968 0.688704 4.58947 26.1048 31.4255 31.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1540 0.000256 2048 80 640 75600 7.07174 46.3829 209.408 262.904 262.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 900 0.000256 4096 270 3168 54768 11.554 13.9768 373.168 419.111 821.843 821.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 2000 3.2e-05 4096 330 1664 579840 156.4 120.867 4716.05 3613.37 8606.9 8607.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 0.000512 512 210 480 34304 1.14934 0.829824 9.30525 26.2775 37.6609 37.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.000512 2048 180 832 30976 3.4775 48.1195 104.803 156.445 156.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 820 6.4e-05 1024 70 1024 281600 24.116 13.4959 358.155 419.117 815.042 815.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1290 0.000512 512 100 256 36864 0.830432 4.4711 42.5081 47.8518 47.9105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1030 0.000256 2048 230 1280 62208 9.27347 7.06416 177.338 209 402.777 402.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 0.001024 512 330 672 16640 0.370816 0.363424 5.57181 18.1944 24.5714 24.6459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 0.001024 1024 450 544 17216 0.696608 8.73709 26.2945 35.773 35.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1540 0.000256 2048 80 640 75776 7.05741 88.9938 209.588 305.682 305.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 900 0.000256 4096 270 3168 54656 11.476 13.932 713.417 418.638 1157.54 1157.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 2000 3.2e-05 4096 330 1664 579584 156.604 120.902 3208.59 3593.05 7079.37 7079.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 0.000512 512 210 480 34304 1.14912 0.8328 6.36749 26.3178 34.7649 34.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.000512 2048 180 832 30848 3.47242 32.7617 104.63 140.904 140.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 820 6.4e-05 1024 70 1024 280576 24.0602 13.4875 238.653 418.603 694.964 695.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1290 0.000512 512 100 256 36736 0.82976 3.0696 42.3242 46.2673 46.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1030 0.000256 2048 230 1280 61952 9.29629 7.02278 118.733 209.161 344.316 344.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 0.001024 512 330 672 16384 0.366336 0.3584 3.69613 17.7969 22.2899 22.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 0.001024 1024 450 544 17152 0.693408 5.86083 26.2962 32.8915 32.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1540 0.000256 2048 80 640 75648 7.06573 59.2185 209.405 275.733 275.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 900 0.000256 4096 270 3168 54528 11.4842 13.9283 481.644 418.161 925.294 925.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 2000 3.2e-05 4096 330 1664 579072 156.441 120.916 2657.42 3597.21 6532.21 6532.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 0.000512 512 210 480 33792 1.14202 0.8192 5.28534 26.0457 33.3916 33.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.000512 2048 180 832 30720 3.46262 27.2732 104.661 135.44 135.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 820 6.4e-05 1024 70 1024 279552 24.0049 13.4483 198.308 416.802 652.722 652.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1290 0.000512 512 100 256 36672 0.828128 2.60086 42.0475 45.519 45.5766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1030 0.000256 2048 230 1280 61440 9.28128 7.00246 98.5548 209.671 324.611 324.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 0.001024 512 330 672 16128 0.370336 0.361824 3.03584 17.8056 21.6435 21.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 0.001024 1024 450 544 17088 0.696992 4.95629 26.3206 32.0164 32.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1540 0.000256 2048 80 640 75648 7.06867 49.4325 209.783 266.324 266.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 900 0.000256 4096 270 3168 54144 11.4687 13.9129 394.687 417.556 837.696 837.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 2000 3.2e-05 4096 330 1664 579744 156.782 121.101 6598.67 3613.76 10490.5 10490.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 0.000512 512 210 480 34272 1.15062 0.830144 13.3092 26.2874 41.6772 41.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.000512 2048 180 832 30960 3.4857 67.8596 104.877 176.264 176.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 820 6.4e-05 1024 70 1024 281088 24.2184 13.5209 511.711 419.214 968.826 968.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1290 0.000512 512 100 256 36792 0.829888 6.27981 43.4565 50.6095 50.6662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1030 0.000256 2048 230 1280 62496 9.34099 7.06262 251.381 209.815 477.7 477.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 0.001024 512 330 672 16704 0.370048 0.362976 8.06246 18.1095 26.9758 27.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 0.001024 1024 450 544 17208 0.693472 12.4045 26.3221 39.4634 39.5182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1540 0.000256 2048 80 640 75744 7.05565 127.572 209.722 344.393 344.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 900 0.000256 4096 270 3168 54864 11.5362 13.9714 1018.73 419.485 1463.8 1463.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 2000 3.2e-05 4096 330 1664 579456 156.393 120.942 4211.81 3594.73 8084.1 8084.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 0.000512 512 210 480 33984 1.14467 0.827328 8.75386 26.1402 36.9634 37.0566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.000512 2048 180 832 30816 3.46941 43.1468 104.684 151.342 151.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 820 6.4e-05 1024 70 1024 278784 24.1662 13.4959 321.68 418.691 778.19 778.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1290 0.000512 512 100 256 36720 0.830944 4.08189 42.0124 46.9668 47.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1030 0.000256 2048 230 1280 62208 9.27062 7.02614 157.276 209.238 382.913 383.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 0.001024 512 330 672 16416 0.368128 0.36208 5.18442 17.8841 23.8698 23.9432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 0.001024 1024 450 544 17136 0.692224 7.8336 26.3197 34.8908 34.9512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1540 0.000256 2048 80 640 75600 7.08813 79.6918 209.521 296.345 296.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 900 0.000256 4096 270 3168 54432 11.4844 13.9417 643.205 418.307 1087.01 1087.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 2000 3.2e-05 4096 330 1664 579744 156.905 121.123 3453.44 3593.92 7325.61 7325.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 0.000512 512 210 480 32832 1.14307 0.80896 6.96621 25.7823 34.8017 34.8946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.000512 2048 180 832 30672 3.46381 34.9962 104.406 142.911 142.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 820 6.4e-05 1024 70 1024 279936 24.1726 13.591 268.59 417.513 724.023 724.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1290 0.000512 512 100 256 36504 0.825344 3.34637 42.9476 47.1613 47.2205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1030 0.000256 2048 230 1280 62208 9.32077 7.04291 130.742 209.257 356.469 356.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 0.001024 512 330 672 15984 0.36784 0.357152 4.20637 17.7258 22.7285 22.8046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 0.001024 1024 450 544 17064 0.694272 6.48912 26.2986 33.5229 33.5799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1540 0.000256 2048 80 640 75600 7.04982 66.3287 209.541 282.963 283.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 900 0.000256 4096 270 3168 54432 11.518 13.9575 527.419 418.358 971.325 971.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 2000 3.2e-05 4096 330 1664 579520 156.512 120.985 6197.68 3615.46 10090.8 10091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 0.000512 512 210 480 34240 1.14346 0.824 12.6097 26.1861 40.8637 40.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.000512 2048 180 832 30960 3.47955 63.2627 104.913 171.698 171.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 820 6.4e-05 1024 70 1024 281600 24.1154 13.5122 480.391 419.514 937.689 937.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1290 0.000512 512 100 256 36800 0.831328 5.95558 43.6041 50.4342 50.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1030 0.000256 2048 230 1280 62080 9.25952 7.01034 233.565 209.098 459.032 459.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 0.001024 512 330 672 16640 0.36864 0.360544 7.58064 18.0226 26.4019 26.4774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 0.001024 1024 450 544 17200 0.69408 11.5876 26.325 38.6494 38.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1540 0.000256 2048 80 640 75760 7.06202 119.423 209.81 336.338 336.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 900 0.000256 4096 270 3168 54720 11.494 13.9485 957.244 419.007 1401.77 1401.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 2000 3.2e-05 4096 330 1664 579200 156.188 120.932 4171.86 3612.16 8061.35 8061.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 0.000512 512 210 480 33920 1.13606 0.81952 8.48746 26.0229 36.5648 36.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.000512 2048 180 832 30880 3.48736 42.6286 104.901 151.059 151.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 820 6.4e-05 1024 70 1024 281600 24.0874 13.4997 320.245 436.772 794.764 794.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1290 0.000512 512 100 256 36640 0.827744 3.98464 43.215 48.0695 48.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1030 0.000256 2048 230 1280 61440 9.24589 6.97789 155.769 208.422 380.513 380.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 0.001024 512 330 672 16320 0.36672 0.361664 5.06627 17.7561 23.621 23.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 0.001024 1024 450 544 17120 0.69376 7.8441 26.3209 34.9012 34.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1540 0.000256 2048 80 640 75680 7.08438 79.9605 209.78 296.868 296.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 900 0.000256 4096 270 3168 54400 11.4671 13.9258 640.794 418.397 1084.66 1084.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 2000 3.2e-05 4096 330 1664 578880 156.332 120.973 3502.3 3591.52 7371.35 7371.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 0.000512 512 210 480 33600 1.14634 0.821152 7.19248 26.0504 35.3103 35.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.000512 2048 180 832 30720 3.47523 35.5701 104.595 143.684 143.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 820 6.4e-05 1024 70 1024 280320 24.0842 13.499 268.335 417.535 723.611 723.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1290 0.000512 512 100 256 36480 0.82752 3.29674 41.8948 46.0604 46.1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1030 0.000256 2048 230 1280 61440 9.32848 7.10349 129.879 209.316 355.728 355.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 0.001024 512 330 672 16320 0.370688 0.360448 4.31917 17.872 22.9933 23.0699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 0.001024 1024 450 544 17040 0.69584 6.63482 26.2984 33.6705 33.7283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1540 0.000256 2048 80 640 75600 7.05885 67.0671 209.595 283.761 283.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 900 0.000256 4096 270 3168 54240 11.4888 13.9489 535.477 418.47 979.462 979.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 2000 3.2e-05 4096 330 1664 579840 156.187 120.88 5855.71 3595.98 9728.98 9729.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 0.000512 512 210 480 34176 1.14384 0.82944 11.9121 26.2309 40.2138 40.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.000512 2048 180 832 30912 3.47398 60.0305 104.802 168.35 168.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 820 6.4e-05 1024 70 1024 281088 24.0798 13.4937 455.79 418.771 912.293 912.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1290 0.000512 512 100 256 36768 0.829056 5.64477 43.523 50.0445 50.1002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1030 0.000256 2048 230 1280 62208 9.30198 7.04061 221.941 209.591 447.976 448.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 0.001024 512 330 672 16512 0.369536 0.362592 7.11008 18.0523 25.9655 26.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 0.001024 1024 450 544 17184 0.69632 10.9937 26.3263 38.0587 38.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1540 0.000256 2048 80 640 75744 7.12509 113.096 209.749 330.017 330.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 900 0.000256 4096 270 3168 54720 11.477 13.9347 901.138 419.133 1345.76 1345.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 2000 3.2e-05 4096 330 1664 579072 156.389 120.921 3790.37 3616.09 7683.99 7684.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 0.000512 512 210 480 33792 1.14163 0.820608 7.77309 26.0466 35.885 35.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.000512 2048 180 832 30720 3.4616 39.0963 104.567 147.169 147.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 820 6.4e-05 1024 70 1024 279552 24.0018 13.5565 293.468 416.993 748.178 748.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1290 0.000512 512 100 256 36672 0.829472 3.71907 42.1308 46.7226 46.7806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1030 0.000256 2048 230 1280 61440 9.28726 7.00662 143.22 208.869 368.483 368.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 0.001024 512 330 672 16128 0.36864 0.364256 4.57222 17.9134 23.2897 23.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 0.001024 1024 450 544 17088 0.69968 7.31744 26.3232 34.383 34.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1540 0.000256 2048 80 640 75648 7.13728 73.5142 209.796 290.492 290.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 900 0.000256 4096 270 3168 54144 11.4726 13.9141 583.479 417.586 1026.52 1026.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 2000 3.2e-05 4096 330 1664 579456 156.255 120.864 3299.59 3596.52 7173.45 7173.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 0.000512 512 210 480 33408 1.13344 0.814272 6.77101 25.8523 34.6694 34.7628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.000512 2048 180 832 30528 3.45683 33.7188 104.309 141.527 141.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 820 6.4e-05 1024 70 1024 276480 24.0027 13.3715 252.617 414.965 705.114 705.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1290 0.000512 512 100 256 36576 0.8312 3.14102 42.9261 46.9395 46.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1030 0.000256 2048 230 1280 61056 9.25398 6.97229 123.507 208.101 347.933 348.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 0.001024 512 330 672 16128 0.366176 0.359872 4.10368 17.7026 22.6058 22.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 0.001024 1024 450 544 16992 0.694272 6.18086 26.3258 33.2434 33.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1540 0.000256 2048 80 640 75456 7.05219 63.9754 209.539 280.611 280.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 900 0.000256 4096 270 3168 54144 11.4586 13.9325 503.027 419.941 948.43 948.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 2000 3.2e-05 4096 330 1664 579600 157.503 121.306 5774.42 3598.34 9651.81 9652.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 0.000512 512 210 480 34000 1.15642 0.829728 11.6984 26.2535 40.0372 40.1275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.000512 2048 180 832 30900 3.4799 59.03 104.804 167.358 167.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 820 6.4e-05 1024 70 1024 280000 24.2895 13.5386 444.921 419.146 902.053 902.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1290 0.000512 512 100 256 36800 0.833536 5.53875 42.5174 48.9327 48.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1030 0.000256 2048 230 1280 62400 9.35158 7.05597 218.621 209.789 444.919 445.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 0.001024 512 330 672 16600 0.371424 0.3632 7.07168 17.0469 24.9242 24.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 0.001024 1024 450 544 17100 0.693728 10.7686 26.218 37.723 37.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1540 0.000256 2048 80 640 75700 7.09427 110.905 209.696 327.737 327.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 900 0.000256 4096 270 3168 54800 11.5639 13.9837 887.803 419.52 1332.94 1333.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 2000 3.2e-05 4096 330 1664 579200 157.229 121.326 4038.16 3620.38 7937.32 7937.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 0.000512 512 210 480 33600 1.15174 0.821248 8.26419 26.0506 36.3879 36.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.000512 2048 180 832 30800 3.48586 41.0533 104.793 149.375 149.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 820 6.4e-05 1024 70 1024 278400 24.2185 13.5878 310.822 417.038 765.829 765.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1290 0.000512 512 100 256 36600 0.827392 3.86662 42.2037 46.9393 46.9955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1030 0.000256 2048 230 1280 61600 9.31677 7.01917 151.088 208.96 376.488 376.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 0.001024 512 330 672 16400 0.368384 0.361728 4.92138 18.9661 24.6884 24.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 0.001024 1024 450 544 17000 0.694496 7.65987 26.2129 34.6115 34.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1540 0.000256 2048 80 640 75600 7.08595 77.615 209.679 294.423 294.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 900 0.000256 4096 270 3168 54400 11.5068 13.9428 625.002 417.754 1068.28 1068.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 2000 3.2e-05 4096 330 1664 578400 157.387 121.297 3345.07 3617.41 7241.37 7241.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 0.000512 512 210 480 33600 1.1528 0.824672 6.7919 26.1191 34.9857 35.0803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.000512 2048 180 832 30600 3.46826 34.2385 104.528 142.277 142.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 820 6.4e-05 1024 70 1024 278400 24.4304 13.5352 257.162 419.304 714.595 714.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1290 0.000512 512 100 256 36600 0.831488 3.27226 43.3005 47.4452 47.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1030 0.000256 2048 230 1280 61200 9.24221 7.0697 125.093 207.102 348.608 348.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 0.001024 512 330 672 16200 0.372256 0.362752 4.17178 17.7765 22.7557 22.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 0.001024 1024 450 544 16800 0.692064 6.1952 26.0814 33.0107 33.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1540 0.000256 2048 80 640 75300 7.03718 64.006 209.152 280.24 280.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 900 0.000256 4096 270 3168 54000 11.541 13.9308 509.909 417.265 952.722 952.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 2000 3.2e-05 4096 330 1664 579264 156.725 121.04 5647.03 3618.86 9543.88 9544.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 0.000512 512 210 480 34048 1.14224 0.82176 11.506 26.0432 39.6161 39.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 0.000512 2048 180 832 30912 3.47347 57.6532 104.743 165.911 165.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 820 6.4e-05 1024 70 1024 279552 24.2257 13.5247 434.343 418.392 890.645 890.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1290 0.000512 512 100 256 36736 0.831392 5.39958 34.0337 40.308 40.3661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1030 0.000256 2048 230 1280 62272 9.31117 7.04685 214.216 209.438 440.114 440.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 0.001024 512 330 672 16352 0.366688 0.360608 6.8423 17.9645 25.6057 25.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 0.001024 1024 450 544 17136 0.698368 10.5938 26.2513 37.5849 37.6425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1540 0.000256 2048 80 640 75712 7.05296 108.591 209.506 325.195 325.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 900 0.000256 4096 270 3168 54656 11.4954 13.9594 870.148 433.218 1328.9 1328.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 2000 3.2e-05 4096 330 1664 578816 156.385 121.003 3926.78 3618.5 7822.88 7823.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 0.000512 512 210 480 34048 1.14467 0.823552 8.1057 26.1491 36.3232 36.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.000512 2048 180 832 30688 3.45466 40.2631 104.543 148.305 148.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 820 6.4e-05 1024 70 1024 279552 24.2006 13.5039 305.172 418.914 761.949 762.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1290 0.000512 512 100 256 36512 0.82944 3.81731 42.3099 46.9987 47.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1030 0.000256 2048 230 1280 60928 9.2215 7.01235 146.56 207.538 370.432 370.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 0.001024 512 330 672 16128 0.368864 0.36352 4.77456 16.8056 22.3869 22.4623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 0.001024 1024 450 544 17024 0.695008 7.35027 26.2748 34.3675 34.4289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1540 0.000256 2048 80 640 75488 7.04307 75.7634 209.466 292.314 292.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 900 0.000256 4096 270 3168 54208 11.4586 13.9081 605.746 417.331 1048.52 1048.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 2000 3.2e-05 4096 330 1664 577920 156.574 121.041 3223.03 3592.85 7093.73 7093.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 0.000512 512 210 480 32256 1.13427 0.802848 6.55853 25.5986 34.1948 34.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.000512 2048 180 832 30576 3.46653 32.7537 104.442 140.705 140.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 820 6.4e-05 1024 70 1024 279552 24.2392 14.0394 249.436 418.674 706.548 706.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1290 0.000512 512 100 256 36288 0.82528 3.09683 42.0005 45.967 46.0257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1030 0.000256 2048 230 1280 60480 9.20173 6.94864 118.896 206.436 341.587 341.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 0.001024 512 330 672 15456 0.364768 0.358272 3.95776 17.4793 22.2311 22.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 0.001024 1024 450 544 16800 0.6896 6.0887 26.0991 32.9213 32.9809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1540 0.000256 2048 80 640 75264 7.02918 61.7672 208.915 277.758 277.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 900 0.000256 4096 270 3168 53760 11.454 13.8812 490.729 416.317 932.456 932.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 2000 3.2e-05 4096 330 1664 579360 156.973 121.108 5568.14 3615.63 9462.08 9462.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 0.000512 512 210 480 34080 1.15475 0.832096 11.2806 26.3205 39.6876 39.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.000512 2048 180 832 30840 3.47638 56.2112 104.697 164.427 164.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 820 6.4e-05 1024 70 1024 280320 24.135 13.5053 421.998 417.856 877.66 877.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1290 0.000512 512 100 256 36720 0.82944 5.25712 42.2749 48.4033 48.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1030 0.000256 2048 230 1280 61920 9.3225 7.0239 207.223 209.198 432.873 432.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1510 0.001024 512 330 672 16320 0.368064 0.3584 6.58525 17.9366 25.3191 25.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 0.001024 1024 450 544 17160 0.694304 10.2748 26.325 37.3382 37.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1540 0.000256 2048 80 640 75720 7.0615 106.085 209.801 322.993 323.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 900 0.000256 4096 270 3168 54720 11.55 13.9776 855.736 419.52 1300.86 1300.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 2000 3.2e-05 4096 330 1664 578880 156.348 120.952 3924.63 3590.79 7792.96 7793.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 0.000512 512 210 480 33600 1.1457 0.823296 8.03827 26.0509 36.1587 36.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.000512 2048 180 832 30720 3.47805 40.1408 104.573 148.238 148.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 820 6.4e-05 1024 70 1024 280320 24.0762 13.5057 304.037 417.528 759.307 759.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1290 0.000512 512 100 256 36480 0.827488 3.69898 42.9414 47.5126 47.5686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1030 0.000256 2048 230 1280 61440 9.32362 7.07379 147.519 209.266 373.282 373.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 0.001024 512 330 672 16320 0.372032 0.362144 4.7639 17.8638 23.4327 23.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 0.001024 1024 450 544 17040 0.694432 7.36666 26.2911 34.3979 34.4553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1540 0.000256 2048 80 640 75600 7.07584 75.7621 209.551 292.433 292.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 900 0.000256 4096 270 3168 54240 11.4973 13.9489 601.756 418.382 1045.66 1045.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 2000 3.2e-05 4096 330 1664 577440 157.322 121.204 3281.54 3614.04 7174.32 7174.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1370 0.000512 512 210 480 31680 1.13731 0.799712 6.42963 25.4895 33.9566 34.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.000512 2048 180 832 30600 3.47021 33.5475 104.598 141.657 141.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 820 6.4e-05 1024 70 1024 276480 24.4276 13.9141 248.46 430.72 717.678 717.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1290 0.000512 512 100 256 36360 0.827008 3.08534 43.0231 46.9778 47.0338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1030 0.000256 2048 230 1280 61920 9.35872 7.06765 122.751 209.644 348.922 349.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1510 0.001024 512 330 672 15840 0.366112 0.354848 3.83277 18.7218 23.3499 23.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 0.001024 1024 450 544 16920 0.693728 6.08099 26.2984 33.1161 33.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1540 0.000256 2048 80 640 75240 7.07565 62.3432 208.953 278.416 278.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 900 0.000256 4096 270 3168 54000 11.5486 13.9708 499.355 419.124 944.073 944.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 2000 3.2e-05 4096 330 1664 579584 156.56 120.908 5534.67 3614.58 9426.93 9427.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 0.000512 512 210 480 34304 1.15123 0.835584 11.2244 26.3424 39.6491 39.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.000512 2048 180 832 30848 3.47405 56.9052 104.718 165.139 165.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 820 6.4e-05 1024 70 1024 280576 24.0818 13.4901 429.928 418.03 885.687 885.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1290 0.000512 512 100 256 36736 0.831488 5.25075 42.4837 48.6084 48.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1030 0.000256 2048 230 1280 61952 9.30173 7.01478 209.017 209.338 434.771 434.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 0.001024 512 330 672 16384 0.366592 0.360512 6.63104 17.9478 25.3737 25.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 0.001024 1024 450 544 17152 0.698144 10.4264 26.3226 37.49 37.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1540 0.000256 2048 80 640 75648 7.06675 106.779 209.578 323.464 323.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 900 0.000256 4096 270 3168 54528 11.4786 13.9279 850.957 418.581 1295.02 1295.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 2000 3.2e-05 4096 330 1664 579584 156.31 120.9 3738.26 3595.21 7610.92 7611.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 0.000512 512 210 480 32768 1.13757 0.811168 7.50989 25.7267 35.2845 35.3771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.000512 2048 180 832 30720 3.47392 38.298 104.643 146.458 146.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 820 6.4e-05 1024 70 1024 278528 24.2316 13.4902 287.549 418.088 743.515 743.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1290 0.000512 512 100 256 36608 0.829888 3.53894 43.1227 47.5355 47.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1030 0.000256 2048 230 1280 61440 9.33078 7.03898 140.178 209.535 366.183 366.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 0.001024 512 330 672 15872 0.36704 0.357376 4.53651 17.71 23.0428 23.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 0.001024 1024 450 544 16896 0.690784 7.02272 26.127 33.8851 33.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1540 0.000256 2048 80 640 75520 7.13299 71.7724 209.431 288.378 288.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 900 0.000256 4096 270 3168 54272 11.4864 13.9411 570.947 418.913 1015.36 1015.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 2000 3.2e-05 4096 330 1664 577536 156.752 120.971 3419.68 3614.6 7312.23 7312.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 0.000512 512 210 480 33792 1.14957 0.82608 7.05699 26.1489 35.279 35.3738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.000512 2048 180 832 30336 3.44528 34.8077 103.953 142.251 142.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 820 6.4e-05 1024 70 1024 276480 23.835 13.3263 256.606 412.668 706.594 706.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1290 0.000512 512 100 256 36480 0.829856 3.35146 41.6094 45.8352 45.8951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1030 0.000256 2048 230 1280 59904 9.24995 6.94883 124.038 207.123 347.462 347.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 0.001024 512 330 672 15360 0.360448 0.351776 3.8577 17.263 21.9016 21.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 0.001024 1024 450 544 16896 0.695744 6.2633 26.3021 33.3036 33.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1540 0.000256 2048 80 640 75264 7.04074 64.9646 209.082 281.133 281.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 900 0.000256 4096 270 3168 53760 11.4701 13.9305 518.388 418.207 962.071 962.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 2000 3.2e-05 4096 330 1640 580608 156.85 120.71 7994.49 3591.19 11863.5 11863.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 0.000512 512 210 480 34176 1.14611 0.83072 8.61418 26.2696 36.9608 37.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 880 0.000512 2048 180 840 30944 3.49034 81.1233 104.86 189.521 189.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 820 6.4e-05 1024 70 1040 280576 24.173 13.4968 333.666 419.039 790.545 790.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1290 0.000512 512 100 280 36672 0.831488 7.77453 44.2604 52.9102 52.9712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1030 0.000256 2048 230 1280 62592 9.284 7.15571 165.101 209.65 391.298 391.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 0.001024 512 330 680 16768 0.36848 0.364928 5.16534 18.4003 24.3728 24.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 0.001024 1024 450 560 17184 0.698368 8.13875 26.3059 35.1851 35.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1540 0.000256 2048 80 640 75808 7.06934 82.2648 209.766 299.146 299.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 900 0.000256 4096 270 3160 54592 11.4913 13.9373 659.045 419.236 1103.79 1103.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 2000 3.2e-05 4096 330 1640 580608 156.888 120.73 7874.73 3593.09 11745.7 11745.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1370 0.000512 512 210 480 34048 1.15014 0.830208 5.59638 26.299 33.9758 34.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 880 0.000512 2048 180 840 30912 3.4921 81.6235 104.935 190.096 190.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 820 6.4e-05 1024 70 1040 280576 24.1917 13.5025 214.221 419.47 671.541 671.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1290 0.000512 512 100 280 36608 0.831296 7.76957 43.9907 52.6337 52.6909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1030 0.000256 2048 230 1280 62208 9.27158 7.01299 106.474 209.192 332.053 332.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 0.001024 512 330 680 16768 0.370496 0.364928 3.40272 18.1225 22.3327 22.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 0.001024 1024 450 560 17152 0.69632 5.36323 26.3208 32.4238 32.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1540 0.000256 2048 80 640 75776 7.06534 52.7768 209.77 269.655 269.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 900 0.000256 4096 270 3160 54400 11.4921 13.9357 422.214 418.9 866.611 866.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 2000 3.2e-05 4096 330 1640 580640 157.018 121.016 8412.06 3609.56 12299.9 12300.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 0.000512 512 210 480 34080 1.15123 0.830208 9.84445 26.2674 38.1904 38.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 880 0.000512 2048 180 840 30920 3.4864 91.6172 104.903 200.052 200.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 820 6.4e-05 1024 70 1040 280320 24.2975 13.5276 376.193 419.392 833.573 833.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1290 0.000512 512 100 280 36680 0.833056 5.06435 43.0552 48.9957 49.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1030 0.000256 2048 230 1280 62560 9.34944 7.19603 188.103 209.84 414.595 414.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 0.001024 512 330 680 16720 0.370336 0.366496 5.95133 18.2148 24.9715 25.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 0.001024 1024 450 560 17160 0.696192 9.38566 26.308 36.4313 36.4867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1540 0.000256 2048 80 640 75800 7.07258 94.5637 209.932 311.612 311.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 900 0.000256 4096 270 3160 54640 11.5532 13.9776 755.62 419.523 1200.75 1200.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 2000 3.2e-05 4096 330 1640 580160 156.66 120.888 7963.78 3592.93 11834.5 11834.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 0.000512 512 210 480 33920 1.14467 0.826976 6.36749 26.1908 34.6278 34.7234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 880 0.000512 2048 180 840 30880 3.47955 91.5853 104.892 200.002 200.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 820 6.4e-05 1024 70 1040 280320 24.2191 13.8506 241.805 419.488 699.529 699.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1290 0.000512 512 100 280 36640 0.835584 8.7639 43.9195 53.5616 53.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1030 0.000256 2048 230 1280 62080 9.27744 7.01248 117.992 209.065 343.447 343.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 0.001024 512 330 680 16640 0.36864 0.36368 3.84246 18.0163 22.6636 22.7369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 0.001024 1024 450 560 17120 0.694272 6.08666 26.3017 33.1244 33.1814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1540 0.000256 2048 80 640 75760 7.10656 59.73 209.774 276.654 276.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 900 0.000256 4096 270 3160 54400 11.5004 13.9521 474.686 418.824 919.038 919.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 2000 3.2e-05 4096 330 1640 579840 157.263 121.028 8859.99 3590.47 12729 12729.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 0.000512 512 210 480 34080 1.15619 0.833184 5.43376 26.2906 33.8156 33.9067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 880 0.000512 2048 180 840 30840 3.4808 91.1725 104.79 199.489 199.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 820 6.4e-05 1024 70 1040 278400 24.2882 13.508 197.44 417.361 652.754 652.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1290 0.000512 512 100 280 36600 0.834048 8.72902 42.6811 52.2898 52.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1030 0.000256 2048 230 1280 61920 9.32614 7.06432 96.7761 208.952 322.218 322.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 0.001024 512 330 680 16320 0.36832 0.360448 3.07501 17.9249 21.7988 21.8734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 0.001024 1024 450 560 17040 0.693344 5.0159 26.2204 31.9709 32.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1540 0.000256 2048 80 640 75720 7.06438 49.0484 209.562 265.719 265.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 900 0.000256 4096 270 3160 54480 11.5465 13.9726 389.386 419.031 834.01 834.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 2000 3.2e-05 4096 330 1640 580416 156.327 120.874 4475.64 3592.69 8345.76 8345.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 0.000512 512 210 480 34176 1.14906 0.831488 9.05168 26.3347 37.47 37.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.000512 2048 180 840 30912 3.48755 46.3155 104.889 154.736 154.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 820 6.4e-05 1024 70 1040 280320 24.1784 13.5122 348.277 419.598 805.728 805.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1290 0.000512 512 100 280 36672 0.834656 4.54637 42.8626 48.2838 48.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1030 0.000256 2048 230 1280 62400 9.2936 7.03142 170.858 209.495 396.781 396.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 0.001024 512 330 680 16704 0.36832 0.361312 5.3895 18.0476 24.238 24.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 0.001024 1024 450 560 17136 0.695168 8.52394 26.282 35.5444 35.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1540 0.000256 2048 80 640 75792 7.06557 86.14 209.776 303.026 303.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 900 0.000256 4096 270 3160 54528 11.5158 13.9609 689.667 419.35 1134.57 1134.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 2000 3.2e-05 4096 330 1640 580224 156.528 120.852 6915.33 3610.22 10803.2 10803.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 0.000512 512 210 480 33792 1.15507 0.827488 6.01178 26.2327 34.3276 34.4189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.000512 2048 180 840 30816 3.47933 30.6647 104.689 138.877 138.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 820 6.4e-05 1024 70 1040 279552 24.2051 13.4943 227.452 418.44 683.753 683.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1290 0.000512 512 100 280 36576 0.833824 3.06141 42.5822 46.5194 46.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1030 0.000256 2048 230 1280 62208 9.28768 7.03693 112.193 209.472 338.092 338.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 0.001024 512 330 680 16704 0.369568 0.364768 3.63187 18.0778 22.5139 22.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 0.001024 1024 450 560 17088 0.693792 5.66515 26.2626 32.6644 32.7191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1540 0.000256 2048 80 640 75744 7.07523 56.5465 209.629 273.294 273.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 900 0.000256 4096 270 3160 54336 11.4627 13.9407 449.239 418.855 893.572 893.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 2000 3.2e-05 4096 330 1640 580032 156.707 120.807 6796.33 3592.21 10666.3 10666.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 0.000512 512 210 480 33408 1.15658 0.827392 4.95888 26.1206 33.1638 33.2573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 880 0.000512 2048 180 840 30816 3.48163 80.2488 104.833 188.608 188.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 820 6.4e-05 1024 70 1040 278784 24.1845 13.4902 186.892 417.578 642.305 642.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1290 0.000512 512 100 280 36576 0.833408 2.56835 42.416 45.8605 45.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1030 0.000256 2048 230 1280 62208 9.27558 7.02714 92.194 209.088 317.686 317.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 0.001024 512 330 680 16416 0.369472 0.361632 2.952 17.8704 21.6247 21.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 0.001024 1024 450 560 16992 0.690016 4.70426 26.1975 31.6352 31.6923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1540 0.000256 2048 80 640 75600 7.05904 46.3217 209.373 262.798 262.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 900 0.000256 4096 270 3160 54144 11.479 13.9448 366.389 418.037 809.924 810.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 2000 3.2e-05 4096 330 1640 580384 156.671 120.975 6379.24 3588.67 10245.8 10246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 0.000512 512 210 480 34272 1.15174 0.83168 13.0626 26.3084 41.4556 41.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.000512 2048 180 840 30912 3.49312 66.9672 104.801 175.302 175.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 820 6.4e-05 1024 70 1040 279552 24.3006 13.5231 503.827 418.235 960.051 960.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1290 0.000512 512 100 280 36624 0.829824 6.58842 43.7842 51.2461 51.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1030 0.000256 2048 230 1280 62496 9.33066 7.04035 247.331 209.292 473.093 473.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 0.001024 512 330 680 16688 0.36864 0.3624 7.74896 18.0012 26.5518 26.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 0.001024 1024 450 560 17136 0.693152 12.3576 26.2654 39.3591 39.4152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1540 0.000256 2048 80 640 75768 7.07133 123.908 209.506 340.528 340.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 900 0.000256 4096 270 3160 54544 11.5489 13.9703 980.807 419.026 1425.43 1425.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 2000 3.2e-05 4096 330 1640 580160 156.415 120.887 3982.04 3588.61 7848.19 7848.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 0.000512 512 210 480 33600 1.14064 0.822816 8.27574 26.053 36.3897 36.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.000512 2048 180 840 30800 3.47891 41.6036 104.671 149.797 149.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 820 6.4e-05 1024 70 1040 279552 24.2332 13.5075 313.351 418.431 769.679 769.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1290 0.000512 512 100 280 36512 0.831488 4.21453 43.4837 48.5722 48.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1030 0.000256 2048 230 1280 62272 9.30582 7.03757 154.771 210.3 381.518 381.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 0.001024 512 330 680 16576 0.368192 0.361792 4.96051 17.826 23.5857 23.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 0.001024 1024 450 560 17024 0.690336 7.82077 26.1893 34.742 34.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1540 0.000256 2048 80 640 75712 7.04957 77.897 209.542 294.533 294.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 900 0.000256 4096 270 3160 54432 11.4897 13.9545 614.836 418.797 1059.15 1059.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 2000 3.2e-05 4096 330 1640 579936 156.668 120.923 10251.7 3609.6 14139.1 14139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 0.000512 512 210 480 33600 1.14352 0.816704 6.87322 25.9644 34.8974 34.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.000512 2048 180 840 30744 3.47437 34.5391 104.765 142.821 142.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 820 6.4e-05 1024 70 1040 279552 24.3075 13.5782 257.762 418.954 714.759 714.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1290 0.000512 512 100 280 36456 0.83072 3.53664 43.7775 48.1857 48.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1030 0.000256 2048 230 1280 62496 9.33568 7.18861 127.417 209.814 353.859 353.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 0.001024 512 330 680 16464 0.367616 0.36 4.10992 17.9732 22.8832 22.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 0.001024 1024 450 560 16968 0.692064 6.33472 26.2124 33.2818 33.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1540 0.000256 2048 80 640 75600 7.0697 63.8444 209.579 280.537 280.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 900 0.000256 4096 270 3160 54432 11.555 13.9738 505.093 419.469 950.165 950.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 2000 3.2e-05 4096 330 1640 580608 156.121 120.758 5892.78 3611.52 9781.4 9781.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 0.000512 512 210 480 34048 1.14883 0.831488 12.0708 26.3008 40.4507 40.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.000512 2048 180 840 30912 3.49178 62.1755 104.93 170.641 170.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 820 6.4e-05 1024 70 1040 280576 24.1834 13.609 470.647 419.364 927.965 928.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1290 0.000512 512 100 280 36608 0.833536 6.24589 44.0093 51.1308 51.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1030 0.000256 2048 230 1280 62208 9.27344 7.01946 227.915 209.193 453.501 453.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 0.001024 512 330 680 16768 0.368768 0.363712 7.29354 18.0728 26.1693 26.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 0.001024 1024 450 560 17152 0.695968 11.6699 26.322 38.7319 38.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1540 0.000256 2048 80 640 75776 7.07117 114.779 209.775 331.669 331.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 900 0.000256 4096 270 3160 54400 11.4766 13.9262 911.352 418.962 1355.79 1355.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 2000 3.2e-05 4096 330 1640 580096 156.248 120.828 3797.62 3598.9 7673.82 7674.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 0.000512 512 210 480 33792 1.15702 0.833536 7.77536 26.3453 36.2075 36.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.000512 2048 180 840 30848 3.48979 39.8211 104.938 148.291 148.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 820 6.4e-05 1024 70 1040 278528 24.2343 13.4871 291.074 418.178 747.137 747.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1290 0.000512 512 100 280 36480 0.82976 4.06646 42.4089 47.3487 47.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1030 0.000256 2048 230 1280 61952 9.28288 7.05507 144.715 209.366 370.523 370.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 0.001024 512 330 680 16384 0.3664 0.360448 4.55043 17.805 23.1515 23.2282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 0.001024 1024 450 560 17024 0.690944 7.35459 26.241 34.3306 34.3861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1540 0.000256 2048 80 640 75648 7.08198 72.2942 209.6 289.019 289.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 900 0.000256 4096 270 3160 54272 11.479 13.9284 581.128 418.567 1025.17 1025.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 2000 3.2e-05 4096 330 1640 579840 156.118 120.807 3059.26 3611.4 6947.81 6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 0.000512 512 210 480 33024 1.15424 0.82016 6.35619 26.0452 34.4735 34.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.000512 2048 180 840 30720 3.4816 32.164 104.763 140.453 140.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 820 6.4e-05 1024 70 1040 276480 24.2274 13.4446 235.147 416.883 689.859 689.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1290 0.000512 512 100 280 36480 0.830688 3.29488 43.3804 47.5476 47.6059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1030 0.000256 2048 230 1280 61440 9.27846 7.00528 117.201 208.845 342.426 342.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 0.001024 512 330 680 16512 0.36864 0.36128 3.86938 17.7704 22.4437 22.5193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 0.001024 1024 450 560 16896 0.692416 6.05418 26.1505 32.9397 32.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1540 0.000256 2048 80 640 75648 7.05862 58.95 209.872 275.924 275.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 900 0.000256 4096 270 3160 53760 11.4627 13.9144 466.4 417.538 909.389 909.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 2000 3.2e-05 4096 330 1640 580320 156.692 120.987 6034.03 3610.35 9922.29 9922.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 0.000512 512 210 480 33984 1.15946 0.831488 12.5328 26.2813 40.9006 40.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.000512 2048 180 840 30888 3.47978 63.129 104.888 171.542 171.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 820 6.4e-05 1024 70 1040 279936 24.3121 13.7675 476.505 419.256 934.005 934.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1290 0.000512 512 100 280 36648 0.833536 6.40912 44.0073 51.2926 51.3521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1030 0.000256 2048 230 1280 62496 9.34038 7.05427 234.638 209.794 460.934 461.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 0.001024 512 330 680 16704 0.371424 0.362784 7.51619 18.1051 26.4298 26.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 0.001024 1024 450 560 17136 0.69392 11.8047 26.3106 38.8507 38.9093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1540 0.000256 2048 80 640 75744 7.05341 117.973 209.688 334.759 334.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 900 0.000256 4096 270 3160 54576 11.5426 13.9708 939.721 419.522 1384.83 1384.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 2000 3.2e-05 4096 330 1640 580032 156.189 120.844 3915.91 3591.02 7784.19 7784.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 0.000512 512 210 480 33408 1.15072 0.826624 7.98246 26.1345 36.1926 36.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.000512 2048 180 840 30816 3.48298 41.3766 104.935 149.837 149.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 820 6.4e-05 1024 70 1040 278784 24.1819 13.4944 307.78 417.742 763.36 763.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1290 0.000512 512 100 280 36576 0.834208 4.17178 42.4287 47.4779 47.5382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1030 0.000256 2048 230 1280 62208 9.27805 7.02746 152.379 209.203 377.992 378.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 0.001024 512 330 680 16416 0.369504 0.360928 4.83648 17.879 23.5194 23.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 0.001024 1024 450 560 16992 0.690176 7.72288 26.2093 34.6648 34.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1540 0.000256 2048 80 640 75600 7.06355 76.6275 209.482 293.216 293.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 900 0.000256 4096 270 3160 54144 11.4859 13.9406 604.994 418.238 1048.73 1048.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 2000 3.2e-05 4096 330 1640 579744 156.927 121.141 3456.59 3612.37 7347.25 7347.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 0.000512 512 210 480 32832 1.14278 0.811008 7.0272 25.7797 34.8602 34.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.000512 2048 180 840 30672 3.47206 36.0223 104.608 144.146 144.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 820 6.4e-05 1024 70 1040 276480 24.4177 13.5112 269.152 417.502 724.741 724.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1290 0.000512 512 100 280 36504 0.835328 3.7081 43.469 48.0547 48.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1030 0.000256 2048 230 1280 62208 9.32538 7.0304 134.648 209.245 360.352 360.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 0.001024 512 330 680 15984 0.366016 0.358208 4.292 17.7252 22.8105 22.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 0.001024 1024 450 560 16848 0.688736 6.90026 26.0997 33.731 33.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1540 0.000256 2048 80 640 75600 7.05101 67.8693 209.537 284.498 284.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 900 0.000256 4096 270 3160 54000 11.518 13.9618 532.849 418.352 976.756 976.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 2000 3.2e-05 4096 330 1640 579456 156.327 120.865 3081.92 3611.48 6970.82 6971.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 0.000512 512 210 480 32256 1.1511 0.813856 6.36845 25.8281 34.2623 34.3585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.000512 2048 180 840 30528 3.46224 31.9777 104.411 139.895 139.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 820 6.4e-05 1024 70 1040 276480 24.0043 13.3723 239.796 414.499 691.832 691.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1290 0.000512 512 100 280 36288 0.828864 3.25222 42.0485 46.1703 46.2305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1030 0.000256 2048 230 1280 61056 9.24445 6.99565 117.283 207.891 341.516 341.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 0.001024 512 330 680 16128 0.368288 0.359616 3.73696 17.6612 22.194 22.2717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 0.001024 1024 450 560 16704 0.688128 5.89619 25.9993 32.6258 32.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1540 0.000256 2048 80 640 75456 7.0656 60.0187 209.34 276.47 276.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 900 0.000256 4096 270 3160 54144 11.4757 13.9371 477.012 418.716 921.218 921.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 2000 3.2e-05 4096 330 1640 580160 156.339 120.916 5666.26 3612.74 9556.48 9556.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 0.000512 512 210 480 33920 1.14829 0.827392 11.6961 26.1875 39.9591 40.0568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.000512 2048 180 840 30880 3.48486 59.3189 104.907 167.754 167.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 820 6.4e-05 1024 70 1040 280320 24.2202 13.5129 446.095 419.504 903.494 903.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1290 0.000512 512 100 280 36640 0.83152 5.99264 44.0344 50.901 50.9604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1030 0.000256 2048 230 1280 62080 9.26848 7.0169 218.454 209.091 443.935 444.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 0.001024 512 330 680 16640 0.367712 0.362496 7.07267 18.0226 25.8968 25.9748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 0.001024 1024 450 560 17120 0.697408 11.1616 26.3078 38.2109 38.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1540 0.000256 2048 80 640 75760 7.10042 110.707 209.805 327.656 327.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 900 0.000256 4096 270 3160 54400 11.4954 13.9489 879.435 418.998 1323.95 1324.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 2000 3.2e-05 4096 330 1640 579840 155.977 120.847 3843.63 3595.6 7716.3 7716.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 0.000512 512 210 480 33280 1.14733 0.81728 8.0009 26.0218 36.0852 36.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.000512 2048 180 840 30720 3.4768 40.2407 104.681 148.441 148.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 820 6.4e-05 1024 70 1040 279040 24.2654 13.4974 302.222 419.664 759.81 759.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1290 0.000512 512 100 280 36480 0.830176 4.0897 43.5855 48.5479 48.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1030 0.000256 2048 230 1280 61440 9.24467 6.98368 146.407 208.424 371.159 371.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 0.001024 512 330 680 16320 0.36672 0.362496 4.80573 17.756 23.3647 23.4406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 0.001024 1024 450 560 16960 0.689888 7.44899 26.1924 34.3736 34.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1540 0.000256 2048 80 640 75680 7.06634 74.7655 209.78 291.655 291.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 900 0.000256 4096 270 3160 54080 11.4676 13.9275 597.966 418.4 1041.84 1041.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 2000 3.2e-05 4096 330 1640 578880 156.301 120.921 3219.4 3612.93 7109.76 7109.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 0.000512 512 210 480 33600 1.14278 0.821632 6.8888 26.0765 35.0299 35.1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.000512 2048 180 840 30720 3.48214 33.6494 104.889 142.065 142.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 820 6.4e-05 1024 70 1040 276480 24.3599 13.5004 252.207 417.944 708.167 708.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1290 0.000512 512 100 280 36480 0.833472 3.42045 43.4886 47.7857 47.8433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1030 0.000256 2048 230 1280 61440 9.32842 7.02675 123.535 209.494 349.482 349.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 0.001024 512 330 680 16320 0.371488 0.362528 3.97235 18.9373 23.7156 23.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 0.001024 1024 450 560 16800 0.688992 6.35494 26.0854 33.172 33.2268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1540 0.000256 2048 80 640 75600 7.06496 63.0896 209.782 279.981 280.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 900 0.000256 4096 270 3160 54240 11.492 13.9514 501.217 418.828 945.563 945.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 2000 3.2e-05 4096 330 1640 579840 156.267 120.888 3236.34 3612.88 7126.58 7126.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 0.000512 512 210 480 33280 1.15517 0.824352 6.55587 26.1082 34.7404 34.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.000512 2048 180 840 30400 3.45517 32.9733 104.157 140.63 140.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 820 6.4e-05 1024 70 1040 271360 24.2522 13.323 240.107 412.506 690.346 690.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1290 0.000512 512 100 280 36160 0.826944 3.29933 41.8674 46.0364 46.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1030 0.000256 2048 230 1280 60160 9.22762 6.9369 120.963 207.127 344.353 344.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 0.001024 512 330 680 16000 0.370688 0.362496 3.79901 17.7362 22.3366 22.4114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 0.001024 1024 450 560 16640 0.687488 5.9345 25.9564 32.6196 32.6756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1540 0.000256 2048 80 640 75520 7.11088 62.3939 209.612 279.158 279.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 900 0.000256 4096 270 3160 53760 11.4504 13.9124 501.304 417.188 943.932 944.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 2000 3.2e-05 4096 330 1640 580224 156.089 120.818 5412.37 3611.07 9300.56 9300.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 0.000512 512 210 480 33792 1.1528 0.827392 11.1271 26.2182 39.424 39.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.000512 2048 180 840 30816 3.47613 55.6546 104.691 163.864 163.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 820 6.4e-05 1024 70 1040 279552 24.182 13.4919 415.129 418.607 871.564 871.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1290 0.000512 512 100 280 36576 0.830976 5.69427 42.7346 49.3046 49.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1030 0.000256 2048 230 1280 62208 9.29069 7.07363 206.019 209.486 431.971 432.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 0.001024 512 330 680 16704 0.368416 0.362496 6.72064 18.0437 25.5655 25.6391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 0.001024 1024 450 560 17088 0.692896 10.3925 26.2628 37.3905 37.4466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1540 0.000256 2048 80 640 75744 7.08198 104.201 209.631 320.957 321.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 900 0.000256 4096 270 3160 54336 11.466 13.9275 837.907 418.8 1282.17 1282.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 2000 3.2e-05 4096 330 1640 579840 156.207 120.819 3803.32 3590.69 7671.27 7671.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 0.000512 512 210 480 33024 1.15082 0.82048 7.85318 26.0261 35.9487 36.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.000512 2048 180 840 30720 3.4801 39.9831 104.692 148.198 148.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 820 6.4e-05 1024 70 1040 276480 24.2237 14.914 294.126 416.639 750.063 750.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1290 0.000512 512 100 280 36480 0.830848 4.00202 42.3153 47.1906 47.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1030 0.000256 2048 230 1280 61440 9.2831 7.04938 145.435 208.708 370.579 370.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 0.001024 512 330 680 16512 0.366688 0.362944 4.80813 17.7623 23.3731 23.4477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 0.001024 1024 450 560 16896 0.692224 7.51264 26.1346 34.3836 34.4408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1540 0.000256 2048 80 640 75648 7.12982 73.7698 209.692 290.635 290.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 900 0.000256 4096 270 3160 53760 11.492 13.9198 584.005 417.255 1026.75 1026.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 2000 3.2e-05 4096 330 1640 579456 156.286 120.895 3137.85 3593.29 7008.55 7008.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 0.000512 512 210 480 32256 1.14634 0.815136 6.41546 25.8289 34.3068 34.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.000512 2048 180 840 30528 3.46538 32.5676 104.417 140.493 140.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 820 6.4e-05 1024 70 1040 276480 24.0237 13.3697 244.304 414.522 696.377 696.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1290 0.000512 512 100 280 36288 0.829568 3.27885 42.1259 46.2778 46.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1030 0.000256 2048 230 1280 61056 9.2383 6.96525 119.781 207.907 343.99 344.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 0.001024 512 330 680 16128 0.36864 0.361376 3.73709 17.7041 22.2429 22.3165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 0.001024 1024 450 560 16704 0.689792 5.92691 26.003 32.6622 32.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1540 0.000256 2048 80 640 75456 7.05946 61.0556 209.352 277.509 277.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 900 0.000256 4096 270 3160 54144 11.4666 13.9334 486.83 418.747 931.049 931.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 2000 3.2e-05 4096 330 1640 579072 156.165 120.727 2934.61 3606.99 6818.7 6818.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 0.000512 512 210 480 32256 1.15939 0.825344 6.12093 26.1627 34.3687 34.4605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.000512 2048 180 840 30336 3.45478 30.8838 104.174 138.555 138.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 820 6.4e-05 1024 70 1040 270336 24.3439 13.3244 223.914 412.648 674.389 674.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1290 0.000512 512 100 280 36096 0.825344 3.11446 42.9217 46.9031 46.9614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1030 0.000256 2048 230 1280 59904 9.24886 6.94272 111.044 207.16 334.495 334.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 0.001024 512 330 680 15360 0.360832 0.349632 3.44464 17.2667 21.4927 21.5648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 0.001024 1024 450 560 16512 0.683904 5.57453 25.8754 32.1762 32.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1540 0.000256 2048 80 640 75264 7.04314 57.7964 209.115 273.996 274.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 900 0.000256 4096 270 3160 53760 11.4737 13.9305 452.132 418.272 895.882 895.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 2000 3.2e-05 4096 330 1640 580400 157.202 121.169 5552.49 3610.47 9441.56 9441.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 0.000512 512 210 480 34000 1.15878 0.830752 11.5126 26.233 39.8359 39.9507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.000512 2048 180 840 30800 3.4711 58.1488 104.661 166.325 166.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 820 6.4e-05 1024 70 1040 280000 24.3016 13.5388 437.554 418.786 894.343 894.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1290 0.000512 512 100 280 36600 0.835552 5.83552 42.7964 49.5113 49.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1030 0.000256 2048 230 1280 62400 9.36077 7.05581 215.478 209.614 441.611 441.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 0.001024 512 330 680 16600 0.370688 0.365152 6.91005 18.0895 25.8078 25.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 0.001024 1024 450 560 17100 0.697568 10.9036 26.2861 37.9323 37.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1540 0.000256 2048 80 640 75700 7.04717 108.497 209.525 325.113 325.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 900 0.000256 4096 270 3160 54400 11.5711 13.9807 862.033 419.071 1306.73 1306.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 2000 3.2e-05 4096 330 1640 580000 156.904 121.142 3759.97 3594.34 7632.58 7632.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 0.000512 512 210 480 33600 1.14771 0.824864 7.91574 26.0344 36.0242 36.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.000512 2048 180 840 30600 3.47002 39.5847 104.394 147.491 147.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 820 6.4e-05 1024 70 1040 278400 24.205 13.6645 295.44 416.865 750.333 750.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1290 0.000512 512 100 280 36400 0.832864 3.95053 43.3561 48.1804 48.2368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1030 0.000256 2048 230 1280 61600 9.31075 7.01686 144.781 208.811 370.024 370.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 0.001024 512 330 680 16400 0.370176 0.36128 4.74112 17.7705 23.315 23.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 0.001024 1024 450 560 17000 0.692224 7.45267 26.2822 34.4711 34.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1540 0.000256 2048 80 640 75600 7.08896 73.3655 209.519 290.018 290.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 900 0.000256 4096 270 3160 54000 11.5157 13.947 579.426 417.465 1022.43 1022.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 2000 3.2e-05 4096 330 1640 579600 157.053 121.086 3352.67 3600.65 7231.67 7231.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 0.000512 512 210 480 33600 1.15331 0.823872 7.00118 26.1172 35.1954 35.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.000512 2048 180 840 30600 3.4775 34.0632 104.743 142.329 142.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 820 6.4e-05 1024 70 1040 278400 24.425 13.5373 255.645 419.303 713.07 713.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1290 0.000512 512 100 280 36300 0.829824 3.52317 43.527 47.9247 47.9821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1030 0.000256 2048 230 1280 61200 9.25008 6.97082 125.094 207.104 348.519 348.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 0.001024 512 330 680 16200 0.372192 0.362144 4.04922 17.7356 22.5923 22.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 0.001024 1024 450 560 16800 0.6912 6.42502 26.1712 33.3301 33.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1540 0.000256 2048 80 640 75300 7.03027 63.7896 209.154 280.018 280.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 900 0.000256 4096 270 3160 53400 11.5302 13.9287 511.272 417.266 954.071 954.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 2000 3.2e-05 4096 330 1640 579200 156.533 120.967 3003.53 3594.18 6875.42 6875.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1370 0.000512 512 210 480 33600 1.15562 0.82816 6.53402 26.1805 34.7966 34.8894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.000512 2048 180 840 30400 3.46522 31.6059 104.454 139.566 139.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 820 6.4e-05 1024 70 1040 275200 23.9941 13.3386 233.757 412.907 684.154 684.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1290 0.000512 512 100 280 36000 0.824928 3.31382 41.9159 46.0979 46.1537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1030 0.000256 2048 230 1280 60800 9.2257 6.95405 115.823 207.324 339.427 339.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 0.001024 512 330 680 15200 0.360448 0.35232 3.6865 16.2516 20.7217 20.7947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 0.001024 1024 450 560 16800 0.694464 6.02813 26.3004 33.066 33.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1540 0.000256 2048 80 640 75200 7.03283 59.0613 209.107 275.243 275.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 900 0.000256 4096 270 3160 53600 11.5036 13.9565 460.721 418.925 905.179 905.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 2000 3.2e-05 4096 330 1680 580480 156.361 120.743 9229.99 3603.37 13110.7 13110.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 0.000512 512 210 480 34176 1.14477 0.8304 9.35424 26.2853 37.7167 37.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 880 0.000512 2048 180 816 31168 3.49517 87.9578 104.917 196.414 196.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 820 6.4e-05 1024 70 1008 280064 24.2134 13.4963 357.293 419.334 814.498 814.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1290 0.000512 512 100 288 36608 0.835424 8.75965 42.6939 52.3302 52.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1030 0.000256 2048 230 1296 62080 9.3057 7.09856 179.289 209.798 405.593 405.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 0.001024 512 330 672 16704 0.36928 0.363648 5.60205 18.2262 24.6324 24.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 0.001024 1024 450 576 17120 0.698368 9.12589 26.3287 36.2003 36.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1540 0.000256 2048 80 672 75680 7.05062 92.8747 209.738 309.708 309.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 900 0.000256 4096 270 3168 54464 11.5057 13.9436 714.162 419.432 1159.12 1159.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 2000 3.2e-05 4096 330 1680 580352 156.526 120.815 9072.46 3609.11 12959.1 12959.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1370 0.000512 512 210 480 34048 1.15434 0.831168 6.08045 26.4313 34.5984 34.6965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 880 0.000512 2048 180 816 31104 3.47514 87.8965 104.746 196.161 196.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 820 6.4e-05 1024 70 1008 279552 24.2738 13.5023 230.092 419.009 687.045 687.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1290 0.000512 512 100 288 36544 0.830816 8.73267 42.4603 52.0677 52.1377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1030 0.000256 2048 230 1296 61696 9.29997 7.02224 114.993 209.018 340.438 340.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 0.001024 512 330 672 16640 0.372288 0.363648 3.64835 18.0652 22.5179 22.6017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 0.001024 1024 450 576 17088 0.6976 5.97827 26.3061 33.024 33.0827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1540 0.000256 2048 80 672 75648 7.05171 60.2624 209.566 276.924 276.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 900 0.000256 4096 270 3168 54272 11.4832 13.9355 454.919 418.73 899.142 899.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 2000 3.2e-05 4096 330 1680 580224 156.45 120.838 9609.04 3609.65 13496.2 13496.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1370 0.000512 512 210 480 33792 1.15142 0.825408 5.07357 26.2113 33.3668 33.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 880 0.000512 2048 180 816 31104 3.49002 87.8504 104.828 196.212 196.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 820 6.4e-05 1024 70 1008 279552 24.1848 13.4902 189.72 418.472 646.025 646.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1290 0.000512 512 100 288 36480 0.82944 8.69722 42.367 51.934 51.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1030 0.000256 2048 230 1296 61824 9.3407 7.02874 282.259 209.458 508.192 508.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 0.001024 512 330 672 16512 0.369504 0.364416 3.06995 18.4889 22.3719 22.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1880 0.001024 1024 450 576 16992 0.69296 4.9473 26.2186 31.9004 31.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1540 0.000256 2048 80 672 75552 7.05773 49.9122 209.392 266.405 266.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 900 0.000256 4096 270 3168 54336 11.4838 13.9364 489.144 418.736 933.379 933.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 2000 3.2e-05 4096 330 1680 580480 157.303 121.048 7628.14 3608 11514.7 11514.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 0.000512 512 210 480 34080 1.15203 0.828608 8.99571 26.2705 37.3473 37.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 880 0.000512 2048 180 816 31160 3.48877 79.2721 104.933 187.736 187.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 820 6.4e-05 1024 70 1008 279680 24.3345 13.5416 344.751 419.468 802.253 802.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1290 0.000512 512 100 288 36600 0.832768 4.72474 42.7629 48.3644 48.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1030 0.000256 2048 230 1296 62080 9.35462 7.16035 172.407 209.843 398.866 398.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 0.001024 512 330 672 16720 0.370688 0.3632 5.45565 18.2205 24.4789 24.5543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 0.001024 1024 450 576 17080 0.694912 8.79226 26.2874 35.8166 35.8728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1540 0.000256 2048 80 672 75680 7.05331 90.1681 209.781 307.045 307.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 900 0.000256 4096 270 3168 54480 11.5599 13.981 690.429 419.557 1135.6 1135.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 2000 3.2e-05 4096 330 1680 580160 156.926 120.925 7171.91 3608.51 11058.5 11058.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 0.000512 512 210 480 33920 1.14522 0.825344 5.99027 26.1617 34.2207 34.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 880 0.000512 2048 180 816 31120 3.48845 79.1595 104.828 187.52 187.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 820 6.4e-05 1024 70 1008 279040 24.3027 13.6503 225.013 419.055 682.181 682.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1290 0.000512 512 100 288 36560 0.834432 3.17267 42.482 46.5328 46.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1030 0.000256 2048 230 1296 61760 9.28714 7.0176 112.596 208.894 337.895 337.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 0.001024 512 330 672 16640 0.367904 0.362848 3.61882 19.061 23.4844 23.5561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 0.001024 1024 450 576 17040 0.695104 5.81565 26.2602 32.8155 32.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1540 0.000256 2048 80 672 75600 7.04938 59.2768 209.484 275.855 275.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 900 0.000256 4096 270 3168 54240 11.4954 13.9488 449.562 418.593 893.672 893.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 2000 3.2e-05 4096 330 1680 579840 157.371 121.029 7154.35 3594.25 11027.2 11027.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 0.000512 512 210 480 34080 1.15853 0.8296 5.10698 26.3231 33.5164 33.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 880 0.000512 2048 180 816 31080 3.48979 79.5404 104.915 187.988 188.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 820 6.4e-05 1024 70 1008 278400 24.2857 13.5067 185.022 417.734 640.703 640.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1290 0.000512 512 100 288 36480 0.830976 7.9415 43.1508 51.9652 52.0224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1030 0.000256 2048 230 1296 61440 9.33152 7.03488 91.562 209.173 317.203 317.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 0.001024 512 330 672 16320 0.368608 0.360448 2.88752 17.8375 21.5262 21.6055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 0.001024 1024 450 576 16920 0.69168 4.74144 26.1733 31.649 31.7046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1540 0.000256 2048 80 672 75600 7.05722 48.3796 209.771 265.252 265.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 900 0.000256 4096 270 3168 54240 11.5526 13.9737 367.134 419.47 812.203 812.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 2000 3.2e-05 4096 330 1680 580224 156.343 120.918 6254.76 3590.79 10123 10123.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 0.000512 512 210 480 34176 1.14797 0.831488 12.4728 26.3135 40.8645 40.9574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.000512 2048 180 816 31152 3.4896 63.4778 104.832 171.842 171.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 820 6.4e-05 1024 70 1008 279552 24.2056 13.5134 486.861 418.335 943.074 943.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1290 0.000512 512 100 288 36576 0.833056 6.5207 42.3977 49.794 49.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1030 0.000256 2048 230 1296 62016 9.30906 7.03494 239.71 209.324 465.481 465.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 0.001024 512 330 672 16608 0.367552 0.363104 7.50838 18.0103 26.3202 26.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 0.001024 1024 450 576 17088 0.695392 12.3656 26.2825 39.3818 39.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1540 0.000256 2048 80 672 75648 7.04838 126.163 209.523 342.775 342.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 900 0.000256 4096 270 3168 54432 11.5067 13.9572 952.16 419.013 1396.71 1396.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 2000 3.2e-05 4096 330 1680 580224 155.976 120.816 3918.27 3613.97 7809.25 7809.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 0.000512 512 210 480 33792 1.15126 0.828064 8.10109 26.239 36.4209 36.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.000512 2048 180 816 31104 3.49293 39.5692 104.927 148.032 148.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 820 6.4e-05 1024 70 1008 279552 24.1772 13.4929 302.945 418.832 759.606 759.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1290 0.000512 512 100 288 36480 0.831488 4.20278 42.1156 47.1908 47.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1030 0.000256 2048 230 1296 61824 9.30214 7.05434 150.146 209.648 376.249 376.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 0.001024 512 330 672 16512 0.369376 0.364544 4.82832 17.9174 23.5487 23.6241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 0.001024 1024 450 576 16992 0.690176 7.80083 26.2463 34.7789 34.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1540 0.000256 2048 80 672 75552 7.04307 79.2746 209.592 295.952 296.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 900 0.000256 4096 270 3168 54336 11.4776 13.9325 600.431 419.133 1045.05 1045.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 2000 3.2e-05 4096 330 1680 579456 156.52 120.94 10040.8 3591.7 13910.2 13910.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 0.000512 512 210 480 33408 1.15104 0.826112 6.53517 26.1148 34.73 34.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 880 0.000512 2048 180 816 30960 3.46931 113.869 104.567 221.948 222.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 820 6.4e-05 1024 70 1008 278784 24.1864 13.6197 246.89 417.411 702.266 702.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1290 0.000512 512 100 288 36432 0.829632 3.49389 42.2498 46.6169 46.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1030 0.000256 2048 230 1296 61632 9.30842 7.08256 122.855 209.06 348.406 348.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 0.001024 512 330 672 16416 0.367424 0.36512 3.94493 18.006 22.7548 22.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 0.001024 1024 450 576 16992 0.69712 6.29965 26.2806 33.3197 33.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1540 0.000256 2048 80 672 75456 7.04723 64.1833 209.259 280.533 280.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 900 0.000256 4096 270 3168 54144 11.4848 13.9382 486.161 418.052 929.707 929.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 2000 3.2e-05 4096 330 1680 579840 156.285 120.823 10025.5 3590.58 13893.4 13893.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 0.000512 512 210 480 33024 1.15456 0.822304 5.64064 26.0259 33.7467 33.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 880 0.000512 2048 180 816 30912 3.47469 113.58 104.589 221.685 221.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 820 6.4e-05 1024 70 1008 276480 24.2205 13.482 206.846 416.509 661.217 661.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1290 0.000512 512 100 288 36288 0.827264 11.5593 42.1518 54.5806 54.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1030 0.000256 2048 230 1296 61440 9.2921 7.00179 103.341 208.709 328.445 328.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 0.001024 512 330 672 16128 0.367808 0.362368 3.42333 17.9025 22.1269 22.2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 0.001024 1024 450 576 16896 0.696032 5.37014 26.2226 32.3305 32.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1540 0.000256 2048 80 672 75456 7.08403 54.3355 209.424 270.886 270.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 900 0.000256 4096 270 3168 53760 11.4729 13.9085 407.168 417.256 849.877 849.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 2000 3.2e-05 4096 330 1680 580160 156.781 121.017 5790.05 3603.56 9671.63 9671.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 0.000512 512 210 480 34048 1.15587 0.83456 11.6552 26.3206 40.066 40.1602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.000512 2048 180 816 31136 3.48365 58.3107 104.823 166.659 166.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 820 6.4e-05 1024 70 1008 279552 24.2935 13.5393 450.422 418.376 906.787 906.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1290 0.000512 512 100 288 36568 0.83104 6.17526 42.4002 49.4489 49.5079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1030 0.000256 2048 230 1296 62048 9.34368 7.10672 222.24 209.366 448.161 448.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 0.001024 512 330 672 16576 0.367552 0.36224 7.00544 18.0036 25.8114 25.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 0.001024 1024 450 576 17080 0.69424 11.4422 26.2839 38.463 38.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1540 0.000256 2048 80 672 75656 7.0688 116.526 209.595 333.23 333.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 900 0.000256 4096 270 3168 54432 11.5508 13.9659 878.756 419.177 1323.53 1323.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 2000 3.2e-05 4096 330 1680 579712 156.453 121.01 3684.45 3612.8 7574.93 7575.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 0.000512 512 210 480 33600 1.1448 0.822656 7.68019 26.076 35.8238 35.9158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.000512 2048 180 816 31024 3.47546 37.5053 104.751 145.774 145.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 820 6.4e-05 1024 70 1008 279552 24.232 13.562 282.509 418.859 739.316 739.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1290 0.000512 512 100 288 36512 0.831488 4.01299 42.1468 47.0343 47.0897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1030 0.000256 2048 230 1296 61824 9.33101 7.04771 140.41 209.672 366.563 366.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 0.001024 512 330 672 16352 0.368096 0.360448 4.61309 17.8418 23.2555 23.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 0.001024 1024 450 576 17024 0.694816 7.18483 26.3031 34.2277 34.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1540 0.000256 2048 80 672 75600 7.05978 73.3483 209.742 290.195 290.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 900 0.000256 4096 270 3168 54208 11.5039 13.9571 555.259 419.18 999.975 1000.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 2000 3.2e-05 4096 330 1680 579264 156.701 121.07 3027.26 3610.64 6915.89 6916.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 0.000512 512 210 480 32928 1.14877 0.818112 6.01805 25.9413 34.0249 34.1192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.000512 2048 180 816 30912 3.47152 30.3507 104.489 138.354 138.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 820 6.4e-05 1024 70 1008 279552 24.3073 13.5299 231.947 418.401 688.345 688.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1290 0.000512 512 100 288 36456 0.833184 3.36691 43.1764 47.4169 47.4767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1030 0.000256 2048 230 1296 61824 9.36288 7.08122 115.944 209.608 342.099 342.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 0.001024 512 330 672 16128 0.368576 0.360448 3.66848 17.83 22.2974 22.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 0.001024 1024 450 576 16968 0.69632 5.888 26.2784 32.9054 32.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1540 0.000256 2048 80 672 75432 7.03734 60.3177 209.227 276.626 276.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 900 0.000256 4096 270 3168 54096 11.5413 13.9756 455.666 419.052 900.309 900.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 2000 3.2e-05 4096 330 1680 579712 156.28 120.841 8948.96 3595.96 12822.3 12822.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 0.000512 512 210 480 33152 1.1511 0.825408 5.6513 26.1538 33.8792 33.9706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 880 0.000512 2048 180 816 30912 3.4775 104.034 104.735 212.288 212.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 820 6.4e-05 1024 70 1008 279552 24.1922 13.4953 211.616 418.845 668.304 668.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1290 0.000512 512 100 288 36288 0.832512 3.05971 43.3948 47.3296 47.3887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1030 0.000256 2048 230 1296 60928 9.22275 6.95706 103.264 207.539 327.086 327.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 0.001024 512 330 672 16128 0.371232 0.363296 3.41872 17.8586 22.0849 22.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 0.001024 1024 450 576 16800 0.692224 5.53843 26.1512 32.4252 32.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1540 0.000256 2048 80 672 75488 7.04819 55.0713 209.713 271.874 271.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 900 0.000256 4096 270 3168 53760 11.4576 13.9091 414.996 417.468 857.904 857.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 2000 3.2e-05 4096 330 1680 580352 156.148 120.797 5625.61 3607.33 9510.1 9510.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 0.000512 512 210 480 34048 1.14986 0.833536 11.4487 26.3047 39.8359 39.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.000512 2048 180 816 31104 3.4807 56.6238 104.843 164.989 165.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 820 6.4e-05 1024 70 1008 279552 24.2565 13.4963 430.731 419.513 888.156 888.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1290 0.000512 512 100 288 36544 0.831488 6.08035 43.2799 50.234 50.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1030 0.000256 2048 230 1296 61696 9.29341 7.01363 214.881 209.218 440.51 440.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 0.001024 512 330 672 16640 0.369184 0.36448 6.81894 18.0752 25.7005 25.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 0.001024 1024 450 576 17088 0.69792 11.1694 26.3296 38.2387 38.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1540 0.000256 2048 80 672 75648 7.10432 112.488 209.764 329.402 329.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 900 0.000256 4096 270 3168 54272 11.4875 13.932 849.848 418.957 1294.3 1294.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 2000 3.2e-05 4096 330 1680 580096 156.249 120.826 3642.72 3613.51 7533.52 7533.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 0.000512 512 210 480 33792 1.15344 0.83168 7.29792 26.3485 35.7322 35.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.000512 2048 180 816 30976 3.4736 36.9091 104.671 145.099 145.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 820 6.4e-05 1024 70 1008 278528 24.2243 13.4981 278.202 418.285 734.367 734.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1290 0.000512 512 100 288 36480 0.8296 3.95328 42.0977 46.9246 46.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1030 0.000256 2048 230 1296 61440 9.31949 7.01862 138.854 209.396 364.69 364.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 0.001024 512 330 672 16384 0.366592 0.359072 4.33837 16.7548 21.8911 21.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 0.001024 1024 450 576 17024 0.694048 7.1953 26.3274 34.2587 34.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1540 0.000256 2048 80 672 75520 7.0441 72.6052 209.589 289.279 289.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 900 0.000256 4096 270 3168 54016 11.4937 13.9275 548.176 418.621 992.292 992.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 2000 3.2e-05 4096 330 1680 579840 156.171 120.813 3069.49 3592.76 6939.46 6939.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 0.000512 512 210 480 33024 1.15053 0.820896 6.24928 26.0425 34.3596 34.4546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.000512 2048 180 816 30912 3.47136 31.1102 104.644 139.268 139.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 820 6.4e-05 1024 70 1008 276480 24.2254 13.4685 229.856 416.742 684.455 684.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1290 0.000512 512 100 288 36288 0.82944 3.292 41.9016 46.0659 46.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1030 0.000256 2048 230 1296 61440 9.28592 7.01309 117.438 208.823 342.665 342.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 0.001024 512 330 672 16128 0.368672 0.360448 3.76362 17.7741 22.3365 22.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 0.001024 1024 450 576 16896 0.690144 6.01888 26.24 32.9921 33.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1540 0.000256 2048 80 672 75456 7.13229 60.3894 210.364 277.928 277.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 900 0.000256 4096 270 3168 53760 11.4698 13.9132 457.052 417.49 900.001 900.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 2000 3.2e-05 4096 330 1680 579584 156.278 120.902 2711.38 3609.86 6598.65 6598.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 0.000512 512 210 480 32768 1.13946 0.809088 5.32362 25.7212 33.0955 33.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.000512 2048 180 816 30720 3.46275 26.9742 104.228 134.707 134.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 820 6.4e-05 1024 70 1008 278528 24.2287 13.5564 203.613 417.909 659.466 659.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1290 0.000512 512 100 288 36352 0.83056 2.95715 42.1494 45.9776 46.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1030 0.000256 2048 230 1296 61440 9.33408 7.04422 103.316 209.535 329.329 329.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 0.001024 512 330 672 15872 0.368544 0.359456 3.0928 17.7505 21.6429 21.7185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 0.001024 1024 450 576 16896 0.69552 5.30173 26.3078 32.3476 32.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1540 0.000256 2048 80 672 75264 7.04717 53.3696 209.051 269.511 269.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 900 0.000256 4096 270 3168 53760 11.482 13.96 405.477 418.916 849.911 849.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 2000 3.2e-05 4096 330 1680 580032 156.812 121.018 5538.85 3612.46 9429.37 9429.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 0.000512 512 210 480 33984 1.15155 0.829408 11.2077 26.286 39.5733 39.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 0.000512 2048 180 816 31104 3.47136 55.5677 104.853 163.935 163.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 820 6.4e-05 1024 70 1008 279936 24.3121 13.528 422.039 419.274 879.313 879.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1290 0.000512 512 100 288 36576 0.833504 5.90029 43.49 50.2655 50.3218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1030 0.000256 2048 230 1296 61920 9.3553 7.07584 211.259 209.818 437.61 437.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 0.001024 512 330 672 16704 0.3704 0.364512 6.88704 18.1054 25.7962 25.8735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 0.001024 1024 450 576 17064 0.695648 10.8835 26.3076 37.93 37.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1540 0.000256 2048 80 672 75600 7.05331 110.966 209.628 327.691 327.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 900 0.000256 4096 270 3168 54432 11.5507 13.9732 849.637 419.469 1294.71 1294.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 2000 3.2e-05 4096 330 1680 579456 156.397 120.937 3813.86 3604.97 7696.38 7696.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 0.000512 512 210 480 33408 1.15626 0.825792 7.7537 26.1276 35.9611 36.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 0.000512 2048 180 816 30960 3.4745 38.3485 104.575 146.44 146.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 820 6.4e-05 1024 70 1008 278784 24.177 13.4943 292.019 417.578 747.423 747.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1290 0.000512 512 100 288 36432 0.828704 4.07478 43.0326 47.9796 48.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1030 0.000256 2048 230 1296 61632 9.31238 7.04307 145.975 209.062 371.491 371.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 0.001024 512 330 672 16416 0.367552 0.360096 4.64758 17.8726 23.3193 23.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 0.001024 1024 450 576 16992 0.693632 7.50144 26.2844 34.5204 34.5746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1540 0.000256 2048 80 672 75456 7.0697 76.472 209.26 292.842 292.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 900 0.000256 4096 270 3168 54144 11.4771 13.9407 581.395 417.962 1024.85 1024.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 2000 3.2e-05 4096 330 1680 579744 156.969 121.151 3228.28 3610.46 7117.08 7117.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 0.000512 512 210 480 32832 1.14045 0.813056 6.65853 25.8107 34.5227 34.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.000512 2048 180 816 30888 3.47318 32.579 104.67 140.768 140.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 820 6.4e-05 1024 70 1008 276480 24.4197 13.5141 245.766 417.998 701.856 701.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1290 0.000512 512 100 288 36288 0.830784 3.41843 43.0033 47.2946 47.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1030 0.000256 2048 230 1296 61344 9.34307 7.03776 123.396 209.46 349.339 349.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 0.001024 512 330 672 15984 0.36736 0.3584 4.05389 17.7393 22.5902 22.6673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 0.001024 1024 450 576 16848 0.693792 6.33856 26.211 33.2859 33.3427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1540 0.000256 2048 80 672 75384 7.08707 64.9503 209.469 281.55 281.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 900 0.000256 4096 270 3168 54000 11.5261 13.957 492.018 418.748 936.323 936.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 2000 3.2e-05 4096 330 1680 579456 156.256 120.901 3234.87 3613.02 7125.27 7125.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1370 0.000512 512 210 480 32256 1.14483 0.813824 6.56605 25.8316 34.4565 34.5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.000512 2048 180 816 30816 3.47526 32.7774 104.589 140.885 140.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 820 6.4e-05 1024 70 1008 276480 24.0109 13.3725 246.576 414.587 698.708 698.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1290 0.000512 512 100 288 36288 0.830976 3.61802 42.8052 47.2957 47.3539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1030 0.000256 2048 230 1296 61056 9.23869 6.98022 123.775 207.936 348.032 348.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 0.001024 512 330 672 16128 0.36832 0.361696 3.93792 17.6659 22.4015 22.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 0.001024 1024 450 576 16704 0.68816 6.53971 26.0915 33.3614 33.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1540 0.000256 2048 80 672 75168 7.02403 65.3763 208.917 281.361 281.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 900 0.000256 4096 270 3168 54144 11.4708 13.9366 496.478 418.795 940.751 940.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 2000 3.2e-05 4096 330 1680 580160 156.316 120.902 5486.96 3589.16 9353.57 9353.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 0.000512 512 210 480 33920 1.14525 0.83024 11.1602 26.1569 39.3943 39.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.000512 2048 180 816 31120 3.48566 54.7247 104.806 163.059 163.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 820 6.4e-05 1024 70 1008 279040 24.3094 13.5291 411.617 419.004 868.621 868.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1290 0.000512 512 100 288 36560 0.83552 5.88637 43.5695 50.335 50.3943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1030 0.000256 2048 230 1296 61760 9.28461 7.08458 207.657 208.853 432.981 433.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 0.001024 512 330 672 16640 0.370304 0.36256 6.75117 18.0087 25.5665 25.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 0.001024 1024 450 576 17040 0.696128 10.7291 26.2539 37.7232 37.7774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1540 0.000256 2048 80 672 75600 7.14128 109.408 209.428 326.023 326.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 900 0.000256 4096 270 3168 54240 11.4927 13.9515 837.302 418.487 1281.31 1281.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 2000 3.2e-05 4096 330 1680 579840 156.064 120.86 3882.56 3614.45 7774.16 7774.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 0.000512 512 210 480 33280 1.14621 0.8192 7.93882 26.023 36.0297 36.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.000512 2048 180 816 31040 3.49206 39.3842 104.905 147.823 147.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 820 6.4e-05 1024 70 1008 279040 24.277 13.4963 299.726 419.532 757.191 757.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1290 0.000512 512 100 288 36480 0.833952 4.22298 43.5589 48.6594 48.7185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1030 0.000256 2048 230 1296 61440 9.25088 7.12528 149.106 208.404 373.987 374.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 0.001024 512 330 672 16320 0.36816 0.36048 4.70019 17.8873 23.3882 23.4631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 0.001024 1024 450 576 16960 0.698272 7.70662 26.2824 34.73 34.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1540 0.000256 2048 80 672 75520 7.04717 78.8207 209.631 295.541 295.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 900 0.000256 4096 270 3168 54080 11.477 13.9235 596.526 418.356 1040.36 1040.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 2000 3.2e-05 4096 330 1680 578880 156.293 120.954 3189.75 3610.81 7078.02 7078.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 0.000512 512 210 480 33600 1.1481 0.819424 6.7647 26.0524 34.8867 34.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.000512 2048 180 816 30960 3.48816 32.8447 104.826 141.202 141.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 820 6.4e-05 1024 70 1008 276480 24.366 13.4976 244.523 417.636 700.182 700.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1290 0.000512 512 100 288 36240 0.827456 3.48749 42.9668 47.3235 47.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1030 0.000256 2048 230 1296 61440 9.32602 7.03226 122.21 209.316 347.987 348.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 0.001024 512 330 672 16320 0.370688 0.360448 3.84688 17.8688 22.5152 22.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 0.001024 1024 450 576 16800 0.690176 6.47181 26.1499 33.3579 33.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1540 0.000256 2048 80 672 75360 7.04189 64.5216 209.265 280.869 280.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 900 0.000256 4096 270 3168 53760 11.4732 13.9517 487.115 418.601 931.215 931.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 2000 3.2e-05 4096 330 1680 579840 156.272 120.877 2985.16 3614.02 6876.55 6876.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 0.000512 512 210 480 33280 1.15712 0.824544 6.40781 26.1155 34.6026 34.7013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.000512 2048 180 816 30720 3.46666 29.8049 104.415 137.728 137.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 820 6.4e-05 1024 70 1008 271360 24.2605 13.3243 224.342 412.558 674.643 674.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1290 0.000512 512 100 288 36160 0.828384 3.13002 42.5862 46.5906 46.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1030 0.000256 2048 230 1296 60160 9.23168 6.94272 112.381 206.989 335.647 335.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 0.001024 512 330 672 16000 0.370688 0.362912 3.74362 17.7377 22.2849 22.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 0.001024 1024 450 576 16640 0.692256 6.19683 26.0516 32.9807 33.0366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1540 0.000256 2048 80 672 75200 7.04339 60.5164 209.08 276.684 276.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 900 0.000256 4096 270 3168 53760 11.4569 13.9184 454.283 417.246 896.98 897.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 2000 3.2e-05 4096 330 1650 579584 156.701 120.947 9131.7 3612.95 13022.5 13022.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 0.000512 512 210 500 33920 1.14832 0.83104 10.0615 26.2591 38.4019 38.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 880 0.000512 2048 180 850 30848 3.49389 93.0204 104.848 201.407 201.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 820 6.4e-05 1024 70 1050 280064 24.205 13.4957 375.386 418.978 832.229 832.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1290 0.000512 512 100 250 36928 0.8336 7.46358 44.5075 52.8475 52.9069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1030 0.000256 2048 230 1300 62336 9.3033 7.06669 187.278 209.617 413.367 413.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 0.001024 512 330 650 16768 0.370816 0.362656 5.7105 18.0838 24.6026 24.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 0.001024 1024 450 550 17216 0.696832 9.12627 26.288 36.1534 36.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1540 0.000256 2048 80 650 75776 7.0769 94.8861 209.615 311.622 311.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 900 0.000256 4096 270 3150 54784 11.4948 13.9397 746.335 419.078 1190.92 1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 2000 3.2e-05 4096 330 1650 579584 156.915 120.921 9020.43 3612.25 12910.7 12910.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1370 0.000512 512 210 500 33792 1.15562 0.830912 6.52464 26.3043 34.9145 35.0048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 880 0.000512 2048 180 850 30784 3.47789 92.367 104.862 200.751 200.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 820 6.4e-05 1024 70 1050 279552 24.2632 13.4947 241.08 419.418 698.412 698.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1290 0.000512 512 100 250 36864 0.831904 7.41786 44.1275 52.4204 52.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1030 0.000256 2048 230 1300 61952 9.28371 7.01613 119.183 209.213 344.796 344.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 0.001024 512 330 650 16768 0.369408 0.362688 3.72662 19.1296 23.658 23.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 0.001024 1024 450 550 17152 0.6936 5.91667 26.2709 32.925 32.9835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1540 0.000256 2048 80 650 75712 7.04774 60.3497 209.73 277.17 277.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 900 0.000256 4096 270 3150 54656 11.4727 13.9313 473.207 418.957 917.639 917.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 2000 3.2e-05 4096 330 1650 579456 156.789 120.946 9508.04 3616.66 13402.6 13402.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1370 0.000512 512 210 500 33792 1.15366 0.829248 5.51078 26.2364 33.8327 33.9246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 880 0.000512 2048 180 850 30720 3.4775 92.2235 104.764 200.506 200.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 820 6.4e-05 1024 70 1050 279552 24.186 13.491 198.423 418.728 654.987 655.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1290 0.000512 512 100 250 36864 0.83344 7.37251 43.0111 51.2586 51.3169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1030 0.000256 2048 230 1300 62208 9.31949 7.03104 286.872 209.622 512.944 513.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 0.001024 512 330 650 16704 0.37024 0.365984 3.17222 18.5528 22.5319 22.6054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1880 0.001024 1024 450 550 17088 0.695296 4.864 26.2249 31.8271 31.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1540 0.000256 2048 80 650 75648 7.05456 49.5696 209.611 266.278 266.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 900 0.000256 4096 270 3150 54528 11.4717 13.9385 490.787 419.092 935.364 935.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 2000 3.2e-05 4096 330 1650 579680 157.551 121.185 7459.36 3596 11334.3 11334.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 0.000512 512 210 500 33920 1.15373 0.830848 9.36749 26.2387 37.6903 37.7815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 880 0.000512 2048 180 850 30840 3.49389 80.7978 104.833 189.166 189.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 820 6.4e-05 1024 70 1050 279680 24.3387 13.525 352.181 418.942 809.147 809.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1290 0.000512 512 100 250 36920 0.83264 4.16973 43.2843 48.3271 48.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1030 0.000256 2048 230 1300 62400 9.34458 7.05126 173.322 209.622 399.44 399.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 0.001024 512 330 650 16720 0.370464 0.36352 5.3248 17.1616 23.2916 23.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 0.001024 1024 450 550 17200 0.696576 8.50512 26.2761 35.5222 35.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1540 0.000256 2048 80 650 75760 7.06221 88.1848 209.561 304.852 304.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 900 0.000256 4096 270 3150 54800 11.5493 13.9779 691.647 419.186 1136.43 1136.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 2000 3.2e-05 4096 330 1650 579200 157.034 121.07 6974.58 3595.86 10848.8 10849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 0.000512 512 210 500 33600 1.1495 0.827392 6.12006 26.1588 34.3587 34.4543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 880 0.000512 2048 180 850 30800 3.48774 81.2132 104.842 189.588 189.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 820 6.4e-05 1024 70 1050 279040 24.3177 13.5127 226.254 419.031 683.286 683.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1290 0.000512 512 100 250 36880 0.835232 2.73203 44.247 47.8558 47.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1030 0.000256 2048 230 1300 62080 9.27526 7.0903 111.15 208.883 336.501 336.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 0.001024 512 330 650 16640 0.36928 0.363424 3.50006 18.0105 22.316 22.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 0.001024 1024 450 550 17120 0.694272 5.51533 26.2305 32.4818 32.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1540 0.000256 2048 80 650 75680 7.05126 56.6247 209.475 273.194 273.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 900 0.000256 4096 270 3150 54560 11.4975 13.9536 442.411 418.461 886.4 886.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 2000 3.2e-05 4096 330 1650 578880 157.596 121.189 6969.92 3598.7 10847.6 10847.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 0.000512 512 210 500 33600 1.15958 0.831488 5.31024 26.3156 33.7185 33.8111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 880 0.000512 2048 180 850 30720 3.47584 80.0584 104.826 188.404 188.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 820 6.4e-05 1024 70 1050 278400 24.2857 13.5084 189.804 417.725 645.479 645.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1290 0.000512 512 100 250 36840 0.834816 6.62646 42.9379 50.4385 50.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1030 0.000256 2048 230 1300 61920 9.32963 7.02874 93.0799 209.174 318.713 318.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 0.001024 512 330 650 16320 0.36864 0.360448 2.82848 18.9936 22.6235 22.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 0.001024 1024 450 550 17040 0.692224 4.59357 26.1904 31.5172 31.5733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1540 0.000256 2048 80 650 75600 7.10826 47.4867 209.552 264.19 264.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 900 0.000256 4096 270 3150 54720 11.5507 13.9715 369.566 419.574 814.736 814.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 2000 3.2e-05 4096 330 1650 579200 156.927 120.965 7661.84 3617.47 11557.4 11557.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 0.000512 512 210 500 33280 1.1433 0.821312 4.56346 26.0212 32.6473 32.7437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 880 0.000512 2048 180 850 30720 3.49098 80.9374 104.931 189.403 189.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 820 6.4e-05 1024 70 1050 279040 24.2828 13.5037 163.099 419.505 620.549 620.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1290 0.000512 512 100 250 36800 0.835584 6.6185 44.1438 51.639 51.6979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1030 0.000256 2048 230 1300 61440 9.25741 7.02458 79.38 208.43 304.197 304.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 0.001024 512 330 650 16320 0.367456 0.363584 2.56384 18.9437 22.3079 22.3848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 0.001024 1024 450 550 16960 0.696288 4.11459 26.143 30.9964 31.0548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1540 0.000256 2048 80 650 75520 7.06355 40.905 209.445 257.456 257.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 900 0.000256 4096 270 3150 54400 11.4622 13.934 317.123 418.514 761.11 761.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 2000 3.2e-05 4096 330 1650 579456 156.472 121.041 6123.66 3613.26 10014.7 10014.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 0.000512 512 210 500 33984 1.15027 0.831488 12.7071 26.3133 41.102 41.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.000512 2048 180 850 30816 3.48198 64.1987 104.802 172.527 172.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 820 6.4e-05 1024 70 1050 279552 24.2274 13.5108 485.382 418.317 941.593 941.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1290 0.000512 512 100 250 36912 0.835296 5.62717 42.9914 49.4955 49.5551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1030 0.000256 2048 230 1300 62208 9.30157 7.03085 235.591 209.314 461.339 461.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 0.001024 512 330 650 16704 0.367776 0.362496 7.21251 18.0122 26.0255 26.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 0.001024 1024 450 550 17184 0.69744 11.6478 26.2695 38.6568 38.7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1540 0.000256 2048 80 650 75744 7.06333 120.229 209.568 336.904 336.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 900 0.000256 4096 270 3150 54720 11.5093 13.9461 936.82 418.997 1381.35 1381.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 2000 3.2e-05 4096 330 1650 579456 156.272 120.921 3799.81 3613.21 7690.43 7690.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 0.000512 512 210 500 33792 1.1505 0.82896 8.17782 26.2125 36.4677 36.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.000512 2048 180 850 30720 3.48282 39.6164 104.662 147.801 147.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 820 6.4e-05 1024 70 1050 279552 24.1852 15.7471 298.898 418.413 757.402 757.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1290 0.000512 512 100 250 36864 0.831488 3.62909 42.7084 47.2127 47.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1030 0.000256 2048 230 1300 62208 9.2912 7.02874 146.244 209.41 372.076 372.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 0.001024 512 330 650 16704 0.370976 0.361888 4.65168 18.9544 24.4075 24.4832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 0.001024 1024 450 550 17088 0.692 7.20691 26.2011 34.1419 34.1973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1540 0.000256 2048 80 650 75648 7.04986 74.5939 209.402 291.086 291.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 900 0.000256 4096 270 3150 54528 11.4798 13.9345 581.899 418.665 1026.05 1026.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 2000 3.2e-05 4096 330 1650 578880 156.54 121.05 9651.93 3594.66 13524.4 13524.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 0.000512 512 210 500 33408 1.1504 0.825344 6.63632 26.1203 34.8311 34.9266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 880 0.000512 2048 180 850 30672 3.48448 115.426 104.674 223.63 223.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 820 6.4e-05 1024 70 1050 278784 24.1828 13.4924 244.64 417.415 699.89 700.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1290 0.000512 512 100 250 36720 0.832448 2.93571 42.8506 46.6623 46.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1030 0.000256 2048 230 1300 61632 9.29978 7.03229 119.51 209.073 345.016 345.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 0.001024 512 330 650 16416 0.36896 0.362592 3.71389 18.01 22.5292 22.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 0.001024 1024 450 550 16992 0.694016 6.0887 26.1411 32.9663 33.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1540 0.000256 2048 80 650 75600 7.05482 61.3972 209.438 277.936 277.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 900 0.000256 4096 270 3150 54432 11.4865 13.9366 476.289 417.967 919.751 919.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 2000 3.2e-05 4096 330 1650 579072 156.504 120.929 9529.18 3612.61 13419.4 13419.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 0.000512 512 210 500 33024 1.14893 0.8208 5.81318 26.0257 33.9079 33.9998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 880 0.000512 2048 180 850 30528 3.46214 114.847 104.414 222.767 222.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 820 6.4e-05 1024 70 1050 276480 24.2271 13.4494 207.912 416.437 662.184 662.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1290 0.000512 512 100 250 36672 0.831008 2.63462 43.8245 47.3329 47.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1030 0.000256 2048 230 1300 61440 9.27078 7.04525 101.902 208.678 326.998 327.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 0.001024 512 330 650 16512 0.368448 0.36144 3.35549 17.9043 22.0621 22.1387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 0.001024 1024 450 550 16896 0.690176 5.19987 26.0726 32.0046 32.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1540 0.000256 2048 80 650 75456 7.04307 52.37 209.179 268.634 268.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 900 0.000256 4096 270 3150 54144 11.4602 13.91 404.264 417.192 846.898 846.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 2000 3.2e-05 4096 330 1650 579488 156.908 121.141 5645.28 3606.73 9530.28 9530.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 0.000512 512 210 500 33824 1.1601 0.831488 11.8804 26.317 40.2874 40.3825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.000512 2048 180 850 30800 3.48445 59.1874 104.782 167.501 167.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 820 6.4e-05 1024 70 1050 279552 24.3115 13.5261 448.05 418.325 904.375 904.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1290 0.000512 512 100 250 36904 0.833696 5.27302 42.9952 49.1446 49.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1030 0.000256 2048 230 1300 62272 9.33274 7.05741 217.368 209.341 443.197 443.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 0.001024 512 330 650 16688 0.36864 0.363456 6.68922 16.9556 24.4496 24.5233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 0.001024 1024 450 550 17192 0.694624 10.7962 26.2932 37.8253 37.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1540 0.000256 2048 80 650 75712 7.04922 110.164 209.506 326.763 326.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 900 0.000256 4096 270 3150 54768 11.5487 13.9738 856.675 419.233 1301.51 1301.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 2000 3.2e-05 4096 330 1650 579264 156.632 121.043 3595.47 3609.54 7482.91 7483.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 0.000512 512 210 500 33152 1.15203 0.823008 7.73939 26.072 35.8828 35.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.000512 2048 180 850 30688 3.47546 37.6893 104.711 145.919 145.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 820 6.4e-05 1024 70 1050 279552 24.2362 13.6563 281.57 418.981 738.6 738.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1290 0.000512 512 100 250 36848 0.833504 3.52659 42.7295 47.1318 47.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1030 0.000256 2048 230 1300 62272 9.29686 7.07379 137.83 209.648 363.951 364.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 0.001024 512 330 650 16576 0.366592 0.359072 4.45245 18.8949 24.1409 24.2169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 0.001024 1024 450 550 17136 0.692096 6.80771 26.31 33.8531 33.9132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1540 0.000256 2048 80 650 75600 7.05126 69.9092 209.505 286.508 286.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 900 0.000256 4096 270 3150 54656 11.5108 13.9564 544.52 419.129 989.194 989.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 2000 3.2e-05 4096 330 1650 578592 156.989 121.169 2955.52 3611.09 6844.98 6845.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 0.000512 512 210 500 32928 1.15325 0.8192 6.12739 25.973 34.173 34.2668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.000512 2048 180 850 30576 3.47328 30.8774 104.577 138.973 139.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 820 6.4e-05 1024 70 1050 279552 24.3121 13.5348 230.285 418.864 687.152 687.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1290 0.000512 512 100 250 36792 0.833152 2.91606 43.7927 47.5832 47.6426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1030 0.000256 2048 230 1300 61824 9.37648 7.04928 112.745 209.834 339.104 339.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 0.001024 512 330 650 16464 0.36864 0.36032 3.57126 17.8482 22.2168 22.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 0.001024 1024 450 550 16968 0.691904 5.65862 26.1627 32.5566 32.6103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1540 0.000256 2048 80 650 75600 7.06128 57.4368 209.695 274.234 274.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 900 0.000256 4096 270 3150 54432 11.55 13.9717 445.546 419.521 890.66 890.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 2000 3.2e-05 4096 330 1650 578816 156.494 121.035 8528.58 3619.17 12425.5 12425.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 0.000512 512 210 500 33152 1.15702 0.826496 5.73331 26.1552 33.9698 34.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.000512 2048 180 850 30464 3.46112 27.6344 104.433 135.572 135.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 820 6.4e-05 1024 70 1050 279552 24.1993 13.5828 209.566 419.057 666.573 666.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1290 0.000512 512 100 250 36736 0.83248 2.66445 43.0137 46.5544 46.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1030 0.000256 2048 230 1300 60928 9.21437 6.97488 100.786 207.585 324.662 324.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 0.001024 512 330 650 16576 0.370688 0.363584 3.4464 16.812 21.0632 21.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 0.001024 1024 450 550 17024 0.694208 5.23878 26.3209 32.2983 32.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1540 0.000256 2048 80 650 75488 7.05315 52.1366 209.554 268.79 268.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 900 0.000256 4096 270 3150 54208 11.4439 13.9046 403.875 417.422 846.722 846.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 2000 3.2e-05 4096 330 1650 579584 156.399 120.917 5570.55 3595.29 9443.38 9443.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 0.000512 512 210 500 33792 1.15302 0.831488 11.7469 26.2776 40.1057 40.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.000512 2048 180 850 30784 3.4816 58.3537 104.746 166.623 166.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 820 6.4e-05 1024 70 1050 279552 24.2681 13.4943 435.096 419.005 892.018 892.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1290 0.000512 512 100 250 36864 0.832064 5.29923 44.1907 50.3633 50.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1030 0.000256 2048 230 1300 61952 9.27718 7.0495 214.409 208.988 439.822 439.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 0.001024 512 330 650 16768 0.36976 0.364384 6.69216 19.1176 26.6137 26.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 0.001024 1024 450 550 17152 0.694272 10.6107 26.2466 37.5947 37.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1540 0.000256 2048 80 650 75712 7.05536 109.249 209.498 325.848 325.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 900 0.000256 4096 270 3150 54656 11.4848 13.9336 849.007 418.615 1293.11 1293.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 2000 3.2e-05 4096 330 1650 579072 156.587 120.965 3608.01 3596.17 7481.96 7482.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 0.000512 512 210 500 33792 1.15712 0.83584 7.67414 26.3243 36.0934 36.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.000512 2048 180 850 30720 3.47955 37.9229 104.756 146.203 146.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 820 6.4e-05 1024 70 1050 278528 24.2263 13.4903 279.839 417.826 735.543 735.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1290 0.000512 512 100 250 36736 0.832448 3.50835 43.6581 48.0421 48.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1030 0.000256 2048 230 1300 61952 9.30131 7.02381 138.883 209.193 364.502 364.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 0.001024 512 330 650 16384 0.36528 0.360704 4.27018 17.8028 22.8716 22.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 0.001024 1024 450 550 17024 0.69152 6.89136 26.1592 33.7818 33.8409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1540 0.000256 2048 80 650 75648 7.0535 70.1256 209.52 286.742 286.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 900 0.000256 4096 270 3150 54528 11.4788 13.9329 551.61 418.21 995.308 995.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 2000 3.2e-05 4096 330 1650 579072 156.383 120.902 3081.99 3597.21 6956.72 6956.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 0.000512 512 210 500 33024 1.15392 0.818848 6.61504 26.0461 34.7323 34.8233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.000512 2048 180 850 30528 3.46522 32.1233 104.505 140.137 140.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 820 6.4e-05 1024 70 1050 276480 24.2211 13.4799 238.124 416.872 692.855 692.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1290 0.000512 512 100 250 36672 0.831456 3.02266 43.5711 47.4668 47.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1030 0.000256 2048 230 1300 61440 9.27386 7.0329 117.856 208.854 343.115 343.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 0.001024 512 330 650 16512 0.36768 0.362208 3.79507 17.7813 22.3776 22.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 0.001024 1024 450 550 16896 0.688128 5.95149 26.0971 32.7805 32.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1540 0.000256 2048 80 650 75456 7.04061 59.8897 209.375 276.346 276.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 900 0.000256 4096 270 3150 54144 11.4549 13.9133 463.191 417.54 906.171 906.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 2000 3.2e-05 4096 330 1650 578560 156.672 121.074 2741.63 3602.68 6622.28 6622.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 0.000512 512 210 500 32768 1.14032 0.806976 5.64198 25.7365 33.4245 33.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.000512 2048 180 850 30464 3.45933 28.4201 104.485 136.408 136.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 820 6.4e-05 1024 70 1050 278528 24.241 13.4943 210.222 419.002 667.119 667.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1290 0.000512 512 100 250 36608 0.830496 2.64016 42.6237 46.1359 46.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1030 0.000256 2048 230 1300 61440 9.34912 7.03341 103.804 209.679 329.979 330.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 0.001024 512 330 650 15872 0.36864 0.356992 3.03552 16.6687 20.5009 20.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 0.001024 1024 450 550 16896 0.688416 5.11888 26.1747 32.0248 32.0838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1540 0.000256 2048 80 650 75520 7.04954 52.7256 209.664 269.482 269.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 900 0.000256 4096 270 3150 54272 11.4856 13.9452 414.456 419.189 859.15 859.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 2000 3.2e-05 4096 330 1650 579456 156.953 121.146 5718.42 3596.56 9593.3 9593.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 0.000512 512 210 500 33696 1.16122 0.82928 12.0214 26.2804 40.3911 40.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.000512 2048 180 850 30816 3.48979 59.6746 104.941 168.149 168.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 820 6.4e-05 1024 70 1050 279936 24.2891 13.5245 445.049 419.207 902.225 902.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1290 0.000512 512 100 250 36864 0.830592 5.38467 44.2028 50.4609 50.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1030 0.000256 2048 230 1300 62208 9.35434 7.05472 219.415 209.791 445.716 445.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 0.001024 512 330 650 16704 0.370208 0.361408 6.9216 18.1105 25.8346 25.9093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 0.001024 1024 450 550 17136 0.692384 10.8889 26.2554 37.8793 37.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1540 0.000256 2048 80 650 75672 7.05539 111.718 209.591 328.406 328.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 900 0.000256 4096 270 3150 54720 11.5482 13.9723 879.666 437.974 1343.24 1343.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 2000 3.2e-05 4096 330 1650 578880 156.513 121.067 4052.83 3613.23 7943.85 7944.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 0.000512 512 210 500 33408 1.15661 0.827392 8.58422 26.1171 36.7864 36.8812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.000512 2048 180 850 30672 3.47955 42.666 104.673 150.861 150.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 820 6.4e-05 1024 70 1050 278784 24.1744 13.4963 315.546 417.5 770.877 771.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1290 0.000512 512 100 250 36720 0.831552 3.7873 42.5717 47.2342 47.2921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1030 0.000256 2048 230 1300 61632 9.30669 7.01994 155.178 209.058 380.661 380.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 0.001024 512 330 650 16416 0.368288 0.362208 4.79478 17.8779 23.4761 23.5496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 0.001024 1024 450 550 16992 0.692832 7.8024 26.1386 34.6772 34.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1540 0.000256 2048 80 650 75600 7.0823 79.3832 209.439 295.948 296.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 900 0.000256 4096 270 3150 54432 11.477 13.948 623.036 417.954 1066.49 1066.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 2000 3.2e-05 4096 330 1650 578880 157.164 121.261 3339.44 3597.8 7215.9 7216.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 0.000512 512 210 500 32832 1.1441 0.81024 7.16371 25.7739 34.9932 35.0878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.000512 2048 180 850 30672 3.49206 34.9151 104.845 143.296 143.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 820 6.4e-05 1024 70 1050 276480 24.4328 13.6672 258.852 417.41 714.523 714.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1290 0.000512 512 100 250 36720 0.831232 3.19581 42.6107 46.6808 46.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1030 0.000256 2048 230 1300 61344 9.34877 7.03523 127.479 209.205 353.169 353.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 0.001024 512 330 650 15984 0.368416 0.359904 4.14317 17.7484 22.6915 22.7695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 0.001024 1024 450 550 16848 0.687648 6.33373 26.0347 33.098 33.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1540 0.000256 2048 80 650 75384 7.04093 65.2653 209.827 282.176 282.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 900 0.000256 4096 270 3150 54432 11.5251 13.9607 511.748 418.256 955.565 955.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 2000 3.2e-05 4096 330 1650 578304 156.667 121.073 3154.62 3602.72 7035.29 7035.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 0.000512 512 210 500 32256 1.15037 0.813408 6.79952 25.8518 34.7167 34.8058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.000512 2048 180 850 30528 3.48125 33.3538 104.774 141.649 141.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 820 6.4e-05 1024 70 1050 276480 23.9973 13.3733 246.477 414.908 698.909 699.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1290 0.000512 512 100 250 36576 0.832544 3.09043 42.419 46.3852 46.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1030 0.000256 2048 230 1300 61056 9.24467 6.96477 121.705 208.098 346.111 346.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 0.001024 512 330 650 16128 0.368672 0.360384 3.75235 18.7751 23.3281 23.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 0.001024 1024 450 550 16704 0.685472 6.20173 25.9708 32.9008 32.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1540 0.000256 2048 80 650 75456 7.05373 62.7036 209.643 279.442 279.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 900 0.000256 4096 270 3150 54144 11.4644 13.9405 483.496 419.13 928.102 928.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 2000 3.2e-05 4096 330 1650 577440 157.273 121.192 2886.47 3594.63 6759.8 6760.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1370 0.000512 512 210 500 31680 1.14394 0.800768 6.07862 25.4842 33.6067 33.6993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.000512 2048 180 850 30240 3.4511 30.208 104.079 137.78 137.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 820 6.4e-05 1024 70 1050 276480 24.4339 13.5146 226.499 417.605 682.21 682.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1290 0.000512 512 100 250 36360 0.826272 2.85549 43.6308 47.3567 47.4132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1030 0.000256 2048 230 1300 61920 9.36662 7.07789 113.231 209.59 339.367 339.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 0.001024 512 330 650 15840 0.36832 0.356352 3.63002 17.705 22.1292 22.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 0.001024 1024 450 550 16560 0.68464 5.68768 25.8436 32.2583 32.3102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1540 0.000256 2048 80 650 75240 7.03347 57.0535 209.009 273.139 273.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 900 0.000256 4096 270 3150 54000 11.544 13.9839 441.367 419.86 886.825 886.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 2000 3.2e-05 4096 330 1650 579200 156.685 121.065 5522.78 3597.89 9398.65 9398.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 0.000512 512 210 500 33600 1.15098 0.827872 11.686 26.1811 39.9459 40.0411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.000512 2048 180 850 30800 3.49184 57.7445 104.927 166.21 166.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 820 6.4e-05 1024 70 1050 279040 24.3135 13.5159 435.691 419.438 893.122 893.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1290 0.000512 512 100 250 36880 0.833664 5.19168 43.1613 49.229 49.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1030 0.000256 2048 230 1300 62080 9.27987 7.01178 212.909 209.052 438.359 438.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 0.001024 512 330 650 16640 0.36864 0.36208 6.67482 18.0248 25.5047 25.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 0.001024 1024 450 550 17120 0.693792 10.5642 26.2467 37.546 37.6033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1540 0.000256 2048 80 650 75680 7.05136 108.602 209.636 325.337 325.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 900 0.000256 4096 270 3150 54560 11.5 13.9551 850.221 418.844 1294.6 1294.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 2000 3.2e-05 4096 330 1650 579200 156.151 120.956 3791.06 3611.83 7680.21 7680.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 0.000512 512 210 500 33280 1.14688 0.820288 8.04739 26.0156 36.1288 36.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.000512 2048 180 850 30720 3.49005 39.529 104.921 147.983 148.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 820 6.4e-05 1024 70 1050 279040 24.2789 13.496 297.807 419.503 755.239 755.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1290 0.000512 512 100 250 36800 0.835008 3.52918 44.1446 48.5514 48.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1030 0.000256 2048 230 1300 61440 9.24851 6.98579 145.013 208.394 369.742 369.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 0.001024 512 330 650 16320 0.367616 0.3608 4.52618 17.8893 23.2175 23.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 0.001024 1024 450 550 16960 0.690176 7.36525 26.132 34.2299 34.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1540 0.000256 2048 80 650 75520 7.07379 74.7773 209.416 291.312 291.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 900 0.000256 4096 270 3150 54400 11.4647 13.9254 581.708 418.345 1025.52 1025.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 2000 3.2e-05 4096 330 1650 577920 156.555 121.099 3229.29 3599.81 7106.96 7107.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 0.000512 512 210 500 32640 1.15437 0.820864 6.65194 26.0754 34.8015 34.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.000512 2048 180 850 30480 3.46931 33.2511 104.503 141.265 141.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 820 6.4e-05 1024 70 1050 276480 24.375 13.5738 250.069 417.941 706.117 706.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1290 0.000512 512 100 250 36720 0.834912 3.15059 42.6567 46.6847 46.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1030 0.000256 2048 230 1300 61440 9.33984 7.06355 122.948 209.488 348.938 349.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 0.001024 512 330 650 16320 0.371872 0.362496 3.7929 16.8351 21.4338 21.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 0.001024 1024 450 550 16800 0.687712 6.29475 26.0335 33.0584 33.1126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1540 0.000256 2048 80 650 75360 7.03731 63.1821 209.23 279.492 279.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 900 0.000256 4096 270 3150 54240 11.5033 13.951 496.931 418.822 941.28 941.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 2000 3.2e-05 4096 330 1650 578560 156.883 121.121 2957.31 3618.84 6854.38 6854.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 0.000512 512 210 500 33280 1.15328 0.825184 6.64618 26.1358 34.8602 34.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.000512 2048 180 850 30400 3.46333 30.7999 104.515 138.822 138.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 820 6.4e-05 1024 70 1050 271360 24.2546 13.3286 226.753 412.885 677.387 677.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1290 0.000512 512 100 250 36480 0.825344 2.92144 43.186 46.9753 47.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1030 0.000256 2048 230 1300 60160 9.22579 6.94214 112.517 207.155 335.94 336.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 0.001024 512 330 650 16000 0.372032 0.362848 3.61267 17.7483 22.1654 22.2387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 0.001024 1024 450 550 16640 0.683712 5.86176 25.9257 32.514 32.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1540 0.000256 2048 80 650 75200 7.02755 58.1962 209.036 274.304 274.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 900 0.000256 4096 270 3150 53760 11.4668 13.9077 451.61 417.584 894.644 894.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 2000 3.2e-05 4096 330 1650 577600 157.083 121.305 2850.03 3613.84 6742.47 6742.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1370 0.000512 512 210 500 32000 1.16294 0.825472 6.1431 26.1846 34.4145 34.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.000512 2048 180 850 30400 3.47213 29.501 104.741 137.757 137.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 820 6.4e-05 1024 70 1050 268800 24.4996 13.3878 215.971 412.996 667.016 667.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1290 0.000512 512 100 250 36400 0.827456 2.71974 43.3025 46.8911 46.9492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1030 0.000256 2048 230 1300 60800 9.22246 6.95706 110.713 207.375 334.372 334.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 0.001024 512 330 650 15200 0.359072 0.352096 3.52403 17.3035 21.609 21.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 0.001024 1024 450 550 16800 0.692768 5.45843 26.2512 32.4451 32.5002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1540 0.000256 2048 80 650 75200 7.13066 55.9627 209.254 272.39 272.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 900 0.000256 4096 270 3150 53600 11.4917 13.9556 435.022 418.882 879.426 879.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 2000 3.2e-05 4096 330 1680 579968 156.646 120.844 7699.64 3596.44 11573.8 11574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 0.000512 512 210 480 34048 1.14755 0.831488 8.84099 26.2809 37.1991 37.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 880 0.000512 2048 180 840 30944 3.48774 82.0221 104.931 190.484 190.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 820 6.4e-05 1024 70 1020 278016 24.3499 13.4963 344.238 419.328 801.571 801.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1290 0.000512 512 100 300 36512 0.829888 7.9393 43.8153 52.6264 52.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1030 0.000256 2048 230 1260 61824 9.33693 7.04112 169.136 209.794 395.41 395.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 0.001024 512 330 660 16640 0.36864 0.362624 5.35843 19.3217 25.4839 25.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 0.001024 1024 450 540 17248 0.695584 8.27203 26.2984 35.3103 35.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1540 0.000256 2048 80 660 75744 7.05757 88.4137 209.796 305.311 305.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 900 0.000256 4096 270 3180 54272 11.4952 13.9426 689.155 430.525 1145.19 1145.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 2000 3.2e-05 4096 330 1680 579840 157.153 120.879 8075.45 3594.88 11948.6 11948.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 0.000512 512 210 480 34048 1.15222 0.831488 5.89363 26.282 34.2596 34.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 880 0.000512 2048 180 840 30912 3.48771 81.1008 104.868 189.498 189.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 820 6.4e-05 1024 70 1020 277504 24.3852 13.494 224.14 419.096 681.273 681.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1290 0.000512 512 100 300 36480 0.83168 7.90323 42.4872 51.2637 51.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1030 0.000256 2048 230 1260 61440 9.31034 7.01382 110.381 209.055 335.861 335.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 0.001024 512 330 660 16640 0.37152 0.364544 3.59421 18.0676 22.4697 22.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 0.001024 1024 450 540 17216 0.692992 5.48371 26.284 32.5027 32.5597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1540 0.000256 2048 80 660 75712 7.0601 58.1099 209.652 274.864 274.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 900 0.000256 4096 270 3180 54144 11.4811 13.9346 448.562 418.715 892.765 892.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 2000 3.2e-05 4096 330 1680 579840 156.831 120.863 8056.53 3610.02 11944.5 11944.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1370 0.000512 512 210 480 33792 1.15664 0.828768 4.9743 26.2162 33.2792 33.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 880 0.000512 2048 180 840 30816 3.47754 81.304 104.67 189.498 189.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 820 6.4e-05 1024 70 1020 276480 24.3882 13.4951 183.633 418.377 640.055 640.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1290 0.000512 512 100 300 36384 0.831104 7.88154 43.425 52.1801 52.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1030 0.000256 2048 230 1260 61440 9.3143 7.03229 90.1964 209.443 316.09 316.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 0.001024 512 330 660 16512 0.371744 0.363296 2.97174 18.0459 21.8244 21.9081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 0.001024 1024 450 540 17184 0.694272 4.50627 26.2778 31.5204 31.5786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1540 0.000256 2048 80 660 75648 7.06621 47.1982 209.529 263.837 263.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 900 0.000256 4096 270 3180 54144 11.4715 13.9366 361.744 418.798 806.025 806.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 2000 3.2e-05 4096 330 1680 579584 157.298 120.908 8473.54 3593.23 12345.2 12345.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1370 0.000512 512 210 480 33792 1.15539 0.832736 4.33328 26.3207 32.7398 32.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 880 0.000512 2048 180 840 30848 3.49293 81.298 104.834 189.667 189.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 820 6.4e-05 1024 70 1020 276480 24.3714 13.4886 158.18 417.812 614.006 614.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1290 0.000512 512 100 300 36352 0.830112 7.8889 43.3819 52.1445 52.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1030 0.000256 2048 230 1260 61440 9.35504 7.02259 246.758 209.173 472.407 472.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 0.001024 512 330 660 16384 0.368384 0.362368 2.55264 18.633 21.993 22.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1880 0.001024 1024 450 540 17152 0.698272 3.9336 26.2758 30.9507 31.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1540 0.000256 2048 80 660 75648 7.09203 40.9364 209.598 257.667 257.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 900 0.000256 4096 270 3180 54016 11.477 13.9254 408.658 418.189 852.323 852.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 2000 3.2e-05 4096 330 1680 580000 156.987 121.147 10453.8 3606.61 14338.7 14338.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 0.000512 512 210 480 33920 1.15376 0.831808 12.0986 26.2451 40.4299 40.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 880 0.000512 2048 180 840 30920 3.47984 109.402 104.814 217.741 217.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 820 6.4e-05 1024 70 1020 277760 24.4597 13.5336 478.731 419.041 935.929 936.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1290 0.000512 512 100 300 36520 0.834176 6.62746 43.5549 51.0604 51.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1030 0.000256 2048 230 1260 61760 9.37568 7.0759 230.983 209.662 457.198 457.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 0.001024 512 330 660 16560 0.371296 0.363296 7.31818 18.0902 26.2152 26.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 0.001024 1024 450 540 17240 0.697184 11.6899 26.2803 38.7099 38.7666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1540 0.000256 2048 80 660 75720 7.08538 122.474 209.598 339.201 339.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 900 0.000256 4096 270 3180 54240 11.5507 13.9778 939.757 419.165 1384.53 1384.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 2000 3.2e-05 4096 330 1680 579520 156.662 121.012 9970.39 3615.16 13863.4 13863.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 0.000512 512 210 480 33600 1.15267 0.825632 7.81818 26.1905 36.088 36.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 880 0.000512 2048 180 840 30880 3.47421 109.063 104.903 217.484 217.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 820 6.4e-05 1024 70 1020 277760 24.3838 13.8888 295.083 419.439 752.957 753.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1290 0.000512 512 100 300 36480 0.833216 4.28806 42.5193 47.6851 47.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1030 0.000256 2048 230 1260 61440 9.2959 7.02051 143.682 209.096 369.195 369.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 0.001024 512 330 660 16480 0.368672 0.36352 4.79162 16.9689 22.5658 22.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 0.001024 1024 450 540 17200 0.69648 7.23475 26.3025 34.2767 34.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1540 0.000256 2048 80 660 75680 7.06534 76.2835 209.779 293.171 293.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 900 0.000256 4096 270 3180 54080 11.4893 13.9447 585.048 432.197 1042.76 1042.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 2000 3.2e-05 4096 330 1680 579360 156.946 121.108 9824.4 3611.34 13714 13714.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 0.000512 512 210 480 33600 1.15482 0.831488 6.48074 26.2946 34.8636 34.9594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 880 0.000512 2048 180 840 30840 3.4857 109.024 104.806 217.36 217.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 820 6.4e-05 1024 70 1020 276480 24.4078 13.5081 241.151 417.376 696.605 696.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1290 0.000512 512 100 300 36360 0.82736 11.0242 42.2531 54.1496 54.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1030 0.000256 2048 230 1260 61440 9.34861 7.02874 117.876 209.001 343.355 343.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 0.001024 512 330 660 16320 0.369088 0.360832 3.73379 17.9334 22.4684 22.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 0.001024 1024 450 540 17160 0.699104 5.81632 26.2763 32.8351 32.8929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1540 0.000256 2048 80 660 75600 7.05741 62.0211 209.464 278.585 278.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 900 0.000256 4096 270 3180 54000 11.5444 13.9717 478.537 419.116 923.244 923.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 2000 3.2e-05 4096 330 1680 579200 156.317 120.918 11085 3613.59 14976 14976.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 0.000512 512 210 480 33280 1.15139 0.8192 5.49165 25.9932 33.5524 33.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 880 0.000512 2048 180 840 30720 3.47197 113.442 104.657 221.614 221.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 820 6.4e-05 1024 70 1020 276480 24.4746 13.5414 205.097 419.06 662.336 662.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1290 0.000512 512 100 300 36320 0.830656 11.0146 41.3863 53.2744 53.3402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1030 0.000256 2048 230 1260 60800 9.27917 7.01296 98.8461 208.205 323.45 323.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 0.001024 512 330 660 16320 0.36704 0.360992 3.36243 16.8262 20.9889 21.0748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 0.001024 1024 450 540 17120 0.69408 5.18477 26.2724 32.1924 32.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1540 0.000256 2048 80 660 75520 7.0615 52.7626 209.328 269.195 269.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 900 0.000256 4096 270 3180 53760 11.4605 13.926 404.608 417.958 848.027 848.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 2000 3.2e-05 4096 330 1680 579840 156.315 120.964 5692.04 3610.17 9579.71 9579.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 0.000512 512 210 480 33984 1.15306 0.831488 11.1515 26.3317 39.5703 39.6647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.000512 2048 180 840 30912 3.48496 58.3823 104.88 166.792 166.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 820 6.4e-05 1024 70 1020 277248 24.3811 13.5091 437.748 418.617 894.421 894.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1290 0.000512 512 100 300 36480 0.833536 6.13712 43.5863 50.5974 50.6572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1030 0.000256 2048 230 1260 61632 9.32861 7.13158 211.671 209.466 437.698 437.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 0.001024 512 330 660 16512 0.369664 0.362336 6.78419 18.0185 25.604 25.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 0.001024 1024 450 540 17232 0.692896 10.6601 26.2985 37.6956 37.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1540 0.000256 2048 80 660 75696 7.06826 112.181 209.686 328.98 329.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 900 0.000256 4096 270 3180 54240 11.5155 13.9551 859.69 419.393 1304.63 1304.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 2000 3.2e-05 4096 330 1680 579840 156.143 120.878 3591.12 3593.76 7462.12 7462.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 0.000512 512 210 480 33792 1.1512 0.830624 7.45632 26.2188 35.7571 35.8501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.000512 2048 180 840 30816 3.47389 37.2429 104.694 145.454 145.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 820 6.4e-05 1024 70 1020 276480 24.3855 13.498 273.69 418.533 730.266 730.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1290 0.000512 512 100 300 36384 0.83104 3.98547 43.1555 48.0151 48.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1030 0.000256 2048 230 1260 61440 9.31597 7.14336 131.877 209.482 357.92 358.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 0.001024 512 330 660 16512 0.36864 0.362496 4.41981 17.9078 23.1287 23.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 0.001024 1024 450 540 17184 0.689472 6.6601 26.282 33.6748 33.7295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1540 0.000256 2048 80 660 75648 7.09667 70.0441 209.568 286.752 286.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 900 0.000256 4096 270 3180 54144 11.4766 13.9397 541.181 418.802 985.474 985.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 2000 3.2e-05 4096 330 1680 579456 156.637 120.943 8567.06 3593.03 12437.9 12438.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 0.000512 512 210 480 33408 1.15718 0.823296 6.09523 26.1217 34.2952 34.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.000512 2048 180 840 30816 3.48746 30.7325 104.819 139.083 139.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 820 6.4e-05 1024 70 1020 276480 24.3567 13.5495 225.596 417.589 681.246 681.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1290 0.000512 512 100 300 36288 0.831776 3.31107 42.2246 46.4107 46.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1030 0.000256 2048 230 1260 61056 9.33606 7.03405 109.27 209.091 334.833 334.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 0.001024 512 330 660 16416 0.369952 0.36224 3.66339 18.0118 22.4771 22.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 0.001024 1024 450 540 17136 0.698816 5.47459 26.2813 32.496 32.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1540 0.000256 2048 80 660 75600 7.08733 57.9234 209.563 274.616 274.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 900 0.000256 4096 270 3180 53856 11.48 13.9378 445.422 418.033 888.945 889.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 2000 3.2e-05 4096 330 1680 579072 156.663 120.94 8482.54 3615.09 12375.5 12375.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 0.000512 512 210 480 33024 1.15331 0.82176 5.38707 26.0485 33.5099 33.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 880 0.000512 2048 180 840 30720 3.47107 101.366 104.838 209.72 209.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 820 6.4e-05 1024 70 1020 273408 24.444 13.4477 200.413 416.967 655.428 655.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1290 0.000512 512 100 300 36288 0.830688 2.90336 42.2377 46.0137 46.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1030 0.000256 2048 230 1260 60672 9.31354 7.00301 98.1039 208.879 323.406 323.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 0.001024 512 330 660 16128 0.3688 0.362048 3.31267 17.9167 22.0298 22.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 0.001024 1024 450 540 17088 0.695392 4.9312 26.3012 31.9719 32.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1540 0.000256 2048 80 660 75456 7.04378 52.3331 209.48 268.899 268.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 900 0.000256 4096 270 3180 53760 11.4729 13.9099 402.238 422.414 850.111 850.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 2000 3.2e-05 4096 330 1680 578880 156.578 120.952 8394.02 3591.6 12263.4 12263.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 0.000512 512 210 480 32640 1.15949 0.820736 4.52522 26.0529 32.6589 32.7537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 880 0.000512 2048 180 840 30720 3.48365 98.1338 104.805 206.464 206.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 820 6.4e-05 1024 70 1020 276480 24.3662 13.4963 176.853 417.532 632.412 632.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1290 0.000512 512 100 300 36240 0.830976 9.75254 43.3076 53.9345 54.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1030 0.000256 2048 230 1260 61440 9.33395 7.06355 86.468 209.312 312.278 312.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 0.001024 512 330 660 16320 0.371008 0.361312 2.72477 18.0067 21.5352 21.6187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 0.001024 1024 450 540 17040 0.695264 4.43299 26.2861 31.4563 31.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1540 0.000256 2048 80 660 75360 7.08186 45.1684 209.143 261.438 261.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 900 0.000256 4096 270 3180 53760 11.4833 13.9468 345.736 418.643 789.882 789.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 2000 3.2e-05 4096 330 1680 579712 156.808 121.115 5447.6 3592.62 9318.38 9318.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 0.000512 512 210 480 34048 1.15539 0.831488 11.0186 26.318 39.4227 39.5182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.000512 2048 180 840 30912 3.49389 55.9329 104.81 164.28 164.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 820 6.4e-05 1024 70 1020 277760 24.4393 13.525 416.707 418.266 873.104 873.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1290 0.000512 512 100 300 36512 0.83456 5.96582 43.4783 50.3236 50.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1030 0.000256 2048 230 1260 61600 9.36317 7.04922 202.43 209.32 428.266 428.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 0.001024 512 330 660 16464 0.370688 0.361792 6.56714 18.0012 25.3718 25.4462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 0.001024 1024 450 540 17248 0.694816 10.0721 26.306 37.1179 37.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1540 0.000256 2048 80 660 75712 7.06128 106.887 209.571 323.564 323.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 900 0.000256 4096 270 3180 54208 11.5446 13.9817 827.21 419.07 1271.88 1271.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 2000 3.2e-05 4096 330 1680 579264 156.659 121.07 3470.6 3611.61 7360.16 7360.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 0.000512 512 210 480 33600 1.14374 0.82368 7.13603 26.0534 35.2598 35.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.000512 2048 180 840 30800 3.48323 35.6864 104.651 143.866 143.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 820 6.4e-05 1024 70 1020 277760 24.3476 13.5076 263.9 418.411 720.329 720.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1290 0.000512 512 100 300 36400 0.830912 3.8351 43.1677 47.8758 47.9336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1030 0.000256 2048 230 1260 61376 9.33491 7.04061 129.006 209.449 354.937 355.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 0.001024 512 330 660 16352 0.367776 0.359072 4.27411 17.8267 22.9001 22.9767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 0.001024 1024 450 540 17136 0.692224 6.55261 26.2307 33.5184 33.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1540 0.000256 2048 80 660 75600 7.05146 68.0857 209.4 284.581 284.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 900 0.000256 4096 270 3180 53984 11.5118 13.9592 522.982 418.73 967.259 967.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 2000 3.2e-05 4096 330 1680 579264 156.767 121.079 2934.77 3592.43 6805.27 6805.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 0.000512 512 210 480 32928 1.17283 0.818784 5.97507 25.9486 34.014 34.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.000512 2048 180 840 30744 3.47578 30.1244 104.689 138.332 138.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 820 6.4e-05 1024 70 1020 276864 24.4897 13.5311 221.508 418.54 678.229 678.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1290 0.000512 512 100 300 36288 0.82944 3.25632 43.1378 47.2661 47.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1030 0.000256 2048 230 1260 61152 9.37658 7.06787 107.951 210.491 334.986 335.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 0.001024 512 330 660 16128 0.36864 0.359008 3.5847 17.8386 22.2253 22.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 0.001024 1024 450 540 17136 0.694432 5.47117 26.3153 32.5236 32.5835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1540 0.000256 2048 80 660 75600 7.06262 56.7014 209.629 273.435 273.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 900 0.000256 4096 270 3180 54096 11.5421 13.9736 438.651 419.186 883.426 883.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 2000 3.2e-05 4096 330 1680 578816 156.357 121.013 2585.38 3597.26 6460.24 6460.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 0.000512 512 210 480 33152 1.15856 0.827392 5.33757 26.129 33.5531 33.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.000512 2048 180 840 30688 3.47808 26.9014 104.676 135.098 135.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 820 6.4e-05 1024 70 1020 275968 24.4771 13.4963 194.289 418.57 650.987 651.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1290 0.000512 512 100 300 36288 0.832896 2.83853 42.1929 45.907 45.9653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1030 0.000256 2048 230 1260 60032 9.25987 6.95322 92.8353 207.392 316.541 316.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 0.001024 512 330 660 16128 0.37248 0.362496 3.23366 17.7506 21.7883 21.8644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 0.001024 1024 450 540 17024 0.690432 5.01926 26.2342 31.9873 32.0443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1540 0.000256 2048 80 660 75488 7.05994 50.0265 209.445 266.575 266.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 900 0.000256 4096 270 3180 53312 11.4422 13.908 380.552 417.856 823.835 823.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 2000 3.2e-05 4096 330 1680 577920 157.595 121.16 7814.51 3598.65 11692.1 11692.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 0.000512 512 210 480 32480 1.15507 0.816352 4.65338 25.8885 32.6152 32.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 880 0.000512 2048 180 840 30520 3.47126 90.9926 104.465 198.971 199.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 820 6.4e-05 1024 70 1020 273280 24.4318 13.4177 171.598 415.467 625.07 625.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1290 0.000512 512 100 300 36120 0.828352 2.65216 43.1153 46.6398 46.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1030 0.000256 2048 230 1260 60480 9.344 6.98637 84.4582 208.31 309.2 309.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 0.001024 512 330 660 15680 0.369632 0.360736 2.80931 17.8273 21.4379 21.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 0.001024 1024 450 540 16800 0.68832 4.02224 26.0317 30.7836 30.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1540 0.000256 2048 80 660 75320 7.06147 44.3892 209.32 260.813 260.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 900 0.000256 4096 270 3180 53760 11.5446 13.9719 342.943 419.537 788.07 788.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 2000 3.2e-05 4096 330 1680 579840 156.291 120.885 5190.47 3606.7 9074.57 9074.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 0.000512 512 210 480 34048 1.15005 0.832192 10.4464 26.2804 38.8071 38.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.000512 2048 180 840 30912 3.49443 53.2023 104.844 161.582 161.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 820 6.4e-05 1024 70 1020 277504 24.3859 13.4929 394.761 419.181 851.979 852.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1290 0.000512 512 100 300 36480 0.831488 5.78592 43.6776 50.3371 50.3934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1030 0.000256 2048 230 1260 61440 9.30672 7.01392 192.548 209.011 417.983 418.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 0.001024 512 330 660 16640 0.371264 0.362496 6.35594 19.116 26.2763 26.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 0.001024 1024 450 540 17216 0.69712 9.62118 26.2748 36.6378 36.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1540 0.000256 2048 80 660 75712 7.07174 101.517 209.615 318.245 318.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 900 0.000256 4096 270 3180 54144 11.477 13.9325 778.875 418.711 1223.07 1223.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 2000 3.2e-05 4096 330 1680 579584 156.569 120.891 3556.27 3593.69 7427.64 7427.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 0.000512 512 210 480 33792 1.1583 0.832096 7.1305 27.1491 36.3721 36.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.000512 2048 180 840 30848 3.48467 36.4496 104.846 144.822 144.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 820 6.4e-05 1024 70 1020 276480 24.3525 13.4861 264.671 417.835 720.501 720.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1290 0.000512 512 100 300 36352 0.834816 3.90989 42.0573 46.8437 46.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1030 0.000256 2048 230 1260 61440 9.31341 7.02406 131.421 209.2 357.06 357.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 0.001024 512 330 660 16384 0.366592 0.360416 4.17024 17.7997 22.7684 22.8427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 0.001024 1024 450 540 17152 0.694272 6.47373 26.2781 33.4879 33.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1540 0.000256 2048 80 660 75648 7.06925 68.3476 209.619 285.078 285.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 900 0.000256 4096 270 3180 54016 11.4731 13.9244 533.1 418.226 976.799 976.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 2000 3.2e-05 4096 330 1680 579072 156.463 120.925 2948.84 3596.66 6823.12 6823.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 0.000512 512 210 480 33024 1.14893 0.81952 5.88403 26.0469 33.9993 34.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.000512 2048 180 840 30720 3.47334 30.0501 104.744 138.309 138.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 820 6.4e-05 1024 70 1020 273408 24.4596 13.4512 218.279 417.552 673.899 674.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1290 0.000512 512 100 300 36288 0.82944 3.23174 40.9095 45.0127 45.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1030 0.000256 2048 230 1260 60672 9.30838 7.00416 108.308 208.819 333.54 333.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 0.001024 512 330 660 16128 0.368608 0.360576 3.57987 16.722 21.1035 21.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 0.001024 1024 450 540 17088 0.692224 5.39408 26.2955 32.4223 32.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1540 0.000256 2048 80 660 75456 7.04205 56.7873 209.422 273.296 273.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 900 0.000256 4096 270 3180 53760 11.4542 13.91 439.779 417.485 882.702 882.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 2000 3.2e-05 4096 330 1680 579584 156.267 120.914 2746.76 3595.35 6619.53 6619.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 0.000512 512 210 480 32768 1.13898 0.810432 5.48227 25.7283 33.2594 33.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.000512 2048 180 840 30720 3.48998 28.1176 104.86 136.513 136.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 820 6.4e-05 1024 70 1020 274432 24.5777 13.4873 201.735 417.966 657.924 658.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1290 0.000512 512 100 300 36096 0.833024 3.12464 41.9737 45.9737 46.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1030 0.000256 2048 230 1260 61440 9.32826 7.03331 102.447 209.564 328.478 328.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 0.001024 512 330 660 15872 0.3672 0.359968 3.25875 17.7112 21.7692 21.8457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 0.001024 1024 450 540 16896 0.693792 4.95062 26.1115 31.7981 31.8546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1540 0.000256 2048 80 660 75520 7.08803 52.3064 209.652 269.09 269.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 900 0.000256 4096 270 3180 53760 11.4959 13.9408 406.23 418.977 850.72 850.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 2000 3.2e-05 4096 330 1680 578560 156.895 121.116 2495.16 3604.51 6377.9 6378.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 0.000512 512 210 480 33280 1.15107 0.823392 5.33085 26.1323 33.5391 33.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.000512 2048 180 840 30400 3.4544 25.6159 104.258 133.369 133.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 820 6.4e-05 1024 70 1020 271360 24.2586 13.3235 182.225 412.893 632.853 632.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1290 0.000512 512 100 300 36160 0.829504 2.91744 42.6767 46.4667 46.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1030 0.000256 2048 230 1260 60160 9.22019 6.94678 92.6872 207.154 316.112 316.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 0.001024 512 330 660 16000 0.372832 0.362304 3.08838 17.7516 21.6479 21.7217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 0.001024 1024 450 540 16960 0.695456 4.93363 26.3006 31.9704 32.0245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1540 0.000256 2048 80 660 75200 7.11885 48.4545 209.132 264.747 264.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 900 0.000256 4096 270 3180 53120 11.4645 13.9144 366.857 418.415 810.726 810.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 2000 3.2e-05 4096 330 1664 579200 156.806 120.977 7381.05 3615.49 11274.6 11274.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 0.000512 512 210 512 33664 1.15187 0.831072 9.2199 26.2775 37.582 37.6791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 880 0.000512 2048 180 832 31008 3.47946 73.5304 104.893 181.948 182.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 820 6.4e-05 1024 70 1024 278528 24.3174 14.4243 343.453 419.355 801.712 801.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1290 0.000512 512 100 256 36896 0.833952 6.8497 30.3669 38.0914 38.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1030 0.000256 2048 230 1280 61952 9.32627 7.0455 167.637 209.775 393.888 393.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 0.001024 512 330 704 16448 0.36896 0.363616 5.59971 18.2743 24.6819 24.7631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 0.001024 1024 450 576 17120 0.69712 8.61987 26.3232 35.6824 35.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1540 0.000256 2048 80 640 75808 7.21306 84.6184 209.758 301.632 301.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 900 0.000256 4096 270 3200 54336 11.5016 13.9506 679.793 419.494 1124.81 1124.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 2000 3.2e-05 4096 330 1664 579072 157.313 121.012 7718.34 3619.92 11616.8 11617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 0.000512 512 210 512 33536 1.15674 0.829216 6.0233 26.3036 34.4144 34.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 880 0.000512 2048 180 832 30976 3.4855 74.0532 104.902 182.485 182.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 820 6.4e-05 1024 70 1024 278528 24.3345 13.494 220.934 419.375 678.294 678.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1290 0.000512 512 100 256 36864 0.833536 6.79658 42.3712 50.0425 50.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1030 0.000256 2048 230 1280 61696 9.28566 7.01312 107.83 209.207 333.436 333.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 0.001024 512 330 704 16384 0.370688 0.362016 3.63539 18.0606 22.4997 22.5792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 0.001024 1024 450 576 17088 0.696 5.64352 26.3297 32.71 32.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1540 0.000256 2048 80 640 75776 7.07402 54.5444 209.938 271.599 271.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 900 0.000256 4096 270 3200 54144 11.4761 13.9349 436.367 418.974 880.823 880.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 2000 3.2e-05 4096 330 1664 579072 157.023 121.041 7688.37 3603.92 11570.6 11570.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1370 0.000512 512 210 512 33408 1.15766 0.828608 5.11053 26.2349 33.4296 33.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 880 0.000512 2048 180 832 30912 3.47955 73.4433 104.813 181.778 181.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 820 6.4e-05 1024 70 1024 278016 24.2947 13.4933 184.954 418.798 641.694 641.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1290 0.000512 512 100 256 36768 0.83072 6.80723 42.4047 50.0851 50.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1030 0.000256 2048 230 1280 61824 9.30378 7.02989 90.1819 209.628 316.242 316.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 0.001024 512 330 704 16320 0.371392 0.365952 3.10221 19.0993 23.0111 23.0935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 0.001024 1024 450 576 16992 0.693216 4.73293 26.2398 31.7079 31.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1540 0.000256 2048 80 640 75744 7.08506 45.4533 209.779 262.36 262.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 900 0.000256 4096 270 3200 54144 11.4749 13.9387 358.36 419.086 802.933 803.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 2000 3.2e-05 4096 330 1664 578560 157.733 121.038 8144.82 3603.33 12027.2 12027.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1370 0.000512 512 210 512 33280 1.16051 0.832 4.42602 26.3469 32.8655 32.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 880 0.000512 2048 180 832 30848 3.4753 73.1732 104.739 181.432 181.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 820 6.4e-05 1024 70 1024 276480 24.3564 13.6993 157.443 418.124 613.775 613.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1290 0.000512 512 100 256 36736 0.835168 6.80883 43.4183 51.1056 51.1528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1030 0.000256 2048 230 1280 61440 9.36451 7.02406 244.108 209.384 469.979 470.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 0.001024 512 330 704 16128 0.36864 0.364032 2.68445 19.8414 23.3385 23.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1880 0.001024 1024 450 576 17024 0.698016 4.11718 26.3308 31.1885 31.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1540 0.000256 2048 80 640 75648 7.07606 38.9325 209.629 255.685 255.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 900 0.000256 4096 270 3200 54016 11.4707 13.9292 402.681 418.614 846.77 846.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 2000 3.2e-05 4096 330 1664 579200 157.24 135.623 9721.56 3601.1 13615.7 13615.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 0.000512 512 210 512 33600 1.15667 0.82784 12.2913 26.2642 40.6377 40.7306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 880 0.000512 2048 180 832 31000 3.4857 100.271 104.898 208.696 208.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 820 6.4e-05 1024 70 1024 278400 24.4315 13.5229 465.373 419.338 922.821 922.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1290 0.000512 512 100 256 36880 0.832352 5.54342 43.5701 49.9885 50.0439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1030 0.000256 2048 230 1280 61920 9.36077 7.12221 224.037 209.815 450.436 450.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 0.001024 512 330 704 16400 0.36896 0.36288 7.44195 18.0807 26.3286 26.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 0.001024 1024 450 576 17080 0.69488 11.7216 26.284 38.7453 38.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1540 0.000256 2048 80 640 75800 7.06909 114.132 209.777 331.019 331.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 900 0.000256 4096 270 3200 54320 11.5404 13.9694 912.34 419.473 1357.39 1357.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 2000 3.2e-05 4096 330 1664 578880 156.712 121.092 9327.16 3617.33 13222.5 13222.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 0.000512 512 210 512 33280 1.15267 0.828704 7.86672 26.1751 36.1217 36.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 880 0.000512 2048 180 832 30960 3.48477 97.6861 104.873 206.086 206.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 820 6.4e-05 1024 70 1024 277760 24.3855 13.5171 284.607 419.287 741.957 742.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1290 0.000512 512 100 256 36800 0.829952 3.61997 43.5368 48.0293 48.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1030 0.000256 2048 230 1280 61440 9.3017 7.01181 135.639 209.019 361.073 361.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 0.001024 512 330 704 16320 0.370016 0.362816 4.64707 18.0066 23.4607 23.5353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 0.001024 1024 450 576 17040 0.6968 7.31667 26.284 34.3398 34.3983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1540 0.000256 2048 80 640 75760 7.11472 69.7885 209.725 286.673 286.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 900 0.000256 4096 270 3200 54080 11.4923 13.9428 553.349 418.732 997.591 997.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 2000 3.2e-05 4096 330 1664 578400 157.267 121.242 9162.74 3619.81 13061.3 13061.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 0.000512 512 210 512 33600 1.15923 0.831424 6.59626 26.3221 35.008 35.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 880 0.000512 2048 180 832 30840 3.4775 104.024 104.694 212.239 212.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 820 6.4e-05 1024 70 1024 276480 24.4372 13.5067 233.381 417.774 689.258 689.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1290 0.000512 512 100 256 36720 0.831392 9.7456 42.2746 52.8939 52.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1030 0.000256 2048 230 1280 61440 9.32541 7.04573 112.627 209.192 338.294 338.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 0.001024 512 330 704 16080 0.36864 0.362496 3.79274 17.9332 22.5284 22.6109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 0.001024 1024 450 576 16920 0.694464 5.92067 26.1744 32.8323 32.8888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1540 0.000256 2048 80 640 75720 7.09722 57.5341 209.808 274.483 274.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 900 0.000256 4096 270 3200 54240 11.5446 13.9681 460.503 419.515 905.603 905.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 2000 3.2e-05 4096 330 1664 578560 156.576 121.03 9116.9 3601.95 12996.7 12996.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 0.000512 512 210 512 32640 1.15507 0.821248 5.51526 26.0181 33.6106 33.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 880 0.000512 2048 180 832 30880 3.47789 99.529 104.884 207.937 207.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 820 6.4e-05 1024 70 1024 276480 24.482 13.5931 200.994 419.461 658.689 658.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1290 0.000512 512 100 256 36640 0.82992 9.68704 42.4346 52.9953 53.0555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1030 0.000256 2048 230 1280 60800 9.29782 6.98605 95.7262 208.401 320.515 320.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 0.001024 512 330 704 16000 0.370528 0.3616 3.47526 17.8847 22.1655 22.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 0.001024 1024 450 576 16960 0.697568 5.35594 26.2801 32.3763 32.4343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1540 0.000256 2048 80 640 75680 7.06339 49.6376 209.765 266.511 266.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 900 0.000256 4096 270 3200 53760 11.4682 13.9263 391.961 418.364 835.798 835.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 2000 3.2e-05 4096 330 1664 578400 157.714 121.45 10082.9 3623.77 13986 13986.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 0.000512 512 210 512 32800 1.15514 0.823104 5.15411 26.0483 33.2777 33.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 880 0.000512 2048 180 832 30800 3.47546 108.967 104.792 217.278 217.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 820 6.4e-05 1024 70 1024 275200 24.4439 13.5265 183.232 416.971 638.33 638.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1290 0.000512 512 100 256 36600 0.831488 9.66627 42.2066 52.747 52.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1030 0.000256 2048 230 1280 60800 9.34653 7.02288 88.3898 208.956 313.821 313.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 0.001024 512 330 704 16000 0.37248 0.362496 3.09962 18.9628 22.8687 22.9515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 0.001024 1024 450 576 16800 0.692224 4.87834 26.1203 31.7322 31.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1540 0.000256 2048 80 640 75600 7.09837 45.4083 209.671 262.222 262.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 900 0.000256 4096 270 3200 53600 11.4944 13.9414 359.126 417.754 802.386 802.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 2000 3.2e-05 4096 330 1664 579072 156.506 121.093 5459.85 3618.68 9356.35 9356.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 0.000512 512 210 512 33792 1.15619 0.833536 11.4804 26.3391 39.9103 40.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.000512 2048 180 832 31008 3.49328 56.1847 104.954 164.674 164.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 820 6.4e-05 1024 70 1024 278016 24.3303 13.6833 432.33 418.717 889.22 889.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1290 0.000512 512 100 256 36864 0.833536 5.13014 43.4872 49.4948 49.5514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1030 0.000256 2048 230 1280 61824 9.32074 7.05126 206.071 209.531 432.076 432.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 0.001024 512 330 704 16320 0.36864 0.364544 6.86099 19.0691 26.7338 26.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 0.001024 1024 450 576 17088 0.694368 10.965 26.3081 38.0105 38.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1540 0.000256 2048 80 640 75792 7.06355 105.318 209.797 322.221 322.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 900 0.000256 4096 270 3200 54336 11.5132 13.9571 838.471 419.4 1283.41 1283.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 2000 3.2e-05 4096 330 1664 579072 156.335 121.005 3421.65 3597.31 7296.52 7296.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 0.000512 512 210 512 33408 1.15475 0.827968 7.53331 26.2138 35.8294 35.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.000512 2048 180 832 30912 3.4793 35.3548 104.726 143.602 143.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 820 6.4e-05 1024 70 1024 278016 24.2737 13.9458 269.192 419.292 726.861 726.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1290 0.000512 512 100 256 36768 0.831488 3.37261 42.1077 46.3544 46.4118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1030 0.000256 2048 230 1280 61824 9.30448 7.07347 128.559 209.442 354.483 354.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 0.001024 512 330 704 16320 0.370688 0.362496 4.53686 17.8991 23.2392 23.3144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 0.001024 1024 450 576 16992 0.69168 6.83642 26.2223 33.793 33.8489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1540 0.000256 2048 80 640 75744 7.07184 65.7304 209.599 282.445 282.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 900 0.000256 4096 270 3200 54144 11.4708 13.9306 520.777 418.735 964.987 965.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 2000 3.2e-05 4096 330 1664 578304 156.944 121.127 8067.37 3601.34 11947 11947.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 0.000512 512 210 512 33408 1.15245 0.826016 6.25811 26.1386 34.4767 34.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.000512 2048 180 832 30816 3.47206 29.0243 104.675 137.214 137.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 820 6.4e-05 1024 70 1024 276480 24.3548 13.4902 220.494 417.817 676.314 676.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1290 0.000512 512 100 256 36720 0.829696 2.69206 43.3368 46.9018 46.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1030 0.000256 2048 230 1280 61632 9.3064 7.10838 107.092 209.22 332.83 332.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 0.001024 512 330 704 16128 0.37024 0.364192 3.75574 18.0119 22.5715 22.6473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 0.001024 1024 450 576 16992 0.694624 5.62381 26.3031 32.6643 32.7209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1540 0.000256 2048 80 640 75600 7.05472 54.526 209.499 271.127 271.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 900 0.000256 4096 270 3200 53856 11.4917 13.9407 431.686 418.329 875.521 875.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 2000 3.2e-05 4096 330 1664 578304 156.99 121.041 7968.97 3614.18 11861.4 11861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 0.000512 512 210 512 33024 1.15242 0.819936 5.44826 26.0473 33.5652 33.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 880 0.000512 2048 180 832 30720 3.46112 93.1952 104.568 201.267 201.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 820 6.4e-05 1024 70 1024 276480 24.2287 13.4902 194.269 416.94 649.083 649.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1290 0.000512 512 100 256 36672 0.83024 2.50998 42.0333 45.4152 45.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1030 0.000256 2048 230 1280 61440 9.29027 7.03155 94.7772 208.869 320.072 320.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 0.001024 512 330 704 16128 0.369184 0.361984 3.35136 18.8556 23.0099 23.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 0.001024 1024 450 576 16896 0.691776 4.97664 26.2426 31.9534 32.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1540 0.000256 2048 80 640 75648 7.05562 47.8351 209.798 264.733 264.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 900 0.000256 4096 270 3200 53760 11.459 13.9072 380.209 417.587 823.235 823.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 2000 3.2e-05 4096 330 1664 577920 156.792 121.113 7905.47 3603.23 11786.8 11787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 0.000512 512 210 512 32640 1.15526 0.821248 4.66099 26.0576 32.7915 32.8863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 880 0.000512 2048 180 832 30720 3.47683 92.893 104.612 201.026 201.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 820 6.4e-05 1024 70 1024 276480 24.3767 13.4984 172.807 417.706 628.542 628.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1290 0.000512 512 100 256 36480 0.828736 2.08896 43.2217 46.1802 46.2397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1030 0.000256 2048 230 1280 61440 9.34102 7.0575 83.6151 209.349 309.463 309.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 0.001024 512 330 704 15840 0.37232 0.362496 2.76822 18.0035 21.5769 21.6511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 0.001024 1024 450 576 16800 0.692224 4.5479 26.155 31.4389 31.4923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1540 0.000256 2048 80 640 75600 7.07994 42.6339 209.631 259.388 259.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 900 0.000256 4096 270 3200 53760 11.4765 13.9467 336.048 418.537 780.078 780.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 2000 3.2e-05 4096 330 1664 579040 157.022 121.225 5120 3599.87 8998.34 8998.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 0.000512 512 210 512 33824 1.1615 0.833248 11.146 26.3387 39.5829 39.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.000512 2048 180 832 30968 3.4775 52.5503 104.858 160.929 160.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 820 6.4e-05 1024 70 1024 277760 24.4259 13.5247 400.504 418.765 857.374 857.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1290 0.000512 512 100 256 36848 0.831488 4.93734 43.5796 49.39 49.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1030 0.000256 2048 230 1280 61824 9.34963 7.04362 193.803 209.517 419.812 419.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 0.001024 512 330 704 16352 0.368896 0.362656 6.64339 18.009 25.4545 25.5298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 0.001024 1024 450 576 17080 0.694816 10.2179 26.3045 37.2606 37.3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1540 0.000256 2048 80 640 75768 7.05946 98.5887 209.737 315.429 315.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 900 0.000256 4096 270 3200 54320 11.5405 13.9785 790.35 419.568 1235.51 1235.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 2000 3.2e-05 4096 330 1664 578816 156.737 121.123 3294.39 3614.37 7186.84 7187.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 0.000512 512 210 512 33152 1.14736 0.821248 7.13168 26.0521 35.2539 35.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.000512 2048 180 832 30912 3.47546 33.857 104.761 142.136 142.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 820 6.4e-05 1024 70 1024 277760 24.3637 13.5086 253.973 418.483 710.492 710.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1290 0.000512 512 100 256 36736 0.832736 3.26637 42.095 46.2366 46.2969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1030 0.000256 2048 230 1280 61824 9.34112 7.03709 123.825 209.466 349.777 349.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 0.001024 512 330 704 16128 0.368 0.360448 4.33923 17.8249 22.9655 23.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 0.001024 1024 450 576 17024 0.694272 6.61709 26.2838 33.6366 33.6978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1540 0.000256 2048 80 640 75712 7.05946 62.4886 209.539 279.132 279.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 900 0.000256 4096 270 3200 54208 11.5031 13.9517 500.315 418.782 944.626 944.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 2000 3.2e-05 4096 330 1664 578592 156.97 121.2 2778.6 3598.03 6655.02 6655.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 0.000512 512 210 512 32928 1.15542 0.81952 6.08598 25.9581 34.1168 34.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.000512 2048 180 832 30744 3.46397 28.2721 104.541 136.321 136.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 820 6.4e-05 1024 70 1024 276864 24.4845 13.5302 215.477 418.779 672.431 672.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1290 0.000512 512 100 256 36624 0.827392 2.68442 43.133 46.6845 46.7431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1030 0.000256 2048 230 1280 61824 9.36128 7.16099 104.682 209.793 331.096 331.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 0.001024 512 330 704 16128 0.368832 0.3584 3.65331 17.834 22.2833 22.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 0.001024 1024 450 576 16968 0.694272 5.59981 26.3038 32.6375 32.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1540 0.000256 2048 80 640 75600 7.0617 53.1928 209.556 269.854 269.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 900 0.000256 4096 270 3200 54096 11.547 13.9789 423.534 420.248 869.383 869.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 2000 3.2e-05 4096 330 1664 578816 156.334 121.012 2458.15 3600.16 6335.88 6336.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 0.000512 512 210 512 33152 1.15171 0.826944 5.45027 26.1575 33.6868 33.7835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.000512 2048 180 832 30688 3.46522 25.5498 104.552 133.612 133.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 820 6.4e-05 1024 70 1024 275968 24.466 13.4937 188.787 418.892 645.8 645.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1290 0.000512 512 100 256 36512 0.827904 2.41798 43.0942 46.383 46.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1030 0.000256 2048 230 1280 60928 9.22451 6.95322 90.0714 207.558 313.906 313.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 0.001024 512 330 704 16128 0.372032 0.363616 3.30547 17.7216 21.8323 21.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 0.001024 1024 450 576 16800 0.691808 4.67968 26.1519 31.5652 31.6228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1540 0.000256 2048 80 640 75488 7.07722 46.4549 209.43 263.005 263.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 900 0.000256 4096 270 3200 53760 11.445 13.91 369.331 417.354 812.113 812.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 2000 3.2e-05 4096 330 1664 577920 157.579 121.143 7444.88 3613.97 11337.8 11338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 0.000512 512 210 512 32480 1.1545 0.818688 4.75398 25.8706 32.6975 32.7913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.000512 2048 180 832 30520 3.45235 22.659 104.183 130.337 130.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 820 6.4e-05 1024 70 1024 273280 24.4226 13.4256 166.375 415.179 619.561 619.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1290 0.000512 512 100 256 36400 0.827648 2.18266 42.8337 45.884 45.9456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1030 0.000256 2048 230 1280 60480 9.33504 6.9935 81.8306 208.164 306.425 306.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 0.001024 512 330 704 15680 0.369888 0.360832 2.84941 18.759 22.4119 22.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 0.001024 1024 450 576 16800 0.692224 4.09299 26.2084 31.0353 31.0907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1540 0.000256 2048 80 640 75320 7.0529 41.1896 208.982 257.271 257.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 900 0.000256 4096 270 3200 53760 11.543 13.9652 328.071 419.174 772.832 772.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 2000 3.2e-05 4096 330 1664 579072 156.474 120.998 5098.33 3608.27 8984.29 8984.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 0.000512 512 210 512 33536 1.15386 0.827392 10.9166 26.3035 39.3011 39.3942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.000512 2048 180 832 30976 3.48333 52.3596 104.914 160.8 160.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 820 6.4e-05 1024 70 1024 278528 24.3239 13.5945 397.08 419.51 854.667 854.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1290 0.000512 512 100 256 36864 0.833536 4.93978 43.5812 49.3964 49.4534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1030 0.000256 2048 230 1280 61696 9.30026 7.01626 192.676 209.218 418.311 418.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 0.001024 512 330 704 16384 0.370336 0.362496 6.55005 18.0702 25.4233 25.4996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 0.001024 1024 450 576 17088 0.696608 10.1801 26.3363 37.2569 37.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1540 0.000256 2048 80 640 75776 7.05914 97.3452 209.799 314.249 314.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 900 0.000256 4096 270 3200 54144 11.479 13.9322 775.916 419.057 1220.46 1220.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 2000 3.2e-05 4096 330 1664 578560 156.934 121.043 3452.8 3617.62 7348.63 7348.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 0.000512 512 210 512 33280 1.15686 0.834976 7.23584 26.3247 35.6526 35.7512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.000512 2048 180 832 30848 3.47488 35.7667 104.641 143.929 143.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 820 6.4e-05 1024 70 1024 276480 24.3621 13.484 263.241 417.838 719.087 719.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1290 0.000512 512 100 256 36736 0.82944 3.296 42.0684 46.2382 46.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1030 0.000256 2048 230 1280 61440 9.32771 7.0201 129.165 209.191 354.808 354.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 0.001024 512 330 704 16128 0.367136 0.360832 4.34675 17.7871 22.9321 23.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 0.001024 1024 450 576 17024 0.694272 6.76461 26.307 33.8081 33.8688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1540 0.000256 2048 80 640 75648 7.07443 64.7875 209.487 281.394 281.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 900 0.000256 4096 270 3200 54016 11.4811 13.9188 522.965 418.222 966.664 966.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 2000 3.2e-05 4096 330 1664 578304 156.714 121.058 2860.44 3616.93 6755.36 6755.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 0.000512 512 210 512 33024 1.15299 0.8192 6.15088 26.0461 34.2705 34.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.000512 2048 180 832 30720 3.46317 29.454 104.562 137.522 137.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 820 6.4e-05 1024 70 1024 276480 24.2223 13.4415 218.397 416.89 673.106 673.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1290 0.000512 512 100 256 36672 0.82944 2.85104 41.9777 45.7 45.7605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1030 0.000256 2048 230 1280 61440 9.28963 7.01878 107.878 208.849 333.138 333.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 0.001024 512 330 704 16128 0.367456 0.361888 3.71027 17.7684 22.2788 22.3544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 0.001024 1024 450 576 16896 0.690208 5.5992 26.2407 32.5718 32.6271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1540 0.000256 2048 80 640 75648 7.06502 53.6617 209.774 270.545 270.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 900 0.000256 4096 270 3200 53760 11.4627 13.9182 431.001 417.537 873.993 874.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 2000 3.2e-05 4096 330 1664 578560 156.699 121.078 2651.33 3600.28 6529.6 6529.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 0.000512 512 210 512 31744 1.15088 0.807424 5.41757 25.7215 33.1975 33.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.000512 2048 180 832 30720 3.47146 26.897 104.64 135.052 135.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 820 6.4e-05 1024 70 1024 274432 24.5694 13.4867 199.493 417.895 655.606 655.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1290 0.000512 512 100 256 36608 0.830464 2.65626 43.2005 46.7295 46.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1030 0.000256 2048 230 1280 61440 9.3392 7.03219 99.6326 209.531 325.635 325.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 0.001024 512 330 704 15872 0.368992 0.357056 3.36048 18.7988 22.9587 23.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 0.001024 1024 450 576 16896 0.693056 5.1241 26.3031 32.1657 32.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1540 0.000256 2048 80 640 75520 7.05142 49.7938 209.426 266.316 266.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 900 0.000256 4096 270 3200 53760 11.4871 13.9409 397.151 418.905 841.559 841.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 2000 3.2e-05 4096 330 1664 578560 156.935 121.118 2435.92 3601.45 6315.65 6315.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 0.000512 512 210 512 32000 1.15965 0.823872 5.21283 26.1093 33.4054 33.4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.000512 2048 180 832 30720 3.48528 25.4587 104.827 133.813 133.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 820 6.4e-05 1024 70 1024 271360 24.2505 13.3242 181.709 412.554 631.992 632.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1290 0.000512 512 100 256 36480 0.831488 2.38797 41.6502 44.9115 44.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1030 0.000256 2048 230 1280 60160 9.23165 6.94464 90.8189 207.819 314.915 315.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 0.001024 512 330 704 16000 0.372704 0.362496 3.22374 16.7153 20.7432 20.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 0.001024 1024 450 576 16640 0.688928 4.60557 26.0468 31.3826 31.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1540 0.000256 2048 80 640 75520 7.06682 45.6094 209.621 262.339 262.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 900 0.000256 4096 270 3200 53120 11.461 13.911 363.387 417.237 806.07 806.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 2000 3.2e-05 4096 330 1664 577536 156.786 120.96 2313.36 3610.68 6202.01 6202.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1370 0.000512 512 210 512 32256 1.16531 0.8264 4.80723 26.145 33.0418 33.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.000512 2048 180 832 30336 3.44266 24.1142 103.933 131.531 131.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 820 6.4e-05 1024 70 1024 270336 24.3543 13.3307 171.188 412.513 621.544 621.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1290 0.000512 512 100 256 36480 0.82944 2.34227 42.656 45.8704 45.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1030 0.000256 2048 230 1280 59904 9.24403 6.95229 86.1809 207.093 309.57 309.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 0.001024 512 330 704 15360 0.36192 0.34976 2.95197 17.2603 20.9933 21.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 0.001024 1024 450 576 16512 0.684768 4.45296 25.9566 31.1363 31.1937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1540 0.000256 2048 80 640 75264 7.0424 42.7039 209.174 258.96 259.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 900 0.000256 4096 270 3200 53760 11.4746 13.9411 347.221 418.143 790.854 790.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 2000 3.2e-05 4096 330 1664 579264 157.412 121.095 9148.16 3616.59 13043.5 13043.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1370 0.000512 512 210 512 31936 1.17062 0.831648 10.7013 26.3408 39.1444 39.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 880 0.000512 2048 180 896 30432 3.48858 82.5159 104.889 190.937 190.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 820 6.4e-05 1024 70 1024 272128 24.8849 13.5111 373.57 419.016 831.146 831.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1290 0.000512 512 100 256 36912 0.851424 6.89734 30.038 37.8296 37.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1030 0.000256 2048 230 1280 61248 9.38787 7.0881 279.641 209.614 505.833 505.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1510 0.001024 512 330 768 16288 0.371296 0.386528 6.04112 19.4974 26.3685 26.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1880 0.001024 1024 450 640 16864 0.694272 14.4179 26.3021 41.456 41.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1540 0.000256 2048 80 640 75824 7.11347 84.0167 209.635 300.809 300.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 900 0.000256 4096 270 3200 54368 11.5704 13.9481 1180.52 419.061 1625.17 1625.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 2000 3.2e-05 4096 330 1664 579200 156.687 120.973 7956.58 3610.69 11845.1 11845.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1370 0.000512 512 210 512 31744 1.16979 0.831936 10.3643 26.2537 38.7186 38.8107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 880 0.000512 2048 180 896 30400 3.48816 87.8064 104.805 196.145 196.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 820 6.4e-05 1024 70 1024 271872 24.8434 13.4941 391.86 419.022 849.385 849.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1290 0.000512 512 100 256 36896 0.833536 7.14275 42.4929 50.5143 50.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1030 0.000256 2048 230 1280 61184 9.33219 7.14426 188.977 209.574 415.129 415.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 0.001024 512 330 768 16256 0.369568 0.36352 6.52317 19.1116 26.44 26.5218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 0.001024 1024 450 640 16832 0.696352 10.6803 26.2666 37.686 37.7426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1540 0.000256 2048 80 640 75808 7.0656 94.8577 209.555 311.522 311.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 900 0.000256 4096 270 3200 54336 11.4936 13.9469 755.443 419.081 1200.04 1200.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 2000 3.2e-05 4096 330 1664 579072 157.091 120.989 8284.17 3610.7 12173.2 12173.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1370 0.000512 512 210 512 31744 1.17638 0.828896 7.20019 26.2835 35.5876 35.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 880 0.000512 2048 180 896 30336 3.47853 87.5769 104.741 195.84 195.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 820 6.4e-05 1024 70 1024 271360 24.9608 13.4984 254.163 419.014 711.794 711.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1290 0.000512 512 100 256 36864 0.832928 7.13334 43.5568 51.5657 51.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1030 0.000256 2048 230 1280 60928 9.31155 7.0103 121.21 209.012 346.642 346.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 0.001024 512 330 768 16256 0.372992 0.364032 4.50602 18.0482 23.3647 23.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 0.001024 1024 450 640 16768 0.693888 7.09635 26.2328 34.0657 34.1216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1540 0.000256 2048 80 640 75776 7.17552 61.8675 209.596 278.681 278.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 900 0.000256 4096 270 3200 54144 11.477 13.9348 488.659 418.648 932.796 932.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 2000 3.2e-05 4096 330 1664 579072 156.86 121.018 8253.56 3612.2 12143.9 12144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1370 0.000512 512 210 512 31488 1.1761 0.828064 5.93581 26.2316 34.2692 34.3598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 880 0.000512 2048 180 896 30336 3.48774 87.106 104.906 195.544 195.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 820 6.4e-05 1024 70 1024 270336 24.9855 13.4877 206 418.681 663.306 663.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1290 0.000512 512 100 256 36768 0.82944 7.11264 43.4492 51.4337 51.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1030 0.000256 2048 230 1280 61056 9.33562 7.03398 100.405 209.595 326.466 326.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 0.001024 512 330 768 16128 0.371264 0.364832 3.73789 18.0333 22.5801 22.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 0.001024 1024 450 640 16704 0.69632 5.6343 26.2027 32.5771 32.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1540 0.000256 2048 80 640 75744 7.06342 50.6207 209.749 267.477 267.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 900 0.000256 4096 270 3200 54144 11.4729 13.9427 398.039 419.19 842.716 842.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 2000 3.2e-05 4096 330 1664 578560 157.544 121.06 8207.19 3614.69 12100.7 12100.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1370 0.000512 512 210 512 31744 1.17706 0.833184 5.2313 26.3512 33.6919 33.7886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 880 0.000512 2048 180 896 30208 3.46486 86.962 104.67 195.14 195.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 820 6.4e-05 1024 70 1024 270336 24.888 13.4841 184.437 418.144 641.11 641.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1290 0.000512 512 100 256 36736 0.829888 7.12474 42.3649 50.361 50.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1030 0.000256 2048 230 1280 60928 9.33683 7.02531 89.0328 209.384 314.879 314.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 0.001024 512 330 768 15872 0.36864 0.361696 3.13286 17.9302 21.8654 21.9449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 0.001024 1024 450 640 16640 0.692352 5.13546 26.1689 32.0388 32.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1540 0.000256 2048 80 640 75648 7.06058 44.9602 209.625 261.689 261.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 900 0.000256 4096 270 3200 54016 11.4701 13.9211 355.585 418.707 799.756 799.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 2000 3.2e-05 4096 330 1664 578560 157.044 121.003 8205.45 3611.78 12095.5 12095.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1370 0.000512 512 210 512 30720 1.16586 0.8192 4.82384 26.001 32.9083 33.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 880 0.000512 2048 180 896 30240 3.47085 86.8411 104.745 195.097 195.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 820 6.4e-05 1024 70 1024 271360 24.9477 13.5086 170.024 419.147 627.787 627.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1290 0.000512 512 100 256 36640 0.830848 7.08403 42.4182 50.3757 50.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1030 0.000256 2048 230 1280 60160 9.2951 6.98163 83.0894 208.244 307.711 307.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 0.001024 512 330 768 16000 0.369376 0.363616 3.01517 17.8627 21.6825 21.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1880 0.001024 1024 450 640 16640 0.692288 4.74112 26.1825 31.6614 31.7166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1540 0.000256 2048 80 640 75680 7.09632 41.0767 209.725 257.941 258.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 900 0.000256 4096 270 3200 53760 11.4606 13.9253 324.135 418.12 767.714 767.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 2000 3.2e-05 4096 330 1664 578304 157.349 121.04 8159.74 3613.56 12051.9 12052.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1370 0.000512 512 210 512 30720 1.17174 0.820576 4.63267 26.0484 32.7745 32.8679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 880 0.000512 2048 180 896 30144 3.46864 86.8907 104.661 195.068 195.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 820 6.4e-05 1024 70 1024 267264 25.0241 13.7037 154.52 416.802 610.21 610.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1290 0.000512 512 100 256 36672 0.831488 7.10877 43.3028 51.2843 51.3516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1030 0.000256 2048 230 1280 60672 9.31923 7.00189 77.6933 208.85 302.968 303.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 0.001024 512 330 768 15744 0.369984 0.362304 2.97856 17.8902 21.673 21.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 0.001024 1024 450 640 16512 0.692224 4.55827 26.0791 31.3704 31.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1540 0.000256 2048 80 640 75648 7.08038 37.6628 209.777 254.564 254.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 900 0.000256 4096 270 3200 53760 11.471 13.9049 302.912 417.594 745.96 746.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 2000 3.2e-05 4096 330 1664 578816 156.962 120.995 8185.48 3597.17 12060.8 12061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1370 0.000512 512 210 512 31360 1.16928 0.82688 4.73005 26.1264 32.9528 33.0465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 880 0.000512 2048 180 896 30016 3.45907 86.4154 104.312 194.231 194.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 820 6.4e-05 1024 70 1024 268800 25.1632 13.4981 146.147 418.66 603.627 603.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1290 0.000512 512 100 256 36512 0.829984 7.04346 42.109 50.0282 50.0957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1030 0.000256 2048 230 1280 60032 9.27046 6.9705 248.044 207.385 471.776 471.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 0.001024 512 330 768 15680 0.373344 0.36448 2.92835 17.2823 21.0224 21.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 0.001024 1024 450 640 16576 0.693632 4.27635 26.1855 31.1979 31.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1540 0.000256 2048 80 640 75488 7.04058 35.414 209.252 251.751 251.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 900 0.000256 4096 270 3200 53760 11.4565 13.9072 282.987 417.014 725.443 725.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 2000 3.2e-05 4096 330 1664 578560 157.392 121.085 8690.88 3612.93 12582.5 12582.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1370 0.000512 512 210 512 30720 1.15542 0.81088 4.32944 25.7139 32.1103 32.1986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 880 0.000512 2048 180 896 29952 3.45875 85.7156 104.205 193.425 193.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 820 6.4e-05 1024 70 1024 270336 24.9023 13.4906 140.123 431.721 610.392 610.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1290 0.000512 512 100 256 36608 0.830752 7.09837 43.3888 51.3618 51.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1030 0.000256 2048 230 1280 60416 9.40838 7.03386 248.002 209.48 474.025 474.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1510 0.001024 512 330 768 15360 0.36864 0.361216 2.79168 18.4077 22.0053 22.0793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1880 0.001024 1024 450 640 16384 0.689408 3.90362 25.9648 30.6012 30.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1540 0.000256 2048 80 640 75520 7.05786 34.0152 209.375 250.493 250.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 900 0.000256 4096 270 3200 53760 11.4932 13.9296 369.994 418.814 814.306 814.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 2000 3.2e-05 4096 330 1680 578816 157.233 121.019 8499.15 3618.8 12396.4 12396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1370 0.000512 512 210 480 33152 1.15651 0.826944 5.46211 26.1502 33.695 33.7901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 880 0.000512 2048 180 840 30688 3.4791 80.7857 104.77 189.08 189.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 820 6.4e-05 1024 70 1020 275968 24.4941 13.9236 181.602 418.905 639.089 639.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1290 0.000512 512 100 300 36288 0.852896 7.89382 44.4293 53.2193 53.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1030 0.000256 2048 230 1260 60032 9.29354 7.01421 278.11 207.562 502.083 502.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1510 0.001024 512 330 660 16128 0.371136 0.388576 2.3321 18.0855 21.2503 21.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1880 0.001024 1024 450 540 17024 0.699392 3.46595 26.2586 30.4684 30.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1540 0.000256 2048 80 660 75488 7.05226 34.1074 209.622 250.827 250.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 900 0.000256 4096 270 3180 53312 11.5118 13.9073 1169.97 417.375 1612.84 1612.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 2000 3.2e-05 4096 330 1664 578816 157.047 121.01 8154.85 3610.64 12043.8 12044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1370 0.000512 512 210 512 33152 1.15235 0.826208 5.71862 26.1286 33.9285 34.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 880 0.000512 2048 180 832 30688 3.46672 73.855 104.46 181.825 181.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 820 6.4e-05 1024 70 1024 275968 24.4814 13.4975 130.988 418.527 587.652 587.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1290 0.000512 512 100 256 36512 0.826592 6.7607 42.2946 49.9437 49.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1030 0.000256 2048 230 1280 60928 9.24848 6.95091 273.793 207.375 497.47 497.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1510 0.001024 512 330 704 16128 0.372736 0.36784 2.4633 20.1261 23.4013 23.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1880 0.001024 1024 450 576 16800 0.694272 3.33494 26.1332 30.2045 30.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1540 0.000256 2048 80 640 75488 7.04576 32.4649 209.246 248.801 248.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 900 0.000256 4096 270 3200 53760 11.4452 13.9088 353.628 416.996 796.051 796.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 2000 3.2e-05 4096 330 1650 577920 158.201 121.159 8266.38 3595.67 12141.6 12141.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1370 0.000512 512 210 500 32480 1.15098 0.818752 5.71386 25.8617 33.6414 33.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 880 0.000512 2048 180 850 30520 3.47382 80.0076 104.608 188.134 188.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 820 6.4e-05 1024 70 1050 273280 24.464 13.4203 180.935 414.923 633.9 634.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1290 0.000512 512 100 250 36680 0.832736 6.64166 45.3014 52.8186 52.8731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1030 0.000256 2048 230 1300 61600 9.32954 6.99293 293.663 208.087 518.172 518.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1510 0.001024 512 330 650 16240 0.371136 0.366592 2.29597 19.2685 22.3735 22.4598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1880 0.001024 1024 450 550 16800 0.693536 3.34643 26.0643 30.1482 30.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1540 0.000256 2048 80 650 75320 7.03898 33.8951 209.001 249.979 250.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 900 0.000256 4096 270 3150 54320 11.5457 13.9756 361.034 419.118 805.748 805.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 2000 3.2e-05 4096 330 1680 579040 157.607 120.983 8395.3 3592.09 12266.2 12266.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1370 0.000512 512 210 480 32480 1.15418 0.815104 5.46163 25.8865 33.418 33.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 880 0.000512 2048 180 816 30800 3.47139 78.5556 104.579 186.65 186.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 820 6.4e-05 1024 70 1008 273280 24.4708 14.4445 180.605 415.322 635.001 635.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1290 0.000512 512 100 288 36120 0.84992 7.91475 44.5797 53.3876 53.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1030 0.000256 2048 230 1296 60480 9.36755 6.98237 290.949 208.29 515.701 515.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1510 0.001024 512 330 672 16240 0.371488 0.385536 2.19997 19.1741 22.205 22.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1880 0.001024 1024 450 576 16800 0.700416 3.49632 26.2307 30.4718 30.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1540 0.000256 2048 80 672 75320 7.04922 34.77 209.412 251.273 251.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 900 0.000256 4096 270 3168 53760 11.5978 13.9731 1181.35 419.425 1626.43 1626.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 2000 3.2e-05 4096 330 1664 579584 157.404 120.908 8076.65 3596.42 11951.6 11951.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1370 0.000512 512 210 480 34304 1.1511 0.832672 5.92221 26.341 34.3447 34.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 880 0.000512 2048 180 832 30848 3.4728 75.7337 104.723 183.971 184.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 820 6.4e-05 1024 70 1024 280576 24.1031 13.4899 199.39 418.039 655.179 655.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1290 0.000512 512 100 256 36736 0.84992 6.88947 44.6085 52.3916 52.4375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1030 0.000256 2048 230 1280 61952 9.32538 7.02163 282.399 209.343 508.192 508.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1510 0.001024 512 330 672 16384 0.368448 0.382848 2.47395 19.3898 22.6856 22.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1880 0.001024 1024 450 544 17152 0.698368 3.75837 26.3209 30.8197 30.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1540 0.000256 2048 80 640 75648 7.04909 37.6702 209.581 254.345 254.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 900 0.000256 4096 270 3168 54528 11.5405 13.9211 1167.75 418.629 1611.92 1611.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 2000 3.2e-05 4096 330 1664 577920 157.039 121.158 11122.9 3599.33 15000.7 15000.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1370 0.000512 512 210 480 32640 1.15514 0.82944 8.37539 26.2116 36.6734 36.7657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 880 0.000512 2048 180 832 30240 3.43859 110.371 103.956 217.809 217.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 820 6.4e-05 1024 70 1024 276480 23.833 13.3276 227.806 412.721 677.847 677.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1290 0.000512 512 100 256 36000 0.819168 9.88835 41.6256 52.3953 52.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1030 0.000256 2048 230 1280 59520 9.26467 7.00426 395.003 207.391 618.767 618.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 0.001024 512 330 672 15360 0.360768 0.350208 3.41072 17.4772 21.6722 21.7504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1880 0.001024 1024 450 544 16800 0.694272 5.56605 26.298 32.5995 32.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1540 0.000256 2048 80 640 75360 7.06355 57.8336 209.606 274.547 274.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 900 0.000256 4096 270 3168 52800 11.3776 13.8158 567.52 414.629 1007.41 1007.49
