arch                      	circuit    	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision   	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
shorted_flyover_wires.xml 	raygentop.v	common       	20.61                	     	0.15           	29264       	-1       	-1            	-1          	-1          	-1         	-1      	-1         	204    	214   	0           	8       	971144187-dirty	success   	61588      	214               	305                	3028               	2934                 	1                 	1538                	731                   	24          	24           	576              	clb                      	auto       	1.77     	13064                	2.01      	4.47803       	-2769.53            	-4.47803            	48            	36958            	48                                    	2.81003e+07           	1.41624e+07          	1.35561e+06                      	2353.49                             	13.02                    	27444                      	21                               	7001                       	15539                             	6265498                    	1736776                  	5.65078            	-3307.92 	-5.65078 	0       	0       	1.73698e+06                 	3015.59                        	1.23                
buffered_flyover_wires.xml	raygentop.v	common       	16.11                	     	0.17           	29348       	-1       	-1            	-1          	-1          	-1         	-1      	-1         	204    	214   	0           	8       	971144187-dirty	success   	61668      	214               	305                	3028               	2934                 	1                 	1538                	731                   	24          	24           	576              	clb                      	auto       	1.77     	13361                	1.97      	4.42428       	-2641.48            	-4.42428            	52            	31184            	49                                    	2.81003e+07           	1.41624e+07          	1.49911e+06                      	2602.62                             	7.87                     	26619                      	23                               	6415                       	14020                             	6490138                    	2104103                  	5.63862            	-3194.46 	-5.63862 	0       	0       	1.97151e+06                 	3422.76                        	1.46                
