# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../rtl/sw_test.v" \
"../../../../../../db/sw_test_db.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
