$date
	Sun Oct 23 08:07:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#237951
b1110 !
1"
#237954
b1110 &
b1110 %
1$
#237955
0"
#237958
b111 &
b111 %
#237962
b10110 &
b10110 %
#237966
b1011 &
b1011 %
#237970
b100010 &
b100010 %
#237974
b10001 &
b10001 %
#237978
b110100 &
b110100 %
#237982
b11010 &
b11010 %
#237986
b1101 &
b1101 %
#237990
b101000 &
b101000 %
#237994
b10100 &
b10100 %
#237998
b1010 &
b1010 %
#238002
b101 &
b101 %
#238006
b10000 &
b10000 %
#238010
b1000 &
b1000 %
#238014
b100 &
b100 %
#238018
b10 &
b10 %
#238022
b1 &
1#
b1 %
#238026
b0 &
b0 %
0#
0$
#1239837
b11010 !
1"
#1239838
b11010 &
b11010 %
1$
#1239839
0"
#1239842
b1101 &
b1101 %
#1239846
b101000 &
b101000 %
#1239850
b10100 &
b10100 %
#1239854
b1010 &
b1010 %
#1239858
b101 &
b101 %
#1239862
b10000 &
b10000 %
#1239866
b1000 &
b1000 %
#1239870
b100 &
b100 %
#1239874
b10 &
b10 %
#1239878
b1 &
1#
b1 %
#1239882
b0 &
b0 %
0#
0$
#2215893
b100 !
1"
#2215894
b100 &
b100 %
1$
#2215895
0"
#2215898
b10 &
b10 %
#2215902
b1 &
1#
b1 %
#2215906
b0 &
b0 %
0#
0$
#4500012
