{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416423264996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416423264998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 15:54:24 2014 " "Processing started: Wed Nov 19 15:54:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416423264998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416423264998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416423264999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1416423265482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416423265618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416423265618 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return control_unit.v(8) " "Verilog HDL Declaration warning at control_unit.v(8): \"return\" is SystemVerilog-2005 keyword" {  } { { "control_unit.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/control_unit.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1416423265632 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"parameter\";  expecting an identifier (\"parameter\" is a reserved keyword ) control_unit.v(15) " "Verilog HDL syntax error at control_unit.v(15) near text \"parameter\";  expecting an identifier (\"parameter\" is a reserved keyword )" {  } { { "control_unit.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/control_unit.v" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265633 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand control_unit.v(18) " "Verilog HDL syntax error at control_unit.v(18) near text \"=\";  expecting an operand" {  } { { "control_unit.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/control_unit.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265633 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting an operand control_unit.v(19) " "Verilog HDL syntax error at control_unit.v(19) near text \"=\";  expecting an operand" {  } { { "control_unit.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/control_unit.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265633 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"state\";  expecting \";\" control_unit.v(135) " "Verilog HDL syntax error at control_unit.v(135) near text \"state\";  expecting \";\"" {  } { { "control_unit.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/control_unit.v" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265634 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"state\";  expecting \";\" control_unit.v(162) " "Verilog HDL syntax error at control_unit.v(162) near text \"state\";  expecting \";\"" {  } { { "control_unit.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/control_unit.v" 162 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265634 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" control_unit.v(181) " "Verilog HDL syntax error at control_unit.v(181) near text \"end\";  expecting \"endcase\"" {  } { { "control_unit.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/control_unit.v" 181 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 0 0 " "Found 0 design units, including 0 entities, in source file control_unit.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416423265635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416423265653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416423265653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416423265654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416423265654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416423265655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416423265655 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand alu.v(50) " "Verilog HDL syntax error at alu.v(50) near text \")\";  expecting an operand" {  } { { "alu.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/alu.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" alu.v(53) " "Verilog HDL syntax error at alu.v(53) near text \"else\";  expecting \"end\"" {  } { { "alu.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/alu.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"op2\";  expecting \")\" alu.v(54) " "Verilog HDL syntax error at alu.v(54) near text \"op2\";  expecting \")\"" {  } { { "alu.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/alu.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1416423265656 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu alu.v(5) " "Ignored design unit \"alu\" at alu.v(5) due to previous errors" {  } { { "alu.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/alu.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1416423265656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 0 0 " "Found 0 design units, including 0 entities, in source file alu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416423265657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(36) " "Verilog HDL warning at registers_bank.v(36): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/registers_bank.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416423265657 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(37) " "Verilog HDL warning at registers_bank.v(37): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/registers_bank.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1416423265658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "/home/victor/Documentos/UEFS/SD/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416423265658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416423265658 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416423265756 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 19 15:54:25 2014 " "Processing ended: Wed Nov 19 15:54:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416423265756 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416423265756 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416423265756 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416423265756 ""}
