TimeQuest Timing Analyzer report for g21_lab2
Tue Oct 10 21:36:07 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clk'
 24. Fast Model Hold: 'clk'
 25. Fast Model Minimum Pulse Width: 'clk'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g21_lab2                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C6                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 316.06 MHz ; 260.01 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -2.164 ; -112.528      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 2.895 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -183.524              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.026     ; 3.103      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.026     ; 3.103      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; N[*]      ; clk        ; 4.689 ; 4.689 ; Rise       ; clk             ;
;  N[0]     ; clk        ; 4.689 ; 4.689 ; Rise       ; clk             ;
;  N[1]     ; clk        ; 4.582 ; 4.582 ; Rise       ; clk             ;
;  N[2]     ; clk        ; 4.221 ; 4.221 ; Rise       ; clk             ;
;  N[3]     ; clk        ; 4.299 ; 4.299 ; Rise       ; clk             ;
;  N[4]     ; clk        ; 4.310 ; 4.310 ; Rise       ; clk             ;
;  N[5]     ; clk        ; 4.193 ; 4.193 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; N[*]      ; clk        ; -3.595 ; -3.595 ; Rise       ; clk             ;
;  N[0]     ; clk        ; -4.152 ; -4.152 ; Rise       ; clk             ;
;  N[1]     ; clk        ; -4.064 ; -4.064 ; Rise       ; clk             ;
;  N[2]     ; clk        ; -3.595 ; -3.595 ; Rise       ; clk             ;
;  N[3]     ; clk        ; -3.969 ; -3.969 ; Rise       ; clk             ;
;  N[4]     ; clk        ; -4.036 ; -4.036 ; Rise       ; clk             ;
;  N[5]     ; clk        ; -3.655 ; -3.655 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; P_EN[*]   ; clk        ; 8.090 ; 8.090 ; Rise       ; clk             ;
;  P_EN[0]  ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  P_EN[1]  ; clk        ; 6.742 ; 6.742 ; Rise       ; clk             ;
;  P_EN[2]  ; clk        ; 6.450 ; 6.450 ; Rise       ; clk             ;
;  P_EN[3]  ; clk        ; 7.182 ; 7.182 ; Rise       ; clk             ;
;  P_EN[4]  ; clk        ; 6.932 ; 6.932 ; Rise       ; clk             ;
;  P_EN[5]  ; clk        ; 7.833 ; 7.833 ; Rise       ; clk             ;
;  P_EN[6]  ; clk        ; 7.114 ; 7.114 ; Rise       ; clk             ;
;  P_EN[7]  ; clk        ; 6.361 ; 6.361 ; Rise       ; clk             ;
;  P_EN[8]  ; clk        ; 6.485 ; 6.485 ; Rise       ; clk             ;
;  P_EN[9]  ; clk        ; 8.090 ; 8.090 ; Rise       ; clk             ;
;  P_EN[10] ; clk        ; 7.894 ; 7.894 ; Rise       ; clk             ;
;  P_EN[11] ; clk        ; 7.952 ; 7.952 ; Rise       ; clk             ;
;  P_EN[12] ; clk        ; 6.837 ; 6.837 ; Rise       ; clk             ;
;  P_EN[13] ; clk        ; 7.359 ; 7.359 ; Rise       ; clk             ;
;  P_EN[14] ; clk        ; 7.081 ; 7.081 ; Rise       ; clk             ;
;  P_EN[15] ; clk        ; 6.445 ; 6.445 ; Rise       ; clk             ;
;  P_EN[16] ; clk        ; 6.129 ; 6.129 ; Rise       ; clk             ;
;  P_EN[17] ; clk        ; 7.375 ; 7.375 ; Rise       ; clk             ;
;  P_EN[18] ; clk        ; 6.722 ; 6.722 ; Rise       ; clk             ;
;  P_EN[19] ; clk        ; 7.159 ; 7.159 ; Rise       ; clk             ;
;  P_EN[20] ; clk        ; 6.907 ; 6.907 ; Rise       ; clk             ;
;  P_EN[21] ; clk        ; 6.964 ; 6.964 ; Rise       ; clk             ;
;  P_EN[22] ; clk        ; 7.920 ; 7.920 ; Rise       ; clk             ;
;  P_EN[23] ; clk        ; 7.155 ; 7.155 ; Rise       ; clk             ;
;  P_EN[24] ; clk        ; 7.899 ; 7.899 ; Rise       ; clk             ;
;  P_EN[25] ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  P_EN[26] ; clk        ; 6.479 ; 6.479 ; Rise       ; clk             ;
;  P_EN[27] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  P_EN[28] ; clk        ; 6.592 ; 6.592 ; Rise       ; clk             ;
;  P_EN[29] ; clk        ; 6.348 ; 6.348 ; Rise       ; clk             ;
;  P_EN[30] ; clk        ; 6.686 ; 6.686 ; Rise       ; clk             ;
;  P_EN[31] ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  P_EN[32] ; clk        ; 6.124 ; 6.124 ; Rise       ; clk             ;
;  P_EN[33] ; clk        ; 6.732 ; 6.732 ; Rise       ; clk             ;
;  P_EN[34] ; clk        ; 6.676 ; 6.676 ; Rise       ; clk             ;
;  P_EN[35] ; clk        ; 6.417 ; 6.417 ; Rise       ; clk             ;
;  P_EN[36] ; clk        ; 6.369 ; 6.369 ; Rise       ; clk             ;
;  P_EN[37] ; clk        ; 6.638 ; 6.638 ; Rise       ; clk             ;
;  P_EN[38] ; clk        ; 6.928 ; 6.928 ; Rise       ; clk             ;
;  P_EN[39] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  P_EN[40] ; clk        ; 7.117 ; 7.117 ; Rise       ; clk             ;
;  P_EN[41] ; clk        ; 6.836 ; 6.836 ; Rise       ; clk             ;
;  P_EN[42] ; clk        ; 7.513 ; 7.513 ; Rise       ; clk             ;
;  P_EN[43] ; clk        ; 6.335 ; 6.335 ; Rise       ; clk             ;
;  P_EN[44] ; clk        ; 6.652 ; 6.652 ; Rise       ; clk             ;
;  P_EN[45] ; clk        ; 7.028 ; 7.028 ; Rise       ; clk             ;
;  P_EN[46] ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  P_EN[47] ; clk        ; 6.689 ; 6.689 ; Rise       ; clk             ;
;  P_EN[48] ; clk        ; 7.062 ; 7.062 ; Rise       ; clk             ;
;  P_EN[49] ; clk        ; 6.668 ; 6.668 ; Rise       ; clk             ;
;  P_EN[50] ; clk        ; 6.875 ; 6.875 ; Rise       ; clk             ;
;  P_EN[51] ; clk        ; 6.655 ; 6.655 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; P_EN[*]   ; clk        ; 6.124 ; 6.124 ; Rise       ; clk             ;
;  P_EN[0]  ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  P_EN[1]  ; clk        ; 6.742 ; 6.742 ; Rise       ; clk             ;
;  P_EN[2]  ; clk        ; 6.450 ; 6.450 ; Rise       ; clk             ;
;  P_EN[3]  ; clk        ; 7.182 ; 7.182 ; Rise       ; clk             ;
;  P_EN[4]  ; clk        ; 6.932 ; 6.932 ; Rise       ; clk             ;
;  P_EN[5]  ; clk        ; 7.833 ; 7.833 ; Rise       ; clk             ;
;  P_EN[6]  ; clk        ; 7.114 ; 7.114 ; Rise       ; clk             ;
;  P_EN[7]  ; clk        ; 6.361 ; 6.361 ; Rise       ; clk             ;
;  P_EN[8]  ; clk        ; 6.485 ; 6.485 ; Rise       ; clk             ;
;  P_EN[9]  ; clk        ; 8.090 ; 8.090 ; Rise       ; clk             ;
;  P_EN[10] ; clk        ; 7.894 ; 7.894 ; Rise       ; clk             ;
;  P_EN[11] ; clk        ; 7.952 ; 7.952 ; Rise       ; clk             ;
;  P_EN[12] ; clk        ; 6.837 ; 6.837 ; Rise       ; clk             ;
;  P_EN[13] ; clk        ; 7.359 ; 7.359 ; Rise       ; clk             ;
;  P_EN[14] ; clk        ; 7.081 ; 7.081 ; Rise       ; clk             ;
;  P_EN[15] ; clk        ; 6.445 ; 6.445 ; Rise       ; clk             ;
;  P_EN[16] ; clk        ; 6.129 ; 6.129 ; Rise       ; clk             ;
;  P_EN[17] ; clk        ; 7.375 ; 7.375 ; Rise       ; clk             ;
;  P_EN[18] ; clk        ; 6.722 ; 6.722 ; Rise       ; clk             ;
;  P_EN[19] ; clk        ; 7.159 ; 7.159 ; Rise       ; clk             ;
;  P_EN[20] ; clk        ; 6.907 ; 6.907 ; Rise       ; clk             ;
;  P_EN[21] ; clk        ; 6.964 ; 6.964 ; Rise       ; clk             ;
;  P_EN[22] ; clk        ; 7.920 ; 7.920 ; Rise       ; clk             ;
;  P_EN[23] ; clk        ; 7.155 ; 7.155 ; Rise       ; clk             ;
;  P_EN[24] ; clk        ; 7.899 ; 7.899 ; Rise       ; clk             ;
;  P_EN[25] ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  P_EN[26] ; clk        ; 6.479 ; 6.479 ; Rise       ; clk             ;
;  P_EN[27] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  P_EN[28] ; clk        ; 6.592 ; 6.592 ; Rise       ; clk             ;
;  P_EN[29] ; clk        ; 6.348 ; 6.348 ; Rise       ; clk             ;
;  P_EN[30] ; clk        ; 6.686 ; 6.686 ; Rise       ; clk             ;
;  P_EN[31] ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  P_EN[32] ; clk        ; 6.124 ; 6.124 ; Rise       ; clk             ;
;  P_EN[33] ; clk        ; 6.732 ; 6.732 ; Rise       ; clk             ;
;  P_EN[34] ; clk        ; 6.676 ; 6.676 ; Rise       ; clk             ;
;  P_EN[35] ; clk        ; 6.417 ; 6.417 ; Rise       ; clk             ;
;  P_EN[36] ; clk        ; 6.369 ; 6.369 ; Rise       ; clk             ;
;  P_EN[37] ; clk        ; 6.638 ; 6.638 ; Rise       ; clk             ;
;  P_EN[38] ; clk        ; 6.928 ; 6.928 ; Rise       ; clk             ;
;  P_EN[39] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  P_EN[40] ; clk        ; 7.117 ; 7.117 ; Rise       ; clk             ;
;  P_EN[41] ; clk        ; 6.836 ; 6.836 ; Rise       ; clk             ;
;  P_EN[42] ; clk        ; 7.513 ; 7.513 ; Rise       ; clk             ;
;  P_EN[43] ; clk        ; 6.335 ; 6.335 ; Rise       ; clk             ;
;  P_EN[44] ; clk        ; 6.652 ; 6.652 ; Rise       ; clk             ;
;  P_EN[45] ; clk        ; 7.028 ; 7.028 ; Rise       ; clk             ;
;  P_EN[46] ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  P_EN[47] ; clk        ; 6.689 ; 6.689 ; Rise       ; clk             ;
;  P_EN[48] ; clk        ; 7.062 ; 7.062 ; Rise       ; clk             ;
;  P_EN[49] ; clk        ; 6.668 ; 6.668 ; Rise       ; clk             ;
;  P_EN[50] ; clk        ; 6.875 ; 6.875 ; Rise       ; clk             ;
;  P_EN[51] ; clk        ; 6.655 ; 6.655 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.979 ; -50.908       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 1.840 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.423 ; -183.524              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 1.000        ; -0.018     ; 1.960      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg4 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg5 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg0 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg1 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg2 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|ram_block1a0~porta_address_reg3 ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ; clk          ; clk         ; 0.000        ; -0.018     ; 1.960      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[0]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[10] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[11] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[12] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[13] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[14] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[15] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[16] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[17] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[18] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[19] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[1]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[20] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[21] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[22] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[23] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[24] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[25] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[26] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[27] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[28] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[29] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[2]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[30] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[31] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[32] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[33] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[34] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[35] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[36] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[37] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[38] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[39] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[3]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[40] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[41] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[42] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[43] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[44] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[45] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[46] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[47] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[48] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[49] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[4]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[50] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[51] ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[5]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[6]  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clk   ; Rise       ; g21_lab2_rom1:R1|altsyncram:altsyncram_component|altsyncram_q371:auto_generated|q_a[7]  ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; N[*]      ; clk        ; 2.562 ; 2.562 ; Rise       ; clk             ;
;  N[0]     ; clk        ; 2.562 ; 2.562 ; Rise       ; clk             ;
;  N[1]     ; clk        ; 2.481 ; 2.481 ; Rise       ; clk             ;
;  N[2]     ; clk        ; 2.294 ; 2.294 ; Rise       ; clk             ;
;  N[3]     ; clk        ; 2.348 ; 2.348 ; Rise       ; clk             ;
;  N[4]     ; clk        ; 2.363 ; 2.363 ; Rise       ; clk             ;
;  N[5]     ; clk        ; 2.318 ; 2.318 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; N[*]      ; clk        ; -1.979 ; -1.979 ; Rise       ; clk             ;
;  N[0]     ; clk        ; -2.304 ; -2.304 ; Rise       ; clk             ;
;  N[1]     ; clk        ; -2.239 ; -2.239 ; Rise       ; clk             ;
;  N[2]     ; clk        ; -1.979 ; -1.979 ; Rise       ; clk             ;
;  N[3]     ; clk        ; -2.176 ; -2.176 ; Rise       ; clk             ;
;  N[4]     ; clk        ; -2.215 ; -2.215 ; Rise       ; clk             ;
;  N[5]     ; clk        ; -2.049 ; -2.049 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; P_EN[*]   ; clk        ; 4.486 ; 4.486 ; Rise       ; clk             ;
;  P_EN[0]  ; clk        ; 3.667 ; 3.667 ; Rise       ; clk             ;
;  P_EN[1]  ; clk        ; 3.767 ; 3.767 ; Rise       ; clk             ;
;  P_EN[2]  ; clk        ; 3.588 ; 3.588 ; Rise       ; clk             ;
;  P_EN[3]  ; clk        ; 4.016 ; 4.016 ; Rise       ; clk             ;
;  P_EN[4]  ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
;  P_EN[5]  ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  P_EN[6]  ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  P_EN[7]  ; clk        ; 3.617 ; 3.617 ; Rise       ; clk             ;
;  P_EN[8]  ; clk        ; 3.692 ; 3.692 ; Rise       ; clk             ;
;  P_EN[9]  ; clk        ; 4.486 ; 4.486 ; Rise       ; clk             ;
;  P_EN[10] ; clk        ; 4.294 ; 4.294 ; Rise       ; clk             ;
;  P_EN[11] ; clk        ; 4.363 ; 4.363 ; Rise       ; clk             ;
;  P_EN[12] ; clk        ; 3.827 ; 3.827 ; Rise       ; clk             ;
;  P_EN[13] ; clk        ; 4.083 ; 4.083 ; Rise       ; clk             ;
;  P_EN[14] ; clk        ; 3.944 ; 3.944 ; Rise       ; clk             ;
;  P_EN[15] ; clk        ; 3.586 ; 3.586 ; Rise       ; clk             ;
;  P_EN[16] ; clk        ; 3.511 ; 3.511 ; Rise       ; clk             ;
;  P_EN[17] ; clk        ; 4.095 ; 4.095 ; Rise       ; clk             ;
;  P_EN[18] ; clk        ; 3.768 ; 3.768 ; Rise       ; clk             ;
;  P_EN[19] ; clk        ; 4.015 ; 4.015 ; Rise       ; clk             ;
;  P_EN[20] ; clk        ; 3.867 ; 3.867 ; Rise       ; clk             ;
;  P_EN[21] ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
;  P_EN[22] ; clk        ; 4.344 ; 4.344 ; Rise       ; clk             ;
;  P_EN[23] ; clk        ; 3.981 ; 3.981 ; Rise       ; clk             ;
;  P_EN[24] ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  P_EN[25] ; clk        ; 3.592 ; 3.592 ; Rise       ; clk             ;
;  P_EN[26] ; clk        ; 3.614 ; 3.614 ; Rise       ; clk             ;
;  P_EN[27] ; clk        ; 3.871 ; 3.871 ; Rise       ; clk             ;
;  P_EN[28] ; clk        ; 3.718 ; 3.718 ; Rise       ; clk             ;
;  P_EN[29] ; clk        ; 3.600 ; 3.600 ; Rise       ; clk             ;
;  P_EN[30] ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  P_EN[31] ; clk        ; 3.929 ; 3.929 ; Rise       ; clk             ;
;  P_EN[32] ; clk        ; 3.507 ; 3.507 ; Rise       ; clk             ;
;  P_EN[33] ; clk        ; 3.720 ; 3.720 ; Rise       ; clk             ;
;  P_EN[34] ; clk        ; 3.761 ; 3.761 ; Rise       ; clk             ;
;  P_EN[35] ; clk        ; 3.565 ; 3.565 ; Rise       ; clk             ;
;  P_EN[36] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  P_EN[37] ; clk        ; 3.737 ; 3.737 ; Rise       ; clk             ;
;  P_EN[38] ; clk        ; 3.876 ; 3.876 ; Rise       ; clk             ;
;  P_EN[39] ; clk        ; 3.744 ; 3.744 ; Rise       ; clk             ;
;  P_EN[40] ; clk        ; 3.985 ; 3.985 ; Rise       ; clk             ;
;  P_EN[41] ; clk        ; 3.864 ; 3.864 ; Rise       ; clk             ;
;  P_EN[42] ; clk        ; 4.095 ; 4.095 ; Rise       ; clk             ;
;  P_EN[43] ; clk        ; 3.579 ; 3.579 ; Rise       ; clk             ;
;  P_EN[44] ; clk        ; 3.748 ; 3.748 ; Rise       ; clk             ;
;  P_EN[45] ; clk        ; 3.859 ; 3.859 ; Rise       ; clk             ;
;  P_EN[46] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  P_EN[47] ; clk        ; 3.769 ; 3.769 ; Rise       ; clk             ;
;  P_EN[48] ; clk        ; 3.895 ; 3.895 ; Rise       ; clk             ;
;  P_EN[49] ; clk        ; 3.751 ; 3.751 ; Rise       ; clk             ;
;  P_EN[50] ; clk        ; 3.778 ; 3.778 ; Rise       ; clk             ;
;  P_EN[51] ; clk        ; 3.741 ; 3.741 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; P_EN[*]   ; clk        ; 3.507 ; 3.507 ; Rise       ; clk             ;
;  P_EN[0]  ; clk        ; 3.667 ; 3.667 ; Rise       ; clk             ;
;  P_EN[1]  ; clk        ; 3.767 ; 3.767 ; Rise       ; clk             ;
;  P_EN[2]  ; clk        ; 3.588 ; 3.588 ; Rise       ; clk             ;
;  P_EN[3]  ; clk        ; 4.016 ; 4.016 ; Rise       ; clk             ;
;  P_EN[4]  ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
;  P_EN[5]  ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  P_EN[6]  ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  P_EN[7]  ; clk        ; 3.617 ; 3.617 ; Rise       ; clk             ;
;  P_EN[8]  ; clk        ; 3.692 ; 3.692 ; Rise       ; clk             ;
;  P_EN[9]  ; clk        ; 4.486 ; 4.486 ; Rise       ; clk             ;
;  P_EN[10] ; clk        ; 4.294 ; 4.294 ; Rise       ; clk             ;
;  P_EN[11] ; clk        ; 4.363 ; 4.363 ; Rise       ; clk             ;
;  P_EN[12] ; clk        ; 3.827 ; 3.827 ; Rise       ; clk             ;
;  P_EN[13] ; clk        ; 4.083 ; 4.083 ; Rise       ; clk             ;
;  P_EN[14] ; clk        ; 3.944 ; 3.944 ; Rise       ; clk             ;
;  P_EN[15] ; clk        ; 3.586 ; 3.586 ; Rise       ; clk             ;
;  P_EN[16] ; clk        ; 3.511 ; 3.511 ; Rise       ; clk             ;
;  P_EN[17] ; clk        ; 4.095 ; 4.095 ; Rise       ; clk             ;
;  P_EN[18] ; clk        ; 3.768 ; 3.768 ; Rise       ; clk             ;
;  P_EN[19] ; clk        ; 4.015 ; 4.015 ; Rise       ; clk             ;
;  P_EN[20] ; clk        ; 3.867 ; 3.867 ; Rise       ; clk             ;
;  P_EN[21] ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
;  P_EN[22] ; clk        ; 4.344 ; 4.344 ; Rise       ; clk             ;
;  P_EN[23] ; clk        ; 3.981 ; 3.981 ; Rise       ; clk             ;
;  P_EN[24] ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  P_EN[25] ; clk        ; 3.592 ; 3.592 ; Rise       ; clk             ;
;  P_EN[26] ; clk        ; 3.614 ; 3.614 ; Rise       ; clk             ;
;  P_EN[27] ; clk        ; 3.871 ; 3.871 ; Rise       ; clk             ;
;  P_EN[28] ; clk        ; 3.718 ; 3.718 ; Rise       ; clk             ;
;  P_EN[29] ; clk        ; 3.600 ; 3.600 ; Rise       ; clk             ;
;  P_EN[30] ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  P_EN[31] ; clk        ; 3.929 ; 3.929 ; Rise       ; clk             ;
;  P_EN[32] ; clk        ; 3.507 ; 3.507 ; Rise       ; clk             ;
;  P_EN[33] ; clk        ; 3.720 ; 3.720 ; Rise       ; clk             ;
;  P_EN[34] ; clk        ; 3.761 ; 3.761 ; Rise       ; clk             ;
;  P_EN[35] ; clk        ; 3.565 ; 3.565 ; Rise       ; clk             ;
;  P_EN[36] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  P_EN[37] ; clk        ; 3.737 ; 3.737 ; Rise       ; clk             ;
;  P_EN[38] ; clk        ; 3.876 ; 3.876 ; Rise       ; clk             ;
;  P_EN[39] ; clk        ; 3.744 ; 3.744 ; Rise       ; clk             ;
;  P_EN[40] ; clk        ; 3.985 ; 3.985 ; Rise       ; clk             ;
;  P_EN[41] ; clk        ; 3.864 ; 3.864 ; Rise       ; clk             ;
;  P_EN[42] ; clk        ; 4.095 ; 4.095 ; Rise       ; clk             ;
;  P_EN[43] ; clk        ; 3.579 ; 3.579 ; Rise       ; clk             ;
;  P_EN[44] ; clk        ; 3.748 ; 3.748 ; Rise       ; clk             ;
;  P_EN[45] ; clk        ; 3.859 ; 3.859 ; Rise       ; clk             ;
;  P_EN[46] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  P_EN[47] ; clk        ; 3.769 ; 3.769 ; Rise       ; clk             ;
;  P_EN[48] ; clk        ; 3.895 ; 3.895 ; Rise       ; clk             ;
;  P_EN[49] ; clk        ; 3.751 ; 3.751 ; Rise       ; clk             ;
;  P_EN[50] ; clk        ; 3.778 ; 3.778 ; Rise       ; clk             ;
;  P_EN[51] ; clk        ; 3.741 ; 3.741 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.164   ; 1.840 ; N/A      ; N/A     ; -1.423              ;
;  clk             ; -2.164   ; 1.840 ; N/A      ; N/A     ; -1.423              ;
; Design-wide TNS  ; -112.528 ; 0.0   ; 0.0      ; 0.0     ; -183.524            ;
;  clk             ; -112.528 ; 0.000 ; N/A      ; N/A     ; -183.524            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; N[*]      ; clk        ; 4.689 ; 4.689 ; Rise       ; clk             ;
;  N[0]     ; clk        ; 4.689 ; 4.689 ; Rise       ; clk             ;
;  N[1]     ; clk        ; 4.582 ; 4.582 ; Rise       ; clk             ;
;  N[2]     ; clk        ; 4.221 ; 4.221 ; Rise       ; clk             ;
;  N[3]     ; clk        ; 4.299 ; 4.299 ; Rise       ; clk             ;
;  N[4]     ; clk        ; 4.310 ; 4.310 ; Rise       ; clk             ;
;  N[5]     ; clk        ; 4.193 ; 4.193 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; N[*]      ; clk        ; -1.979 ; -1.979 ; Rise       ; clk             ;
;  N[0]     ; clk        ; -2.304 ; -2.304 ; Rise       ; clk             ;
;  N[1]     ; clk        ; -2.239 ; -2.239 ; Rise       ; clk             ;
;  N[2]     ; clk        ; -1.979 ; -1.979 ; Rise       ; clk             ;
;  N[3]     ; clk        ; -2.176 ; -2.176 ; Rise       ; clk             ;
;  N[4]     ; clk        ; -2.215 ; -2.215 ; Rise       ; clk             ;
;  N[5]     ; clk        ; -2.049 ; -2.049 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; P_EN[*]   ; clk        ; 8.090 ; 8.090 ; Rise       ; clk             ;
;  P_EN[0]  ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  P_EN[1]  ; clk        ; 6.742 ; 6.742 ; Rise       ; clk             ;
;  P_EN[2]  ; clk        ; 6.450 ; 6.450 ; Rise       ; clk             ;
;  P_EN[3]  ; clk        ; 7.182 ; 7.182 ; Rise       ; clk             ;
;  P_EN[4]  ; clk        ; 6.932 ; 6.932 ; Rise       ; clk             ;
;  P_EN[5]  ; clk        ; 7.833 ; 7.833 ; Rise       ; clk             ;
;  P_EN[6]  ; clk        ; 7.114 ; 7.114 ; Rise       ; clk             ;
;  P_EN[7]  ; clk        ; 6.361 ; 6.361 ; Rise       ; clk             ;
;  P_EN[8]  ; clk        ; 6.485 ; 6.485 ; Rise       ; clk             ;
;  P_EN[9]  ; clk        ; 8.090 ; 8.090 ; Rise       ; clk             ;
;  P_EN[10] ; clk        ; 7.894 ; 7.894 ; Rise       ; clk             ;
;  P_EN[11] ; clk        ; 7.952 ; 7.952 ; Rise       ; clk             ;
;  P_EN[12] ; clk        ; 6.837 ; 6.837 ; Rise       ; clk             ;
;  P_EN[13] ; clk        ; 7.359 ; 7.359 ; Rise       ; clk             ;
;  P_EN[14] ; clk        ; 7.081 ; 7.081 ; Rise       ; clk             ;
;  P_EN[15] ; clk        ; 6.445 ; 6.445 ; Rise       ; clk             ;
;  P_EN[16] ; clk        ; 6.129 ; 6.129 ; Rise       ; clk             ;
;  P_EN[17] ; clk        ; 7.375 ; 7.375 ; Rise       ; clk             ;
;  P_EN[18] ; clk        ; 6.722 ; 6.722 ; Rise       ; clk             ;
;  P_EN[19] ; clk        ; 7.159 ; 7.159 ; Rise       ; clk             ;
;  P_EN[20] ; clk        ; 6.907 ; 6.907 ; Rise       ; clk             ;
;  P_EN[21] ; clk        ; 6.964 ; 6.964 ; Rise       ; clk             ;
;  P_EN[22] ; clk        ; 7.920 ; 7.920 ; Rise       ; clk             ;
;  P_EN[23] ; clk        ; 7.155 ; 7.155 ; Rise       ; clk             ;
;  P_EN[24] ; clk        ; 7.899 ; 7.899 ; Rise       ; clk             ;
;  P_EN[25] ; clk        ; 6.443 ; 6.443 ; Rise       ; clk             ;
;  P_EN[26] ; clk        ; 6.479 ; 6.479 ; Rise       ; clk             ;
;  P_EN[27] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  P_EN[28] ; clk        ; 6.592 ; 6.592 ; Rise       ; clk             ;
;  P_EN[29] ; clk        ; 6.348 ; 6.348 ; Rise       ; clk             ;
;  P_EN[30] ; clk        ; 6.686 ; 6.686 ; Rise       ; clk             ;
;  P_EN[31] ; clk        ; 7.167 ; 7.167 ; Rise       ; clk             ;
;  P_EN[32] ; clk        ; 6.124 ; 6.124 ; Rise       ; clk             ;
;  P_EN[33] ; clk        ; 6.732 ; 6.732 ; Rise       ; clk             ;
;  P_EN[34] ; clk        ; 6.676 ; 6.676 ; Rise       ; clk             ;
;  P_EN[35] ; clk        ; 6.417 ; 6.417 ; Rise       ; clk             ;
;  P_EN[36] ; clk        ; 6.369 ; 6.369 ; Rise       ; clk             ;
;  P_EN[37] ; clk        ; 6.638 ; 6.638 ; Rise       ; clk             ;
;  P_EN[38] ; clk        ; 6.928 ; 6.928 ; Rise       ; clk             ;
;  P_EN[39] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  P_EN[40] ; clk        ; 7.117 ; 7.117 ; Rise       ; clk             ;
;  P_EN[41] ; clk        ; 6.836 ; 6.836 ; Rise       ; clk             ;
;  P_EN[42] ; clk        ; 7.513 ; 7.513 ; Rise       ; clk             ;
;  P_EN[43] ; clk        ; 6.335 ; 6.335 ; Rise       ; clk             ;
;  P_EN[44] ; clk        ; 6.652 ; 6.652 ; Rise       ; clk             ;
;  P_EN[45] ; clk        ; 7.028 ; 7.028 ; Rise       ; clk             ;
;  P_EN[46] ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  P_EN[47] ; clk        ; 6.689 ; 6.689 ; Rise       ; clk             ;
;  P_EN[48] ; clk        ; 7.062 ; 7.062 ; Rise       ; clk             ;
;  P_EN[49] ; clk        ; 6.668 ; 6.668 ; Rise       ; clk             ;
;  P_EN[50] ; clk        ; 6.875 ; 6.875 ; Rise       ; clk             ;
;  P_EN[51] ; clk        ; 6.655 ; 6.655 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; P_EN[*]   ; clk        ; 3.507 ; 3.507 ; Rise       ; clk             ;
;  P_EN[0]  ; clk        ; 3.667 ; 3.667 ; Rise       ; clk             ;
;  P_EN[1]  ; clk        ; 3.767 ; 3.767 ; Rise       ; clk             ;
;  P_EN[2]  ; clk        ; 3.588 ; 3.588 ; Rise       ; clk             ;
;  P_EN[3]  ; clk        ; 4.016 ; 4.016 ; Rise       ; clk             ;
;  P_EN[4]  ; clk        ; 3.882 ; 3.882 ; Rise       ; clk             ;
;  P_EN[5]  ; clk        ; 4.320 ; 4.320 ; Rise       ; clk             ;
;  P_EN[6]  ; clk        ; 3.970 ; 3.970 ; Rise       ; clk             ;
;  P_EN[7]  ; clk        ; 3.617 ; 3.617 ; Rise       ; clk             ;
;  P_EN[8]  ; clk        ; 3.692 ; 3.692 ; Rise       ; clk             ;
;  P_EN[9]  ; clk        ; 4.486 ; 4.486 ; Rise       ; clk             ;
;  P_EN[10] ; clk        ; 4.294 ; 4.294 ; Rise       ; clk             ;
;  P_EN[11] ; clk        ; 4.363 ; 4.363 ; Rise       ; clk             ;
;  P_EN[12] ; clk        ; 3.827 ; 3.827 ; Rise       ; clk             ;
;  P_EN[13] ; clk        ; 4.083 ; 4.083 ; Rise       ; clk             ;
;  P_EN[14] ; clk        ; 3.944 ; 3.944 ; Rise       ; clk             ;
;  P_EN[15] ; clk        ; 3.586 ; 3.586 ; Rise       ; clk             ;
;  P_EN[16] ; clk        ; 3.511 ; 3.511 ; Rise       ; clk             ;
;  P_EN[17] ; clk        ; 4.095 ; 4.095 ; Rise       ; clk             ;
;  P_EN[18] ; clk        ; 3.768 ; 3.768 ; Rise       ; clk             ;
;  P_EN[19] ; clk        ; 4.015 ; 4.015 ; Rise       ; clk             ;
;  P_EN[20] ; clk        ; 3.867 ; 3.867 ; Rise       ; clk             ;
;  P_EN[21] ; clk        ; 3.905 ; 3.905 ; Rise       ; clk             ;
;  P_EN[22] ; clk        ; 4.344 ; 4.344 ; Rise       ; clk             ;
;  P_EN[23] ; clk        ; 3.981 ; 3.981 ; Rise       ; clk             ;
;  P_EN[24] ; clk        ; 4.335 ; 4.335 ; Rise       ; clk             ;
;  P_EN[25] ; clk        ; 3.592 ; 3.592 ; Rise       ; clk             ;
;  P_EN[26] ; clk        ; 3.614 ; 3.614 ; Rise       ; clk             ;
;  P_EN[27] ; clk        ; 3.871 ; 3.871 ; Rise       ; clk             ;
;  P_EN[28] ; clk        ; 3.718 ; 3.718 ; Rise       ; clk             ;
;  P_EN[29] ; clk        ; 3.600 ; 3.600 ; Rise       ; clk             ;
;  P_EN[30] ; clk        ; 3.771 ; 3.771 ; Rise       ; clk             ;
;  P_EN[31] ; clk        ; 3.929 ; 3.929 ; Rise       ; clk             ;
;  P_EN[32] ; clk        ; 3.507 ; 3.507 ; Rise       ; clk             ;
;  P_EN[33] ; clk        ; 3.720 ; 3.720 ; Rise       ; clk             ;
;  P_EN[34] ; clk        ; 3.761 ; 3.761 ; Rise       ; clk             ;
;  P_EN[35] ; clk        ; 3.565 ; 3.565 ; Rise       ; clk             ;
;  P_EN[36] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  P_EN[37] ; clk        ; 3.737 ; 3.737 ; Rise       ; clk             ;
;  P_EN[38] ; clk        ; 3.876 ; 3.876 ; Rise       ; clk             ;
;  P_EN[39] ; clk        ; 3.744 ; 3.744 ; Rise       ; clk             ;
;  P_EN[40] ; clk        ; 3.985 ; 3.985 ; Rise       ; clk             ;
;  P_EN[41] ; clk        ; 3.864 ; 3.864 ; Rise       ; clk             ;
;  P_EN[42] ; clk        ; 4.095 ; 4.095 ; Rise       ; clk             ;
;  P_EN[43] ; clk        ; 3.579 ; 3.579 ; Rise       ; clk             ;
;  P_EN[44] ; clk        ; 3.748 ; 3.748 ; Rise       ; clk             ;
;  P_EN[45] ; clk        ; 3.859 ; 3.859 ; Rise       ; clk             ;
;  P_EN[46] ; clk        ; 3.608 ; 3.608 ; Rise       ; clk             ;
;  P_EN[47] ; clk        ; 3.769 ; 3.769 ; Rise       ; clk             ;
;  P_EN[48] ; clk        ; 3.895 ; 3.895 ; Rise       ; clk             ;
;  P_EN[49] ; clk        ; 3.751 ; 3.751 ; Rise       ; clk             ;
;  P_EN[50] ; clk        ; 3.778 ; 3.778 ; Rise       ; clk             ;
;  P_EN[51] ; clk        ; 3.741 ; 3.741 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 312      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 312      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 52    ; 52   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 10 21:36:05 2017
Info: Command: quartus_sta g21_lab2 -c g21_lab2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g21_lab2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.164      -112.528 clk 
Info (332146): Worst-case hold slack is 2.895
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.895         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -183.524 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -50.908 clk 
Info (332146): Worst-case hold slack is 1.840
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.840         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -183.524 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 421 megabytes
    Info: Processing ended: Tue Oct 10 21:36:07 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


