FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */

/* bench 16418.1.0 7d8f71eb476b */
/* bench 16418.1.1 eb984c62c4f7 */
/* bench 16418.1.2 975780b1b01f */
/* bench 16418.1.3 6a56f03428aa */
/* bench 16418.1.4 ff23e8be50b8 */
/* bench 16418.1.5 e95a2af0e554 */
/* bench 15876.0.1 169a67c67981 */
/* bench 15876.0.2 b6624bda2252 */
/* bench 15876.0.3 a4c4d1c7e163 */
/* bench 15876.0.4 0a0ef545034e */
/* bench 15876.0.5 bc5ee275a5f2 */
/* bench 15876.0.6 f2d0e18df332 */
/* bench 15876.0.7 31eb4121640a */
#define cprcr(reg)					\
({							\
	unsigned int tmp;				\
	asm volatile("cprcr %0, "reg"\n":"=b"(tmp));	\
	tmp;						\
})

#define cpwcr(reg, val)					\
({							\
	asm volatile("cpwcr %0, "reg"\n"::"b"(val));	\
})

static inline unsigned int mfcr_hint(void)
{
	return mfcr("cr30");
}

static inline unsigned int mfcr_ccr2(void) { return 0; }

#endif /* __ABI_REG_OPS_H */
