{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 15:59:58 2009 " "Info: Processing started: Wed Mar 25 15:59:58 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digicom -c digicom " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digicom -c digicom" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addlogic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addlogic-addlogic_arch " "Info: Found design unit 1: addlogic-addlogic_arch" {  } { { "addlogic.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/addlogic.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 addlogic " "Info: Found entity 1: addlogic" {  } { { "addlogic.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/addlogic.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Info: Found design unit 1: control-control_arch" {  } { { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/control.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-decoder " "Info: Found design unit 1: decoder-decoder" {  } { { "decoder.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/decoder.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/decoder.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digicom.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file digicom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digicom " "Info: Found entity 1: digicom" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inpoutp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inpoutp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inpoutp-inpoutp_arch " "Info: Found design unit 1: inpoutp-inpoutp_arch" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 inpoutp " "Info: Found entity 1: inpoutp" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-regs_arch " "Info: Found design unit 1: reg-regs_arch" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regOut.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regOut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regOut-design " "Info: Found design unit 1: regOut-design" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 regOut " "Info: Found entity 1: regOut" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset-simplecom " "Info: Found design unit 1: reset-simplecom" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reset " "Info: Found entity 1: reset" {  } { { "reset.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reset.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scounter-simplecom " "Info: Found design unit 1: scounter-simplecom" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 scounter " "Info: Found entity 1: scounter" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "digicom " "Info: Elaborating entity \"digicom\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ex1.mif " "Warning: Can't find a definition for parameter LPM_FILE -- assuming ex1.mif was intended to be a quoted string" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 912 1040 -24 "inst6" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inpoutp inpoutp:inst4 " "Info: Elaborating entity \"inpoutp\" for hierarchy \"inpoutp:inst4\"" {  } { { "digicom.bdf" "inst4" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -264 80 272 -8 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:inst " "Info: Elaborating entity \"reset\" for hierarchy \"reset:inst\"" {  } { { "digicom.bdf" "inst" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -1000 120 256 -904 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scounter scounter:inst3 " "Info: Elaborating entity \"scounter\" for hierarchy \"scounter:inst3\"" {  } { { "digicom.bdf" "inst3" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -1000 368 568 -808 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "digicom.bdf" "inst1" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -992 800 944 -416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst5 " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst5\"" {  } { { "digicom.bdf" "inst5" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -1000 1168 1352 -648 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addlogic addlogic:inst2 " "Info: Elaborating entity \"addlogic\" for hierarchy \"addlogic:inst2\"" {  } { { "digicom.bdf" "inst2" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -616 1184 1344 -328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst6 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst6\"" {  } { { "digicom.bdf" "inst6" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 912 1040 -24 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst6 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst6\"" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 912 1040 -24 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst6 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ex1.mif " "Info: Parameter \"LPM_FILE\" = \"ex1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 4096 " "Info: Parameter \"LPM_NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Info: Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 912 1040 -24 "inst6" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst6\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst6\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 808 936 -24 "inst6" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst6\|altram:sram LPM_RAM_IO:inst6 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst6\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst6\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 912 1040 -24 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst6 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst6\"" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -152 912 1040 -24 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2891.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2891 " "Info: Found entity 1: altsyncram_2891" {  } { { "db/altsyncram_2891.tdf" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/db/altsyncram_2891.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2891 LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated " "Info: Elaborating entity \"altsyncram_2891\" for hierarchy \"LPM_RAM_IO:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst9 " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:inst9\"" {  } { { "digicom.bdf" "inst9" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -96 1368 1528 32 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regOut regOut:inst11 " "Info: Elaborating entity \"regOut\" for hierarchy \"regOut:inst11\"" {  } { { "digicom.bdf" "inst11" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -248 488 720 -24 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "register_led regOut.vhd(48) " "Warning (10631): VHDL Process Statement warning at regOut.vhd(48): inferring latch(es) for signal or variable \"register_led\", which holds its previous value in one or more paths through the process" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[0\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[0\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[1\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[1\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[2\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[2\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[3\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[3\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[4\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[4\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[5\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[5\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[6\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[6\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_led\[7\] regOut.vhd(48) " "Info (10041): Inferred latch for \"register_led\[7\]\" at regOut.vhd(48)" {  } { { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[7\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[7\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[6\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[6\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[5\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[5\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "inpoutp:inst4\|input\[4\] data_in GND " "Warning (14130): Reduced register \"inpoutp:inst4\|input\[4\]\" with stuck data_in port to stuck value GND" {  } { { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 80 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[7\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[7\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[6\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[6\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[5\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[5\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[4\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[4\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[3\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[3\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[2\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[2\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[1\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[1\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[0\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[0\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[8\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[8\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[9\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[9\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[10\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[10\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[11\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[11\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[12\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[12\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[13\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[13\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[14\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[14\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst6\|datatri\[15\] lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst6\|datatri\[15\]\" to the node \"lpm_ram_io:inst6\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[7\] GND " "Warning (13410): Pin \"inpr\[7\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[6\] GND " "Warning (13410): Pin \"inpr\[6\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[5\] GND " "Warning (13410): Pin \"inpr\[5\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "inpr\[4\] GND " "Warning (13410): Pin \"inpr\[4\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -832 1552 1728 -816 "inpr\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segOut1\[0\] GND " "Warning (13410): Pin \"segOut1\[0\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -528 400 576 -512 "segOut1\[7..0\]" "" } { -184 272 355 -168 "segOut1\[7..0\]" "" } { -536 336 419 -520 "segOut1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segOut2\[0\] GND " "Warning (13410): Pin \"segOut2\[0\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -512 400 576 -496 "segOut2\[7..0\]" "" } { -168 272 355 -152 "segOut2\[7..0\]" "" } { -520 336 419 -504 "segOut2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[24\] GND " "Warning (13410): Pin \"selected_reg\[24\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[16\] GND " "Warning (13410): Pin \"selected_reg\[16\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[8\] GND " "Warning (13410): Pin \"selected_reg\[8\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[0\] GND " "Warning (13410): Pin \"selected_reg\[0\]\" is stuck at GND" {  } { { "digicom.bdf" "" { Schematic "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/digicom.bdf" { { -400 400 589 -384 "selected_reg\[31..0\]" "" } { -232 720 818 -216 "selected_reg\[31..0\]" "" } { -408 296 400 -392 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "scounter.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/scounter.vhd" 106 -1 0 } } { "reg.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/reg.vhd" 47 -1 0 } } { "inpoutp.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/inpoutp.vhd" 53 -1 0 } } { "regOut.vhd" "" { Text "F:/Work2008/NowWorking/DigComV32/자료모음/CD자료/DigComV32/DigComV32VHDL/regOut.vhd" 23 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1095 " "Info: Implemented 1095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "216 " "Info: Implemented 216 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "843 " "Info: Implemented 843 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 16:00:09 2009 " "Info: Processing ended: Wed Mar 25 16:00:09 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
