#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 30 17:05:44 2025
# Process ID: 33624
# Current directory: D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Top_student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_student.tcl
# Log file: D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.runs/synth_1/Top_student.vds
# Journal file: D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_student.tcl -notrace
Command: synth_design -top Top_student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37460 
WARNING: [Synth 8-2611] redeclaration of ansi port clk_625m is not allowed [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/clk_625m.v:29]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 368.469 ; gain = 111.480
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_student' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/Top_student.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_625m' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/clk_625m.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_625m' (1#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/clk_625m.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'state_crl' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/state_crl.v:23]
	Parameter start bound to: 2'b00 
	Parameter gameplay bound to: 2'b01 
	Parameter pause bound to: 2'b10 
	Parameter over bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'difficulty_choose' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/difficulty_choose.v:23]
	Parameter easy bound to: 2'b00 
	Parameter normal bound to: 2'b01 
	Parameter hard bound to: 2'b10 
	Parameter expert bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'difficulty_choose' (3#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/difficulty_choose.v:23]
INFO: [Synth 8-6157] synthesizing module 'on_press' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/on_press.v:23]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/on_press.v:32]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/on_press.v:33]
INFO: [Synth 8-6155] done synthesizing module 'on_press' (4#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/on_press.v:23]
INFO: [Synth 8-6157] synthesizing module 'Start' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/Start.v:23]
INFO: [Synth 8-6157] synthesizing module 'xy_coordinate' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/xy_coordinate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xy_coordinate' (5#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/xy_coordinate.v:23]
INFO: [Synth 8-6157] synthesizing module 'begining' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/begining.v:23]
	Parameter starwar bound to: 16'b1111111111111111 
	Parameter difficulty bound to: 16'b1111111111111111 
	Parameter level bound to: 16'b1111111111111111 
	Parameter red bound to: 16'b1111100000000000 
INFO: [Synth 8-6155] done synthesizing module 'begining' (6#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/begining.v:23]
INFO: [Synth 8-6157] synthesizing module 'intro' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/intro.v:23]
	Parameter white bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'intro' (7#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/intro.v:23]
INFO: [Synth 8-6157] synthesizing module 'introduction1' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/introduction1.v:23]
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter FONT_W_LOG bound to: 5 - type: integer 
	Parameter FONT_H_LOG bound to: 7 - type: integer 
	Parameter CHAR_GAP_X bound to: 1 - type: integer 
	Parameter LINE_GAP_Y bound to: 2 - type: integer 
	Parameter CHAR_STEP_X bound to: 6 - type: integer 
	Parameter LINE_STEP_Y bound to: 9 - type: integer 
	Parameter X0 bound to: 4 - type: integer 
	Parameter Y0 bound to: 8 - type: integer 
	Parameter LINE0_LEN bound to: 12 - type: integer 
	Parameter LINE1_LEN bound to: 12 - type: integer 
	Parameter LINE2_LEN bound to: 13 - type: integer 
	Parameter LINE3_LEN bound to: 16 - type: integer 
	Parameter NUM_LINES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'introduction1' (8#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/introduction1.v:23]
INFO: [Synth 8-6157] synthesizing module 'intro2' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/intro2.v:23]
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter FONT_W bound to: 5 - type: integer 
	Parameter FONT_H bound to: 7 - type: integer 
	Parameter CHAR_GAP_X bound to: 1 - type: integer 
	Parameter LINE_GAP_Y bound to: 2 - type: integer 
	Parameter CHAR_STEP_X bound to: 6 - type: integer 
	Parameter LINE_STEP_Y bound to: 9 - type: integer 
	Parameter X0 bound to: 4 - type: integer 
	Parameter Y0 bound to: 8 - type: integer 
	Parameter LINE0_LEN bound to: 12 - type: integer 
	Parameter LINE1_LEN bound to: 13 - type: integer 
	Parameter LINE2_LEN bound to: 15 - type: integer 
	Parameter LINE3_LEN bound to: 13 - type: integer 
	Parameter LINE4_LEN bound to: 16 - type: integer 
	Parameter NUM_LINES bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intro2' (9#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/intro2.v:23]
INFO: [Synth 8-6157] synthesizing module 'intro3' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/intro3.v:23]
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter FONT_W bound to: 5 - type: integer 
	Parameter FONT_H bound to: 7 - type: integer 
	Parameter CHAR_GAP_X bound to: 1 - type: integer 
	Parameter LINE_GAP_Y bound to: 2 - type: integer 
	Parameter CHAR_STEP_X bound to: 6 - type: integer 
	Parameter LINE_STEP_Y bound to: 9 - type: integer 
	Parameter X0 bound to: 4 - type: integer 
	Parameter Y0 bound to: 8 - type: integer 
	Parameter LINE0_LEN bound to: 12 - type: integer 
	Parameter LINE1_LEN bound to: 14 - type: integer 
	Parameter LINE2_LEN bound to: 15 - type: integer 
	Parameter LINE3_LEN bound to: 12 - type: integer 
	Parameter LINE4_LEN bound to: 15 - type: integer 
	Parameter NUM_LINES bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intro3' (10#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/intro3.v:23]
INFO: [Synth 8-6157] synthesizing module 'skill1' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/skill1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'skill1' (11#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/skill1.v:23]
INFO: [Synth 8-6157] synthesizing module 'skill2' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/skill2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'skill2' (12#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/skill2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Start' (13#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/Start.v:23]
INFO: [Synth 8-6157] synthesizing module 'End' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/over.v:3]
	Parameter color bound to: 16'b1111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'End' (14#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/over.v:3]
INFO: [Synth 8-6157] synthesizing module 'play' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/play.v:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_package' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/enemy_package.v:23]
INFO: [Synth 8-6157] synthesizing module 'move_pulse' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/move_pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'move_pulse' (15#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/move_pulse.v:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_master' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/enemy_master.v:2]
INFO: [Synth 8-6157] synthesizing module 'reset_enemy_new' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/reset_enemy_new.v:23]
	Parameter CLK_HZ bound to: 6250000 - type: integer 
	Parameter DIV_0P8HZ bound to: 7000000 - type: integer 
	Parameter DIV_1P2HZ bound to: 5000000 - type: integer 
	Parameter DIV_1P5HZ bound to: 4000000 - type: integer 
	Parameter DIV_1P8HZ bound to: 3000000 - type: integer 
	Parameter MAX_DIV bound to: 7000000 - type: integer 
	Parameter CNT_W bound to: 23 - type: integer 
	Parameter STEP0 bound to: 6'b000000 
	Parameter STEP1 bound to: 6'b001011 
	Parameter STEP2 bound to: 6'b010110 
	Parameter STEP3 bound to: 6'b100001 
	Parameter STEP4 bound to: 6'b101100 
INFO: [Synth 8-6155] done synthesizing module 'reset_enemy_new' (16#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/reset_enemy_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'reset_enemy_new2' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/reset_enemy_new2.v:23]
	Parameter CLK_HZ bound to: 6250000 - type: integer 
	Parameter DIV_0P2HZ bound to: 30000000 - type: integer 
	Parameter DIV_0P5HZ bound to: 15000000 - type: integer 
	Parameter MAX_DIV bound to: 30000000 - type: integer 
	Parameter CNT_W bound to: 25 - type: integer 
	Parameter STEP0 bound to: 6'b000000 
	Parameter STEP1 bound to: 6'b001011 
	Parameter STEP2 bound to: 6'b010110 
	Parameter STEP3 bound to: 6'b100001 
	Parameter STEP4 bound to: 6'b101100 
INFO: [Synth 8-6155] done synthesizing module 'reset_enemy_new2' (17#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/reset_enemy_new2.v:23]
INFO: [Synth 8-6157] synthesizing module 'enemy_unit' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/enemy_unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'enemy_move' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/enemy_move.v:1]
INFO: [Synth 8-6155] done synthesizing module 'enemy_move' (18#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/enemy_move.v:1]
INFO: [Synth 8-6157] synthesizing module 'position_check' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/position_check.v:1]
	Parameter image_width bound to: 4'b1000 
	Parameter image_height bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'position_check' (19#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/position_check.v:1]
INFO: [Synth 8-6155] done synthesizing module 'enemy_unit' (20#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/enemy_unit.v:2]
INFO: [Synth 8-6157] synthesizing module 'enemy_unit2' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/enemy_unit2.v:24]
INFO: [Synth 8-6157] synthesizing module 'enemy_move2' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/enemy_move2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_move2' (21#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/enemy_move2.v:23]
INFO: [Synth 8-6157] synthesizing module 'position_check2' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/position_check2.v:23]
	Parameter image_width bound to: 4'b1000 
	Parameter image_height bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'position_check2' (22#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/position_check2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'enemy_unit2' (23#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/enemy_unit2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'enemy_master' (24#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/FDPvivado1.srcs/FDPvivado1.srcs/sources_1/new/enemy_master.v:2]
INFO: [Synth 8-6155] done synthesizing module 'enemy_package' (25#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/enemy_package.v:23]
INFO: [Synth 8-6157] synthesizing module 'starship' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/starship.v:1]
	Parameter NONE bound to: 2'b00 
	Parameter UP bound to: 2'b01 
	Parameter DOWN bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'starship_design' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/starship_design.v:8]
	Parameter SHIELD_RADIUS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'starship_design' (26#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/starship_design.v:8]
INFO: [Synth 8-6155] done synthesizing module 'starship' (27#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/starship.v:1]
INFO: [Synth 8-6157] synthesizing module 'priority_module' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/priority_module.v:23]
	Parameter background bound to: 16'b0000000000000000 
	Parameter starship bound to: 16'b0110001101001101 
	Parameter bullet bound to: 16'b1011100001000001 
	Parameter enemy bound to: 16'b0011101100001001 
	Parameter red bound to: 16'b1111100100000100 
	Parameter white bound to: 16'b1111111111111111 
	Parameter CD bound to: 16'b0100101110111111 
	Parameter shield bound to: 16'b0101110111111111 
INFO: [Synth 8-6155] done synthesizing module 'priority_module' (28#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/priority_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'bullet_module' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_module.v:5]
	Parameter max_bullets_normal bound to: 4 - type: integer 
	Parameter max_bullets_skill bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_module.v:75]
WARNING: [Synth 8-6014] Unused sequential element break_reg was removed.  [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_module.v:100]
WARNING: [Synth 8-6014] Unused sequential element bx_reg was removed.  [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_module.v:153]
WARNING: [Synth 8-6014] Unused sequential element by_reg was removed.  [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_module.v:154]
INFO: [Synth 8-6155] done synthesizing module 'bullet_module' (29#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_module.v:5]
INFO: [Synth 8-6157] synthesizing module 'bullet_CD_display' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_CD_display.v:3]
	Parameter MAX_COUNT bound to: 25'b1110111001101011001001111 
	Parameter CENTER bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bullet_CD_display' (30#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_CD_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'score_display' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/score_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'score_display' (31#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/score_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'hp_bar' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/hp_bar.v:7]
	Parameter SHIELD_COOLDOWN bound to: 62500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hp_bar' (32#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/hp_bar.v:7]
INFO: [Synth 8-6157] synthesizing module 'pulse' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pulse' (33#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/pulse.v:23]
INFO: [Synth 8-6155] done synthesizing module 'play' (34#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/play.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state_crl' (35#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/state_crl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_student' (36#1) [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/Top_student.v:22]
WARNING: [Synth 8-3331] design starship_design has unconnected port clk
WARNING: [Synth 8-3331] design play has unconnected port clk
WARNING: [Synth 8-3331] design play has unconnected port sample_pixel
WARNING: [Synth 8-3331] design skill2 has unconnected port x[6]
WARNING: [Synth 8-3331] design skill2 has unconnected port x[5]
WARNING: [Synth 8-3331] design skill2 has unconnected port x[4]
WARNING: [Synth 8-3331] design skill2 has unconnected port x[3]
WARNING: [Synth 8-3331] design skill2 has unconnected port x[2]
WARNING: [Synth 8-3331] design skill2 has unconnected port x[1]
WARNING: [Synth 8-3331] design skill2 has unconnected port x[0]
WARNING: [Synth 8-3331] design skill2 has unconnected port y[6]
WARNING: [Synth 8-3331] design skill2 has unconnected port y[5]
WARNING: [Synth 8-3331] design skill2 has unconnected port y[4]
WARNING: [Synth 8-3331] design skill2 has unconnected port y[3]
WARNING: [Synth 8-3331] design skill2 has unconnected port y[2]
WARNING: [Synth 8-3331] design skill2 has unconnected port y[1]
WARNING: [Synth 8-3331] design skill2 has unconnected port y[0]
WARNING: [Synth 8-3331] design skill1 has unconnected port x[6]
WARNING: [Synth 8-3331] design skill1 has unconnected port x[5]
WARNING: [Synth 8-3331] design skill1 has unconnected port x[4]
WARNING: [Synth 8-3331] design skill1 has unconnected port x[3]
WARNING: [Synth 8-3331] design skill1 has unconnected port x[2]
WARNING: [Synth 8-3331] design skill1 has unconnected port x[1]
WARNING: [Synth 8-3331] design skill1 has unconnected port x[0]
WARNING: [Synth 8-3331] design skill1 has unconnected port y[6]
WARNING: [Synth 8-3331] design skill1 has unconnected port y[5]
WARNING: [Synth 8-3331] design skill1 has unconnected port y[4]
WARNING: [Synth 8-3331] design skill1 has unconnected port y[3]
WARNING: [Synth 8-3331] design skill1 has unconnected port y[2]
WARNING: [Synth 8-3331] design skill1 has unconnected port y[1]
WARNING: [Synth 8-3331] design skill1 has unconnected port y[0]
WARNING: [Synth 8-3331] design Start has unconnected port frame_begin
WARNING: [Synth 8-3331] design Start has unconnected port sample_pixel
WARNING: [Synth 8-3331] design Top_student has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_student has unconnected port SW0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 467.055 ; gain = 210.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 467.055 ; gain = 210.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 467.055 ; gain = 210.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/constrs_1/new/my_constriant.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/constrs_1/new/my_constriant.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/constrs_1/new/my_constriant.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/constrs_1/new/my_constriant.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/constrs_1/new/my_constriant.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 831.926 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 831.941 ; gain = 574.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 831.941 ; gain = 574.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 831.941 ; gain = 574.953
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_625m" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "level_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pixel_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "get_line_char" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char9" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_line_char10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "image" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/enemy_move2.v:57]
INFO: [Synth 8-5546] ROM "y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "image" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/bullet_module.v:45]
INFO: [Synth 8-5546] ROM "CD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "break" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'anode_reg' in module 'score_display'
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "anode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "starship_hp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "red_flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             1111
*
                 iSTATE0 |                              001 |                             1110
                 iSTATE1 |                              010 |                             1101
                 iSTATE2 |                              011 |                             1011
                  iSTATE |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'anode_reg' using encoding 'sequential' in module 'score_display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 831.941 ; gain = 574.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |play             |           1|     34213|
|2     |state_crl__GB1   |           1|       356|
|3     |state_crl__GB2   |           1|     25614|
|4     |Top_student__GC0 |           1|      2216|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 39    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 20    
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 116   
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 26    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 23    
	   3 Input      3 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              350 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                9 Bit    Registers := 10    
	                7 Bit    Registers := 30    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 120   
+---Multipliers : 
	                32x32  Multipliers := 2     
	                 5x25  Multipliers := 1     
+---Muxes : 
	   2 Input    350 Bit        Muxes := 47    
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 11    
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   4 Input     23 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 71    
	   2 Input      9 Bit        Muxes := 10    
	   2 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 28    
	   5 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 37    
	  32 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 352   
	  27 Input      5 Bit        Muxes := 4     
	  31 Input      5 Bit        Muxes := 5     
	  29 Input      5 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 14    
	   2 Input      3 Bit        Muxes := 20    
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 129   
	   4 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module move_pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
Module reset_enemy_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 4     
Module reset_enemy_new2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 4     
Module enemy_move__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module position_check__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module position_check__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module position_check__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module position_check__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module position_check 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module position_check2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module position_check2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module position_check2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module position_check2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module enemy_move2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module position_check2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module enemy_unit2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module starship_design 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module starship 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module priority_module 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
Module bullet_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 78    
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              350 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    350 Bit        Muxes := 47    
	   2 Input     14 Bit        Muxes := 71    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module bullet_CD_display 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---Multipliers : 
	                 5x25  Multipliers := 1     
Module score_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module hp_bar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module on_press__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module on_press 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module difficulty_choose 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module End 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module begining 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
Module intro 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module introduction1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 92    
	  27 Input      5 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module intro2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 140   
	  31 Input      5 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module intro3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 120   
	  29 Input      5 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module skill1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module skill2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Start 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module state_crl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
Module clk_625m 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enemy_move2_inst/y_direction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/starship_design.v:52]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/imports/Integration/space_invader_draft.srcs/sources_1/new/starship_design.v:52]
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: Generating DSP C0/shield_flag3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
DSP Report: operator C0/shield_flag3 is absorbed into DSP C0/shield_flag3.
INFO: [Synth 8-5546] ROM "anode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'u134/pixel_data_reg[15:0]' into 'u12/pixel_data_reg[15:0]' [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/skill2.v:32]
WARNING: [Synth 8-6014] Unused sequential element u134/pixel_data_reg was removed.  [D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.srcs/sources_1/new/skill2.v:32]
INFO: [Synth 8-5546] ROM "en/y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Top_student has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_student has unconnected port SW0
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\st/pl /bu/\frame_count_comparator_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset/random_num_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset2/random_num_5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset2/random_num_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset2/random_num_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset2/random_num_2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset2/random_num_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset/random_num_5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset/random_num_4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset/random_num_3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/u_reset/random_num_2_reg[6] )
INFO: [Synth 8-3886] merging instance 'st/pl/hp/shield_counter_reg[26]' (FDCE) to 'st/pl/hp/shield_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'st/pl/hp/shield_counter_reg[27]' (FDCE) to 'st/pl/hp/shield_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'st/pl/hp/shield_counter_reg[28]' (FDCE) to 'st/pl/hp/shield_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'st/pl/hp/shield_counter_reg[29]' (FDCE) to 'st/pl/hp/shield_counter_reg[31]'
INFO: [Synth 8-3886] merging instance 'st/pl/hp/shield_counter_reg[31]' (FDCE) to 'st/pl/hp/shield_counter_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /hp/\shield_counter_reg[30] )
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy1/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy5/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy25/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy24/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy24/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy23/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy23/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy22/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy22/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy21/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/u_reset2/start_q_reg' (FD) to 'st/pl/u2/u_enemy_master/u_reset/start_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy5/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy4/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy4/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy3/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy3/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy2/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[336]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[337]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[337]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[338]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[338]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[339]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[339]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[340]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[340]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[341]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[341]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[342]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[342]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[343]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[343]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[344]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[344]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[345]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[345]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[346]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[346]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[347]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[347]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[348]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[348]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[349]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /bu/\bullet_xy_array_reg[349] )
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[322]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[323]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[323]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[324]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[324]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[325]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[325]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[326]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[326]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[327]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[327]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[328]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[328]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[329]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[329]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[330]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[330]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[331]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[331]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[332]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[332]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[333]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[333]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[334]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[334]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[335]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /bu/\bullet_xy_array_reg[335] )
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[308]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[309]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[309]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[310]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[310]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[311]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[311]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[312]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[312]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[313]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[313]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[314]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[314]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[315]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[315]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[316]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[316]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[317]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[317]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[318]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[318]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[319]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[319]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[320]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[320]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[321]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /bu/\bullet_xy_array_reg[321] )
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[294]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[295]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[295]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[296]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[296]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[297]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[297]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[298]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[298]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[299]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[299]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[300]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[300]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[301]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[301]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[302]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[302]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[303]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[303]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[304]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[304]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[305]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[305]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[306]'
INFO: [Synth 8-3886] merging instance 'st/pl/bu/bullet_xy_array_reg[306]' (FDRE) to 'st/pl/bu/bullet_xy_array_reg[307]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /bu/\bullet_xy_array_reg[307] )
INFO: [Synth 8-3886] merging instance 'st/pl/star/centre_x_reg[0]' (FDPE) to 'st/pl/star/centre_x_reg[2]'
INFO: [Synth 8-3886] merging instance 'st/pl/star/centre_x_reg[1]' (FDCE) to 'st/pl/star/centre_x_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\st/pl /star/\centre_x_reg[2] )
INFO: [Synth 8-3886] merging instance 'st/pl/star/centre_x_reg[3]' (FDCE) to 'st/pl/star/centre_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'st/pl/star/centre_x_reg[4]' (FDCE) to 'st/pl/star/centre_x_reg[6]'
INFO: [Synth 8-3886] merging instance 'st/pl/star/centre_x_reg[5]' (FDCE) to 'st/pl/star/centre_x_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /star/\centre_x_reg[6] )
INFO: [Synth 8-3886] merging instance 'st/pl/pri/pixel_data_reg[1]' (FD) to 'st/pl/pri/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'st/pl/pri/pixel_data_reg[2]' (FD) to 'st/pl/pri/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'st/pl/pri/pixel_data_reg[4]' (FD) to 'st/pl/pri/pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'st/pl/pri/pixel_data_reg[5]' (FD) to 'st/pl/pri/pixel_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/enemy1/enemy_move_inst/anchor_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/enemy5/enemy_move_inst/anchor_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/enemy4/enemy_move_inst/anchor_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/enemy3/enemy_move_inst/anchor_y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\st/pl /u2/\u_enemy_master/enemy2/enemy_move_inst/anchor_y_reg[6] )
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset/random_num_1_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset/random_num_2_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset/random_num_3_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset/random_num_4_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset/random_num_5_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset2/random_num_1_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset2/random_num_2_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset2/random_num_3_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset2/random_num_4_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/u_reset2/random_num_5_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/enemy1/enemy_move_inst/anchor_y_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/enemy2/enemy_move_inst/anchor_y_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/enemy3/enemy_move_inst/anchor_y_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/enemy4/enemy_move_inst/anchor_y_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (u_enemy_master/enemy5/enemy_move_inst/anchor_y_reg[6]) is unused and will be removed from module enemy_package.
WARNING: [Synth 8-3332] Sequential element (centre_x_reg[6]) is unused and will be removed from module starship.
WARNING: [Synth 8-3332] Sequential element (centre_x_reg[2]) is unused and will be removed from module starship.
WARNING: [Synth 8-3332] Sequential element (bullet_xy_array_reg[349]) is unused and will be removed from module bullet_module.
WARNING: [Synth 8-3332] Sequential element (bullet_xy_array_reg[335]) is unused and will be removed from module bullet_module.
WARNING: [Synth 8-3332] Sequential element (bullet_xy_array_reg[321]) is unused and will be removed from module bullet_module.
WARNING: [Synth 8-3332] Sequential element (bullet_xy_array_reg[307]) is unused and will be removed from module bullet_module.
WARNING: [Synth 8-3332] Sequential element (frame_count_comparator_reg[4]) is unused and will be removed from module bullet_module.
WARNING: [Synth 8-3332] Sequential element (shield_counter_reg[30]) is unused and will be removed from module hp_bar.
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[0]' (FDS) to 'sti_2/sta/be/pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[1]' (FDS) to 'sti_2/sta/be/pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[2]' (FDS) to 'sti_2/sta/be/pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[3]' (FDS) to 'sti_2/sta/be/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[4]' (FDS) to 'sti_2/sta/be/pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[5]' (FDS) to 'sti_2/sta/be/pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[6]' (FDS) to 'sti_2/sta/be/pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[7]' (FDS) to 'sti_2/sta/be/pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[8]' (FDS) to 'sti_2/sta/be/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[9]' (FDS) to 'sti_2/sta/be/pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[11]' (FDS) to 'sti_2/sta/be/pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[12]' (FDS) to 'sti_2/sta/be/pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[13]' (FDS) to 'sti_2/sta/be/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/be/pixel_data_reg[14]' (FDS) to 'sti_2/sta/be/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/u12/pixel_data_reg[1]' (FD) to 'sti_2/sta/u12/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/u12/pixel_data_reg[2]' (FD) to 'sti_2/sta/u12/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/u12/pixel_data_reg[4]' (FD) to 'sti_2/sta/u12/pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/u12/pixel_data_reg[5]' (FD) to 'sti_2/sta/u12/pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/pixel_data_reg[1]' (FD) to 'sti_2/sta/pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/pixel_data_reg[4]' (FD) to 'sti_2/sta/pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'sti_2/sta/pixel_data_reg[5]' (FD) to 'sti_2/sta/pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'st/pl/u2/u_enemy_master/enemy21/ka_q_reg' (FD) to 'st/pl/u2/u_enemy_master/enemy2/ka_q_reg'
INFO: [Synth 8-3886] merging instance 'sti_1/oled_data_reg[1]' (FD) to 'sti_1/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'sti_1/oled_data_reg[4]' (FD) to 'sti_1/oled_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'sti_1/oled_data_reg[5]' (FD) to 'sti_1/oled_data_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:06 . Memory (MB): peak = 843.719 ; gain = 586.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|hp_bar      | starship_hp | 32x16         | LUT            | 
+------------+-------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|starship    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|starship    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|starship    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|starship    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|starship    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|starship    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|starship    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|starship    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |play             |           1|      9971|
|2     |state_crl__GB1   |           1|       226|
|3     |state_crl__GB2   |           1|     10358|
|4     |Top_student__GC0 |           1|       760|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 861.461 ; gain = 604.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:16 . Memory (MB): peak = 886.246 ; gain = 629.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------+------------+----------+
|      |RTL Partition    |Replication |Instances |
+------+-----------------+------------+----------+
|1     |play             |           1|      9971|
|2     |state_crl__GB1   |           1|       226|
|3     |state_crl__GB2   |           1|     10358|
|4     |Top_student__GC0 |           1|       760|
+------+-----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:20 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:21 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:21 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:21 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   947|
|3     |DSP48E1 |     6|
|4     |LUT1    |   138|
|5     |LUT2    |  1168|
|6     |LUT3    |   852|
|7     |LUT4    |  1191|
|8     |LUT5    |  1696|
|9     |LUT6    |  2726|
|10    |MUXF7   |    18|
|11    |MUXF8   |     1|
|12    |FDCE    |    58|
|13    |FDE_1   |    32|
|14    |FDPE    |     3|
|15    |FDRE    |   965|
|16    |FDSE    |   103|
|17    |IBUF    |    12|
|18    |OBUF    |    34|
|19    |OBUFT   |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------+------+
|      |Instance                         |Module             |Cells |
+------+---------------------------------+-------------------+------+
|1     |top                              |                   |  9953|
|2     |  cl                             |clk_625m           |     8|
|3     |  oled                           |Oled_Display       |  1028|
|4     |  st                             |state_crl          |  8650|
|5     |    di                           |difficulty_choose  |    82|
|6     |    en                           |End                |    75|
|7     |    pl                           |play               |  3932|
|8     |      bu                         |bullet_module      |  1394|
|9     |      bu_cd                      |bullet_CD_display  |   259|
|10    |      hp                         |hp_bar             |   114|
|11    |      pri                        |priority_module    |    24|
|12    |      pu                         |pulse              |     5|
|13    |      sc                         |score_display      |   208|
|14    |      star                       |starship           |   381|
|15    |        C0                       |starship_design    |   185|
|16    |      u2                         |enemy_package      |  1360|
|17    |        u_enemy_master           |enemy_master       |  1286|
|18    |          enemy1                 |enemy_unit         |    78|
|19    |            enemy_move_inst      |enemy_move_24      |    56|
|20    |            position_check_inst  |position_check_25  |    15|
|21    |          enemy2                 |enemy_unit_2       |    85|
|22    |            enemy_move_inst      |enemy_move_22      |    57|
|23    |            position_check_inst  |position_check_23  |    14|
|24    |          enemy21                |enemy_unit2        |   101|
|25    |            enemy_move2_inst     |enemy_move2_20     |    79|
|26    |            position_check2_inst |position_check2_21 |    13|
|27    |          enemy22                |enemy_unit2_3      |   101|
|28    |            enemy_move2_inst     |enemy_move2_18     |    80|
|29    |            position_check2_inst |position_check2_19 |    12|
|30    |          enemy23                |enemy_unit2_4      |   102|
|31    |            enemy_move2_inst     |enemy_move2_16     |    80|
|32    |            position_check2_inst |position_check2_17 |    13|
|33    |          enemy24                |enemy_unit2_5      |   102|
|34    |            enemy_move2_inst     |enemy_move2_14     |    80|
|35    |            position_check2_inst |position_check2_15 |    13|
|36    |          enemy25                |enemy_unit2_6      |   100|
|37    |            enemy_move2_inst     |enemy_move2        |    80|
|38    |            position_check2_inst |position_check2    |    10|
|39    |          enemy3                 |enemy_unit_7       |    74|
|40    |            enemy_move_inst      |enemy_move_12      |    56|
|41    |            position_check_inst  |position_check_13  |    10|
|42    |          enemy4                 |enemy_unit_8       |    99|
|43    |            enemy_move_inst      |enemy_move_10      |    56|
|44    |            position_check_inst  |position_check_11  |    36|
|45    |          enemy5                 |enemy_unit_9       |    75|
|46    |            enemy_move_inst      |enemy_move         |    56|
|47    |            position_check_inst  |position_check     |    11|
|48    |          u_reset                |reset_enemy_new    |   187|
|49    |          u_reset2               |reset_enemy_new2   |   180|
|50    |        u_move_pulse             |move_pulse         |    74|
|51    |      xy                         |xy_coordinate_1    |   175|
|52    |    sta                          |Start              |  4414|
|53    |      be                         |begining           |     3|
|54    |      in                         |intro              |     1|
|55    |      int1                       |introduction1      |   793|
|56    |      int2                       |intro2             |   977|
|57    |      int3                       |intro3             |   986|
|58    |      u12                        |skill1             |    12|
|59    |      xy                         |xy_coordinate      |  1524|
|60    |    u0                           |on_press           |    66|
|61    |    u1                           |on_press_0         |    64|
+------+---------------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1022.406 ; gain = 765.418
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1022.406 ; gain = 400.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:22 . Memory (MB): peak = 1022.406 ; gain = 765.418
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 67 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:25 . Memory (MB): peak = 1022.406 ; gain = 778.246
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/github/EE2026-Star-War/project_123.xpr/project_1/project_1.runs/synth_1/Top_student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_student_utilization_synth.rpt -pb Top_student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1022.406 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 17:07:21 2025...
