//not gate 
//data flow
module not1(input a,output y)
assign y=~a;
endmodule

#structural
module not1(input a,output y)
not(y,a);
endmodule

#behavioral
module not1(input a,output y)
always@(*)
begin
y=~a;
end
endmodule

#testbench
module tb;
  reg a;        // input
  wire y;       // output
  // Instantiate DUT
  not1 dut(.a(a), .y(y));
  initial begin
    $dumpfile("not_gate.vcd");   // for waveform view
    $dumpvars(0, tb);
    $monitor("Time=%0t | a=%b | y=%b", $time, a, y);
    // Apply test cases
    a = 0; #5;   // expect y=1
    a = 1; #5;   // expect y=0
    
    $finish;
  end
endmodule
