Info: Starting: Create simulation model
Info: qsys-generate /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading avlm_avls_1x1_vhdl/avlm_avls_1x1.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 21.1]
Progress: Parameterizing module clk
Progress: Adding master_0 [altera_avalon_mm_master_bfm 21.1]
Info: altera_avalon_mm_master_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module master_0
Progress: Adding merlin_master_agent_0 [altera_merlin_master_agent 21.1]
Progress: Parameterizing module merlin_master_agent_0
Progress: Adding mm_monitor_0 [altera_avalon_mm_monitor 21.1]
Info: altera_avalon_mm_monitor: Preferred Simulation Language is set to None.
Progress: Parameterizing module mm_monitor_0
Progress: Adding monitor_0 [monitor 1.0]
Progress: Parameterizing module monitor_0
Progress: Adding slave_0 [altera_avalon_mm_slave_bfm 21.1]
Info: altera_avalon_mm_slave_bfm: Preferred Simulation Language is set to None.
Progress: Parameterizing module slave_0
Progress: Adding slave_0__0 [slave_0 1.0]
Progress: Parameterizing module slave_0__0
Progress: Adding slave_0___ [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module slave_0___
Progress: Adding slave_0_err [slave_template 2.0]
Progress: Parameterizing module slave_0_err
Progress: Adding test_0 [test 1.0]
Progress: Parameterizing module test_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avlm_avls_1x1: Generating avlm_avls_1x1 "avlm_avls_1x1" for SIM_VHDL
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has address signal 32 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has readdata signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: master_0: "avlm_avls_1x1" instantiated altera_avalon_mm_master_bfm "master_0"
Info: monitor_0: "avlm_avls_1x1" instantiated monitor "monitor_0"
Info: slave_0: "avlm_avls_1x1" instantiated altera_avalon_mm_slave_bfm "slave_0"
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/submodules/mentor/verbosity_pkg.sv
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/submodules/mentor/avalon_mm_pkg.sv
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/submodules/mentor/avalon_utilities_pkg.sv
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/submodules/verbosity_pkg.sv
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/submodules/avalon_mm_pkg.sv
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/submodules/avalon_utilities_pkg.sv
Info: mm_interconnect_0: "avlm_avls_1x1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "avlm_avls_1x1" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: master_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_m0_translator"
Info: monitor_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "monitor_0_s0_translator"
Info: avlm_avls_1x1: Done "avlm_avls_1x1" with 8 modules, 24 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/avlm_avls_1x1.spd --output-directory=/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/avlm_avls_1x1.spd --output-directory=/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	8 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1.qsys --block-symbol-file --output-directory=/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1 --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading avlm_avls_1x1_vhdl/avlm_avls_1x1.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 21.1]
Progress: Parameterizing module clk
Progress: Adding master_0 [altera_avalon_mm_master_bfm 21.1]
Progress: Parameterizing module master_0
Progress: Adding merlin_master_agent_0 [altera_merlin_master_agent 21.1]
Progress: Parameterizing module merlin_master_agent_0
Progress: Adding mm_monitor_0 [altera_avalon_mm_monitor 21.1]
Progress: Parameterizing module mm_monitor_0
Progress: Adding monitor_0 [monitor 1.0]
Progress: Parameterizing module monitor_0
Progress: Adding slave_0 [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module slave_0
Progress: Adding slave_0__0 [slave_0 1.0]
Progress: Parameterizing module slave_0__0
Progress: Adding slave_0___ [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module slave_0___
Progress: Adding slave_0_err [slave_template 2.0]
Progress: Parameterizing module slave_0_err
Progress: Adding test_0 [test 1.0]
Progress: Parameterizing module test_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1.qsys --synthesis=VHDL --output-directory=/home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading avlm_avls_1x1_vhdl/avlm_avls_1x1.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 21.1]
Progress: Parameterizing module clk
Progress: Adding master_0 [altera_avalon_mm_master_bfm 21.1]
Progress: Parameterizing module master_0
Progress: Adding merlin_master_agent_0 [altera_merlin_master_agent 21.1]
Progress: Parameterizing module merlin_master_agent_0
Progress: Adding mm_monitor_0 [altera_avalon_mm_monitor 21.1]
Progress: Parameterizing module mm_monitor_0
Progress: Adding monitor_0 [monitor 1.0]
Progress: Parameterizing module monitor_0
Progress: Adding slave_0 [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module slave_0
Progress: Adding slave_0__0 [slave_0 1.0]
Progress: Parameterizing module slave_0__0
Progress: Adding slave_0___ [altera_avalon_mm_slave_bfm 21.1]
Progress: Parameterizing module slave_0___
Progress: Adding slave_0_err [slave_template 2.0]
Progress: Parameterizing module slave_0_err
Progress: Adding test_0 [test 1.0]
Progress: Parameterizing module test_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: avlm_avls_1x1: Generating avlm_avls_1x1 "avlm_avls_1x1" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has address signal 32 bit wide, but the slave is 12 bit wide.
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has readdata signal 32 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master master_0.m0 and slave monitor_0.s0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: master_0: "avlm_avls_1x1" instantiated altera_avalon_mm_master_bfm "master_0"
Info: monitor_0: "avlm_avls_1x1" instantiated monitor "monitor_0"
Info: slave_0: "avlm_avls_1x1" instantiated altera_avalon_mm_slave_bfm "slave_0"
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/synthesis/submodules/verbosity_pkg.sv
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/synthesis/submodules/avalon_mm_pkg.sv
Info: Reusing file /home/hws_master/np_con/address_test/avlm_avls_1x1_vhdl/avlm_avls_1x1/synthesis/submodules/avalon_utilities_pkg.sv
Info: mm_interconnect_0: "avlm_avls_1x1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: mm_interconnect_1: "avlm_avls_1x1" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: master_0_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_m0_translator"
Info: monitor_0_s0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "monitor_0_s0_translator"
Info: avlm_avls_1x1: Done "avlm_avls_1x1" with 8 modules, 11 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
