

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Mon Aug  5 22:50:09 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d3_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  140351|  140351|  140351|  140351|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- DENSE_1_LOOP  |  140350|  140350|      2807|          -|          -|    50|    no    |
        | + FLAT_1_LOOP  |    2800|    2800|         7|          -|          -|   400|    no    |
        +----------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    161|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       65|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    113|    -|
|Register         |        -|      -|     182|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       65|      5|     603|   1236|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       23|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U26  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U28  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U27  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  421|  962|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_1_bias_U     |dense_1_dense_1_bhbi  |        1|  0|   0|    0|     50|   32|     1|         1600|
    |dense_1_weights_U  |dense_1_dense_1_wg8j  |       64|  0|   0|    0|  20000|   32|     1|       640000|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total              |                      |       65|  0|   0|    0|  20050|   64|     2|       641600|
    +-------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_3_fu_206_p2   |     +    |      0|  0|  21|          15|           6|
    |add_ln14_fu_212_p2     |     +    |      0|  0|  21|          15|          15|
    |i_fu_175_p2            |     +    |      0|  0|  15|           6|           1|
    |j_fu_195_p2            |     +    |      0|  0|  15|           9|           1|
    |and_ln19_fu_257_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_189_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln19_2_fu_245_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln19_fu_239_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln9_fu_169_p2     |   icmp   |      0|  0|  11|           6|           5|
    |or_ln19_fu_251_p2      |    or    |      0|  0|   2|           1|           1|
    |dense_1_out_d0         |  select  |      0|  0|  32|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 161|          94|          42|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  62|         15|    1|         15|
    |grp_fu_151_p1    |  15|          3|   32|         96|
    |i_0_reg_106      |   9|          2|    6|         12|
    |j_0_reg_129      |   9|          2|    9|         18|
    |phi_mul_reg_140  |   9|          2|   15|         30|
    |sum_0_reg_117    |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 113|         26|   95|        235|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln14_3_reg_298  |  15|   0|   15|          0|
    |ap_CS_fsm           |  14|   0|   14|          0|
    |i_0_reg_106         |   6|   0|    6|          0|
    |i_reg_274           |   6|   0|    6|          0|
    |j_0_reg_129         |   9|   0|    9|          0|
    |j_reg_293           |   9|   0|    9|          0|
    |phi_mul_reg_140     |  15|   0|   15|          0|
    |sum_0_reg_117       |  32|   0|   32|          0|
    |tmp_reg_343         |  32|   0|   32|          0|
    |tmp_s_reg_328       |  32|   0|   32|          0|
    |zext_ln13_reg_285   |   6|   0|   15|          9|
    |zext_ln14_reg_279   |   6|   0|   64|         58|
    +--------------------+----+----+-----+-----------+
    |Total               | 182|   0|  249|         67|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    dense_1   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    dense_1   | return value |
|dense_1_out_address0  | out |    6|  ap_memory |  dense_1_out |     array    |
|dense_1_out_ce0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_we0       | out |    1|  ap_memory |  dense_1_out |     array    |
|dense_1_out_d0        | out |   32|  ap_memory |  dense_1_out |     array    |
|flat_array_address0   | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0        | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0         |  in |   32|  ap_memory |  flat_array  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

