
huaiguanjie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001149c  080001b0  080001b0  000011b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a70  0801164c  0801164c  0001264c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080120bc  080120bc  00015a1c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080120bc  080120bc  000130bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080120c4  080120c4  00015a1c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080120c4  080120c4  000130c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080120c8  080120c8  000130c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00001a1c  20000000  080120cc  00014000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d4  20001a20  08013ae8  00015a20  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200023f4  08013ae8  000163f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00015a1c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003c437  00000000  00000000  00015a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005c4e  00000000  00000000  00051e83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ae8  00000000  00000000  00057ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014b9  00000000  00000000  000595c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000324f0  00000000  00000000  0005aa79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002aee0  00000000  00000000  0008cf69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d194  00000000  00000000  000b7e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001d4fdd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007248  00000000  00000000  001d5020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000043  00000000  00000000  001dc268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20001a20 	.word	0x20001a20
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08011634 	.word	0x08011634

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20001a24 	.word	0x20001a24
 80001ec:	08011634 	.word	0x08011634

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	@ 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_ldivmod>:
 8000d58:	b97b      	cbnz	r3, 8000d7a <__aeabi_ldivmod+0x22>
 8000d5a:	b972      	cbnz	r2, 8000d7a <__aeabi_ldivmod+0x22>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bfbe      	ittt	lt
 8000d60:	2000      	movlt	r0, #0
 8000d62:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000d66:	e006      	blt.n	8000d76 <__aeabi_ldivmod+0x1e>
 8000d68:	bf08      	it	eq
 8000d6a:	2800      	cmpeq	r0, #0
 8000d6c:	bf1c      	itt	ne
 8000d6e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d72:	f04f 30ff 	movne.w	r0, #4294967295
 8000d76:	f000 b9d3 	b.w	8001120 <__aeabi_idiv0>
 8000d7a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d7e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d82:	2900      	cmp	r1, #0
 8000d84:	db09      	blt.n	8000d9a <__aeabi_ldivmod+0x42>
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	db1a      	blt.n	8000dc0 <__aeabi_ldivmod+0x68>
 8000d8a:	f000 f84d 	bl	8000e28 <__udivmoddi4>
 8000d8e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d96:	b004      	add	sp, #16
 8000d98:	4770      	bx	lr
 8000d9a:	4240      	negs	r0, r0
 8000d9c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	db1b      	blt.n	8000ddc <__aeabi_ldivmod+0x84>
 8000da4:	f000 f840 	bl	8000e28 <__udivmoddi4>
 8000da8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db0:	b004      	add	sp, #16
 8000db2:	4240      	negs	r0, r0
 8000db4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db8:	4252      	negs	r2, r2
 8000dba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dbe:	4770      	bx	lr
 8000dc0:	4252      	negs	r2, r2
 8000dc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dc6:	f000 f82f 	bl	8000e28 <__udivmoddi4>
 8000dca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dd2:	b004      	add	sp, #16
 8000dd4:	4240      	negs	r0, r0
 8000dd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dda:	4770      	bx	lr
 8000ddc:	4252      	negs	r2, r2
 8000dde:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000de2:	f000 f821 	bl	8000e28 <__udivmoddi4>
 8000de6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dee:	b004      	add	sp, #16
 8000df0:	4252      	negs	r2, r2
 8000df2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000df6:	4770      	bx	lr

08000df8 <__aeabi_uldivmod>:
 8000df8:	b953      	cbnz	r3, 8000e10 <__aeabi_uldivmod+0x18>
 8000dfa:	b94a      	cbnz	r2, 8000e10 <__aeabi_uldivmod+0x18>
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	bf08      	it	eq
 8000e00:	2800      	cmpeq	r0, #0
 8000e02:	bf1c      	itt	ne
 8000e04:	f04f 31ff 	movne.w	r1, #4294967295
 8000e08:	f04f 30ff 	movne.w	r0, #4294967295
 8000e0c:	f000 b988 	b.w	8001120 <__aeabi_idiv0>
 8000e10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e18:	f000 f806 	bl	8000e28 <__udivmoddi4>
 8000e1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e24:	b004      	add	sp, #16
 8000e26:	4770      	bx	lr

08000e28 <__udivmoddi4>:
 8000e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e2c:	9d08      	ldr	r5, [sp, #32]
 8000e2e:	468e      	mov	lr, r1
 8000e30:	4604      	mov	r4, r0
 8000e32:	4688      	mov	r8, r1
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d14a      	bne.n	8000ece <__udivmoddi4+0xa6>
 8000e38:	428a      	cmp	r2, r1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	d962      	bls.n	8000f04 <__udivmoddi4+0xdc>
 8000e3e:	fab2 f682 	clz	r6, r2
 8000e42:	b14e      	cbz	r6, 8000e58 <__udivmoddi4+0x30>
 8000e44:	f1c6 0320 	rsb	r3, r6, #32
 8000e48:	fa01 f806 	lsl.w	r8, r1, r6
 8000e4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000e50:	40b7      	lsls	r7, r6
 8000e52:	ea43 0808 	orr.w	r8, r3, r8
 8000e56:	40b4      	lsls	r4, r6
 8000e58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e5c:	fa1f fc87 	uxth.w	ip, r7
 8000e60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d909      	bls.n	8000e8a <__udivmoddi4+0x62>
 8000e76:	18fb      	adds	r3, r7, r3
 8000e78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e7c:	f080 80ea 	bcs.w	8001054 <__udivmoddi4+0x22c>
 8000e80:	429a      	cmp	r2, r3
 8000e82:	f240 80e7 	bls.w	8001054 <__udivmoddi4+0x22c>
 8000e86:	3902      	subs	r1, #2
 8000e88:	443b      	add	r3, r7
 8000e8a:	1a9a      	subs	r2, r3, r2
 8000e8c:	b2a3      	uxth	r3, r4
 8000e8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e9e:	459c      	cmp	ip, r3
 8000ea0:	d909      	bls.n	8000eb6 <__udivmoddi4+0x8e>
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	f080 80d6 	bcs.w	8001058 <__udivmoddi4+0x230>
 8000eac:	459c      	cmp	ip, r3
 8000eae:	f240 80d3 	bls.w	8001058 <__udivmoddi4+0x230>
 8000eb2:	443b      	add	r3, r7
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eba:	eba3 030c 	sub.w	r3, r3, ip
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	b11d      	cbz	r5, 8000eca <__udivmoddi4+0xa2>
 8000ec2:	40f3      	lsrs	r3, r6
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	e9c5 3200 	strd	r3, r2, [r5]
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	d905      	bls.n	8000ede <__udivmoddi4+0xb6>
 8000ed2:	b10d      	cbz	r5, 8000ed8 <__udivmoddi4+0xb0>
 8000ed4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4608      	mov	r0, r1
 8000edc:	e7f5      	b.n	8000eca <__udivmoddi4+0xa2>
 8000ede:	fab3 f183 	clz	r1, r3
 8000ee2:	2900      	cmp	r1, #0
 8000ee4:	d146      	bne.n	8000f74 <__udivmoddi4+0x14c>
 8000ee6:	4573      	cmp	r3, lr
 8000ee8:	d302      	bcc.n	8000ef0 <__udivmoddi4+0xc8>
 8000eea:	4282      	cmp	r2, r0
 8000eec:	f200 8105 	bhi.w	80010fa <__udivmoddi4+0x2d2>
 8000ef0:	1a84      	subs	r4, r0, r2
 8000ef2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	4690      	mov	r8, r2
 8000efa:	2d00      	cmp	r5, #0
 8000efc:	d0e5      	beq.n	8000eca <__udivmoddi4+0xa2>
 8000efe:	e9c5 4800 	strd	r4, r8, [r5]
 8000f02:	e7e2      	b.n	8000eca <__udivmoddi4+0xa2>
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	f000 8090 	beq.w	800102a <__udivmoddi4+0x202>
 8000f0a:	fab2 f682 	clz	r6, r2
 8000f0e:	2e00      	cmp	r6, #0
 8000f10:	f040 80a4 	bne.w	800105c <__udivmoddi4+0x234>
 8000f14:	1a8a      	subs	r2, r1, r2
 8000f16:	0c03      	lsrs	r3, r0, #16
 8000f18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f1c:	b280      	uxth	r0, r0
 8000f1e:	b2bc      	uxth	r4, r7
 8000f20:	2101      	movs	r1, #1
 8000f22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000f32:	429a      	cmp	r2, r3
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x11e>
 8000f36:	18fb      	adds	r3, r7, r3
 8000f38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f3c:	d202      	bcs.n	8000f44 <__udivmoddi4+0x11c>
 8000f3e:	429a      	cmp	r2, r3
 8000f40:	f200 80e0 	bhi.w	8001104 <__udivmoddi4+0x2dc>
 8000f44:	46c4      	mov	ip, r8
 8000f46:	1a9b      	subs	r3, r3, r2
 8000f48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f54:	fb02 f404 	mul.w	r4, r2, r4
 8000f58:	429c      	cmp	r4, r3
 8000f5a:	d907      	bls.n	8000f6c <__udivmoddi4+0x144>
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f62:	d202      	bcs.n	8000f6a <__udivmoddi4+0x142>
 8000f64:	429c      	cmp	r4, r3
 8000f66:	f200 80ca 	bhi.w	80010fe <__udivmoddi4+0x2d6>
 8000f6a:	4602      	mov	r2, r0
 8000f6c:	1b1b      	subs	r3, r3, r4
 8000f6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f72:	e7a5      	b.n	8000ec0 <__udivmoddi4+0x98>
 8000f74:	f1c1 0620 	rsb	r6, r1, #32
 8000f78:	408b      	lsls	r3, r1
 8000f7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000f7e:	431f      	orrs	r7, r3
 8000f80:	fa0e f401 	lsl.w	r4, lr, r1
 8000f84:	fa20 f306 	lsr.w	r3, r0, r6
 8000f88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f90:	4323      	orrs	r3, r4
 8000f92:	fa00 f801 	lsl.w	r8, r0, r1
 8000f96:	fa1f fc87 	uxth.w	ip, r7
 8000f9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000f9e:	0c1c      	lsrs	r4, r3, #16
 8000fa0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fa4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fa8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fac:	45a6      	cmp	lr, r4
 8000fae:	fa02 f201 	lsl.w	r2, r2, r1
 8000fb2:	d909      	bls.n	8000fc8 <__udivmoddi4+0x1a0>
 8000fb4:	193c      	adds	r4, r7, r4
 8000fb6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fba:	f080 809c 	bcs.w	80010f6 <__udivmoddi4+0x2ce>
 8000fbe:	45a6      	cmp	lr, r4
 8000fc0:	f240 8099 	bls.w	80010f6 <__udivmoddi4+0x2ce>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	443c      	add	r4, r7
 8000fc8:	eba4 040e 	sub.w	r4, r4, lr
 8000fcc:	fa1f fe83 	uxth.w	lr, r3
 8000fd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000fd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fdc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fe0:	45a4      	cmp	ip, r4
 8000fe2:	d908      	bls.n	8000ff6 <__udivmoddi4+0x1ce>
 8000fe4:	193c      	adds	r4, r7, r4
 8000fe6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fea:	f080 8082 	bcs.w	80010f2 <__udivmoddi4+0x2ca>
 8000fee:	45a4      	cmp	ip, r4
 8000ff0:	d97f      	bls.n	80010f2 <__udivmoddi4+0x2ca>
 8000ff2:	3b02      	subs	r3, #2
 8000ff4:	443c      	add	r4, r7
 8000ff6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ffa:	eba4 040c 	sub.w	r4, r4, ip
 8000ffe:	fba0 ec02 	umull	lr, ip, r0, r2
 8001002:	4564      	cmp	r4, ip
 8001004:	4673      	mov	r3, lr
 8001006:	46e1      	mov	r9, ip
 8001008:	d362      	bcc.n	80010d0 <__udivmoddi4+0x2a8>
 800100a:	d05f      	beq.n	80010cc <__udivmoddi4+0x2a4>
 800100c:	b15d      	cbz	r5, 8001026 <__udivmoddi4+0x1fe>
 800100e:	ebb8 0203 	subs.w	r2, r8, r3
 8001012:	eb64 0409 	sbc.w	r4, r4, r9
 8001016:	fa04 f606 	lsl.w	r6, r4, r6
 800101a:	fa22 f301 	lsr.w	r3, r2, r1
 800101e:	431e      	orrs	r6, r3
 8001020:	40cc      	lsrs	r4, r1
 8001022:	e9c5 6400 	strd	r6, r4, [r5]
 8001026:	2100      	movs	r1, #0
 8001028:	e74f      	b.n	8000eca <__udivmoddi4+0xa2>
 800102a:	fbb1 fcf2 	udiv	ip, r1, r2
 800102e:	0c01      	lsrs	r1, r0, #16
 8001030:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001034:	b280      	uxth	r0, r0
 8001036:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800103a:	463b      	mov	r3, r7
 800103c:	4638      	mov	r0, r7
 800103e:	463c      	mov	r4, r7
 8001040:	46b8      	mov	r8, r7
 8001042:	46be      	mov	lr, r7
 8001044:	2620      	movs	r6, #32
 8001046:	fbb1 f1f7 	udiv	r1, r1, r7
 800104a:	eba2 0208 	sub.w	r2, r2, r8
 800104e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001052:	e766      	b.n	8000f22 <__udivmoddi4+0xfa>
 8001054:	4601      	mov	r1, r0
 8001056:	e718      	b.n	8000e8a <__udivmoddi4+0x62>
 8001058:	4610      	mov	r0, r2
 800105a:	e72c      	b.n	8000eb6 <__udivmoddi4+0x8e>
 800105c:	f1c6 0220 	rsb	r2, r6, #32
 8001060:	fa2e f302 	lsr.w	r3, lr, r2
 8001064:	40b7      	lsls	r7, r6
 8001066:	40b1      	lsls	r1, r6
 8001068:	fa20 f202 	lsr.w	r2, r0, r2
 800106c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001070:	430a      	orrs	r2, r1
 8001072:	fbb3 f8fe 	udiv	r8, r3, lr
 8001076:	b2bc      	uxth	r4, r7
 8001078:	fb0e 3318 	mls	r3, lr, r8, r3
 800107c:	0c11      	lsrs	r1, r2, #16
 800107e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001082:	fb08 f904 	mul.w	r9, r8, r4
 8001086:	40b0      	lsls	r0, r6
 8001088:	4589      	cmp	r9, r1
 800108a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800108e:	b280      	uxth	r0, r0
 8001090:	d93e      	bls.n	8001110 <__udivmoddi4+0x2e8>
 8001092:	1879      	adds	r1, r7, r1
 8001094:	f108 3cff 	add.w	ip, r8, #4294967295
 8001098:	d201      	bcs.n	800109e <__udivmoddi4+0x276>
 800109a:	4589      	cmp	r9, r1
 800109c:	d81f      	bhi.n	80010de <__udivmoddi4+0x2b6>
 800109e:	eba1 0109 	sub.w	r1, r1, r9
 80010a2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a6:	fb09 f804 	mul.w	r8, r9, r4
 80010aa:	fb0e 1119 	mls	r1, lr, r9, r1
 80010ae:	b292      	uxth	r2, r2
 80010b0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010b4:	4542      	cmp	r2, r8
 80010b6:	d229      	bcs.n	800110c <__udivmoddi4+0x2e4>
 80010b8:	18ba      	adds	r2, r7, r2
 80010ba:	f109 31ff 	add.w	r1, r9, #4294967295
 80010be:	d2c4      	bcs.n	800104a <__udivmoddi4+0x222>
 80010c0:	4542      	cmp	r2, r8
 80010c2:	d2c2      	bcs.n	800104a <__udivmoddi4+0x222>
 80010c4:	f1a9 0102 	sub.w	r1, r9, #2
 80010c8:	443a      	add	r2, r7
 80010ca:	e7be      	b.n	800104a <__udivmoddi4+0x222>
 80010cc:	45f0      	cmp	r8, lr
 80010ce:	d29d      	bcs.n	800100c <__udivmoddi4+0x1e4>
 80010d0:	ebbe 0302 	subs.w	r3, lr, r2
 80010d4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010d8:	3801      	subs	r0, #1
 80010da:	46e1      	mov	r9, ip
 80010dc:	e796      	b.n	800100c <__udivmoddi4+0x1e4>
 80010de:	eba7 0909 	sub.w	r9, r7, r9
 80010e2:	4449      	add	r1, r9
 80010e4:	f1a8 0c02 	sub.w	ip, r8, #2
 80010e8:	fbb1 f9fe 	udiv	r9, r1, lr
 80010ec:	fb09 f804 	mul.w	r8, r9, r4
 80010f0:	e7db      	b.n	80010aa <__udivmoddi4+0x282>
 80010f2:	4673      	mov	r3, lr
 80010f4:	e77f      	b.n	8000ff6 <__udivmoddi4+0x1ce>
 80010f6:	4650      	mov	r0, sl
 80010f8:	e766      	b.n	8000fc8 <__udivmoddi4+0x1a0>
 80010fa:	4608      	mov	r0, r1
 80010fc:	e6fd      	b.n	8000efa <__udivmoddi4+0xd2>
 80010fe:	443b      	add	r3, r7
 8001100:	3a02      	subs	r2, #2
 8001102:	e733      	b.n	8000f6c <__udivmoddi4+0x144>
 8001104:	f1ac 0c02 	sub.w	ip, ip, #2
 8001108:	443b      	add	r3, r7
 800110a:	e71c      	b.n	8000f46 <__udivmoddi4+0x11e>
 800110c:	4649      	mov	r1, r9
 800110e:	e79c      	b.n	800104a <__udivmoddi4+0x222>
 8001110:	eba1 0109 	sub.w	r1, r1, r9
 8001114:	46c4      	mov	ip, r8
 8001116:	fbb1 f9fe 	udiv	r9, r1, lr
 800111a:	fb09 f804 	mul.w	r8, r9, r4
 800111e:	e7c4      	b.n	80010aa <__udivmoddi4+0x282>

08001120 <__aeabi_idiv0>:
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <battery_send>:
#include "battery.h"


int battery_send(struct BATTERY_s* battery  , uint8_t* data, uint8_t len)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0
 800112a:	60f8      	str	r0, [r7, #12]
 800112c:	60b9      	str	r1, [r7, #8]
 800112e:	4613      	mov	r3, r2
 8001130:	71fb      	strb	r3, [r7, #7]
    uint16_t temp_len = battery->need_send_len + len;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8001138:	b29a      	uxth	r2, r3
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	b29b      	uxth	r3, r3
 800113e:	4413      	add	r3, r2
 8001140:	82fb      	strh	r3, [r7, #22]
    if(temp_len <= ENC_SEND_BUFF_SIZE && battery->tc_flg){
 8001142:	8afb      	ldrh	r3, [r7, #22]
 8001144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001148:	d82d      	bhi.n	80011a6 <battery_send+0x82>
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 3204 	ldrb.w	r3, [r3, #516]	@ 0x204
 8001150:	2b00      	cmp	r3, #0
 8001152:	d028      	beq.n	80011a6 <battery_send+0x82>
        memcpy(&battery->send_buf[battery->need_send_len],data,len);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800115a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	4413      	add	r3, r2
 8001162:	3304      	adds	r3, #4
 8001164:	79fa      	ldrb	r2, [r7, #7]
 8001166:	68b9      	ldr	r1, [r7, #8]
 8001168:	4618      	mov	r0, r3
 800116a:	f010 fa33 	bl	80115d4 <memcpy>
        battery->need_send_len = temp_len;
 800116e:	8afa      	ldrh	r2, [r7, #22]
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        battery->tc_flg = false;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	2200      	movs	r2, #0
 800117a:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
        battery->cur_send_len = battery->need_send_len;
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
        HAL_UART_Transmit_DMA(battery->usart, battery->send_buf,battery->cur_send_len);
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	6818      	ldr	r0, [r3, #0]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800119a:	b29b      	uxth	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	f00e fe69 	bl	800fe74 <HAL_UART_Transmit_DMA>
    }
    else{
        return -1;
    }
    return 0;
 80011a2:	2300      	movs	r3, #0
 80011a4:	e001      	b.n	80011aa <battery_send+0x86>
        return -1;
 80011a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3718      	adds	r7, #24
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
	...

080011b4 <battery_read_message>:

int battery_read_message(struct BATTERY_s* battery )
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b084      	sub	sp, #16
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
    uint8_t data[] = {0xdd,0x03,0x00,0x00,0x77};
 80011bc:	4a12      	ldr	r2, [pc, #72]	@ (8001208 <battery_read_message+0x54>)
 80011be:	f107 0308 	add.w	r3, r7, #8
 80011c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c6:	6018      	str	r0, [r3, #0]
 80011c8:	3304      	adds	r3, #4
 80011ca:	7019      	strb	r1, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,2);
 80011cc:	f107 0308 	add.w	r3, r7, #8
 80011d0:	3301      	adds	r3, #1
 80011d2:	2102      	movs	r1, #2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f007 fc4b 	bl	8008a70 <calculate_checksum>
 80011da:	4603      	mov	r3, r0
 80011dc:	73fb      	strb	r3, [r7, #15]
    data[3] = check;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	72fb      	strb	r3, [r7, #11]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 80011e2:	f107 0308 	add.w	r3, r7, #8
 80011e6:	2205      	movs	r2, #5
 80011e8:	4619      	mov	r1, r3
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff ff9a 	bl	8001124 <battery_send>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d002      	beq.n	80011fc <battery_read_message+0x48>
        return -1;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	e000      	b.n	80011fe <battery_read_message+0x4a>
    }
    return 0;
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3710      	adds	r7, #16
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	0801164c 	.word	0x0801164c

0800120c <battery_read_voltage>:

int battery_read_voltage(struct BATTERY_s* battery )
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
    uint8_t data[] = {0xdd,0x04,0x00,0x00,0x77};
 8001214:	4a12      	ldr	r2, [pc, #72]	@ (8001260 <battery_read_voltage+0x54>)
 8001216:	f107 0308 	add.w	r3, r7, #8
 800121a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800121e:	6018      	str	r0, [r3, #0]
 8001220:	3304      	adds	r3, #4
 8001222:	7019      	strb	r1, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,2);
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	3301      	adds	r3, #1
 800122a:	2102      	movs	r1, #2
 800122c:	4618      	mov	r0, r3
 800122e:	f007 fc1f 	bl	8008a70 <calculate_checksum>
 8001232:	4603      	mov	r3, r0
 8001234:	73fb      	strb	r3, [r7, #15]
    data[3] = check;
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	72fb      	strb	r3, [r7, #11]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 800123a:	f107 0308 	add.w	r3, r7, #8
 800123e:	2205      	movs	r2, #5
 8001240:	4619      	mov	r1, r3
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ff6e 	bl	8001124 <battery_send>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d002      	beq.n	8001254 <battery_read_voltage+0x48>
        return -1;
 800124e:	f04f 33ff 	mov.w	r3, #4294967295
 8001252:	e000      	b.n	8001256 <battery_read_voltage+0x4a>
    }
    return 0;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	08011654 	.word	0x08011654

08001264 <battery_set_press_time>:

int battery_set_press_time(struct BATTERY_s* battery , uint16_t long_time,uint16_t short_time)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	807b      	strh	r3, [r7, #2]
 8001270:	4613      	mov	r3, r2
 8001272:	803b      	strh	r3, [r7, #0]
    uint8_t data[] = {0xdd,0x05,0x04,0x00,0x00,0x00,0x00,0x00,0x77};
 8001274:	4a16      	ldr	r2, [pc, #88]	@ (80012d0 <battery_set_press_time+0x6c>)
 8001276:	f107 030c 	add.w	r3, r7, #12
 800127a:	ca07      	ldmia	r2, {r0, r1, r2}
 800127c:	c303      	stmia	r3!, {r0, r1}
 800127e:	701a      	strb	r2, [r3, #0]
    memcpy(data + 3,&short_time,2);
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	3303      	adds	r3, #3
 8001286:	883a      	ldrh	r2, [r7, #0]
 8001288:	801a      	strh	r2, [r3, #0]
    memcpy(data + 5,&long_time,2);
 800128a:	f107 030c 	add.w	r3, r7, #12
 800128e:	3305      	adds	r3, #5
 8001290:	887a      	ldrh	r2, [r7, #2]
 8001292:	801a      	strh	r2, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,6);
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	3301      	adds	r3, #1
 800129a:	2106      	movs	r1, #6
 800129c:	4618      	mov	r0, r3
 800129e:	f007 fbe7 	bl	8008a70 <calculate_checksum>
 80012a2:	4603      	mov	r3, r0
 80012a4:	75fb      	strb	r3, [r7, #23]
    data[7] = check;
 80012a6:	7dfb      	ldrb	r3, [r7, #23]
 80012a8:	74fb      	strb	r3, [r7, #19]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	2209      	movs	r2, #9
 80012b0:	4619      	mov	r1, r3
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f7ff ff36 	bl	8001124 <battery_send>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d002      	beq.n	80012c4 <battery_set_press_time+0x60>
        return -1;
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	e000      	b.n	80012c6 <battery_set_press_time+0x62>
    }
    return 0;
 80012c4:	2300      	movs	r3, #0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	0801165c 	.word	0x0801165c

080012d4 <battery_led_control>:

int battery_led_control(struct BATTERY_s* battery , uint8_t led_control,uint8_t led_4_3,uint8_t led_2_1)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	4608      	mov	r0, r1
 80012de:	4611      	mov	r1, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	4603      	mov	r3, r0
 80012e4:	70fb      	strb	r3, [r7, #3]
 80012e6:	460b      	mov	r3, r1
 80012e8:	70bb      	strb	r3, [r7, #2]
 80012ea:	4613      	mov	r3, r2
 80012ec:	707b      	strb	r3, [r7, #1]
    uint8_t data[] = {0xdd,0x05,0x03,0x00,0x00,0x00,0x00,0x77};
 80012ee:	4a19      	ldr	r2, [pc, #100]	@ (8001354 <battery_led_control+0x80>)
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f8:	e883 0003 	stmia.w	r3, {r0, r1}
    memcpy(data + 3,&led_control,1);
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	3303      	adds	r3, #3
 8001302:	78fa      	ldrb	r2, [r7, #3]
 8001304:	701a      	strb	r2, [r3, #0]
    memcpy(data + 4,&led_4_3,1);
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	3304      	adds	r3, #4
 800130c:	78ba      	ldrb	r2, [r7, #2]
 800130e:	701a      	strb	r2, [r3, #0]
    memcpy(data + 5,&led_2_1,1);
 8001310:	f107 030c 	add.w	r3, r7, #12
 8001314:	3305      	adds	r3, #5
 8001316:	787a      	ldrb	r2, [r7, #1]
 8001318:	701a      	strb	r2, [r3, #0]
    uint8_t check = calculate_checksum(data + 1,5);
 800131a:	f107 030c 	add.w	r3, r7, #12
 800131e:	3301      	adds	r3, #1
 8001320:	2105      	movs	r1, #5
 8001322:	4618      	mov	r0, r3
 8001324:	f007 fba4 	bl	8008a70 <calculate_checksum>
 8001328:	4603      	mov	r3, r0
 800132a:	75fb      	strb	r3, [r7, #23]
    data[6] = check;
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	74bb      	strb	r3, [r7, #18]
    if(battery_send(battery , data,sizeof(data)) != 0) {
 8001330:	f107 030c 	add.w	r3, r7, #12
 8001334:	2208      	movs	r2, #8
 8001336:	4619      	mov	r1, r3
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff fef3 	bl	8001124 <battery_send>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d002      	beq.n	800134a <battery_led_control+0x76>
        return -1;
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	e000      	b.n	800134c <battery_led_control+0x78>
    }
    return 0;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	3718      	adds	r7, #24
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	08011668 	.word	0x08011668

08001358 <battery_check_handle>:

int battery_check_handle(uint8_t *data , uint16_t len)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	460b      	mov	r3, r1
 8001362:	807b      	strh	r3, [r7, #2]
    if((data[1] == BATTERY_GET_MSG || data[1] == BATTERY_GET_MONOMER_VOLTAGE || data[1] == BATTERY_SET_PRESS_TIME || data[1] == BATTERY_LED_CONTROL)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	3301      	adds	r3, #1
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b03      	cmp	r3, #3
 800136c:	d00e      	beq.n	800138c <battery_check_handle+0x34>
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	3301      	adds	r3, #1
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	2b04      	cmp	r3, #4
 8001376:	d009      	beq.n	800138c <battery_check_handle+0x34>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	3301      	adds	r3, #1
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b05      	cmp	r3, #5
 8001380:	d004      	beq.n	800138c <battery_check_handle+0x34>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	3301      	adds	r3, #1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b06      	cmp	r3, #6
 800138a:	d105      	bne.n	8001398 <battery_check_handle+0x40>
       && (data[0] == 0xdd)) {
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2bdd      	cmp	r3, #221	@ 0xdd
 8001392:	d101      	bne.n	8001398 <battery_check_handle+0x40>
        return RECE_DATA_PROCESS_SUCCESS;
 8001394:	2301      	movs	r3, #1
 8001396:	e000      	b.n	800139a <battery_check_handle+0x42>
    }
    return RECE_DATA_PROCESS_FAIL;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
	...

080013a8 <battery_data_process>:

int battery_data_process(struct BATTERY_s* battery , uint8_t* data , uint16_t len ,uint16_t *rece_pack_len)
{
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b08b      	sub	sp, #44	@ 0x2c
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	603b      	str	r3, [r7, #0]
 80013b4:	4613      	mov	r3, r2
 80013b6:	80fb      	strh	r3, [r7, #6]
    BATTERY_HANDLE_t *handle;
    BATTERY_DATA_t *battery_data;
    BATTERY_CHECK_t *rece_check;
    uint16_t pack_data_length = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint8_t check = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    handle = (BATTERY_HANDLE_t *)data;
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	61fb      	str	r3, [r7, #28]
    battery_data = (BATTERY_DATA_t *)(data + sizeof(BATTERY_HANDLE_t));
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	3303      	adds	r3, #3
 80013ca:	61bb      	str	r3, [r7, #24]
    pack_data_length = sizeof(BATTERY_HANDLE_t) + handle->len + sizeof(BATTERY_CHECK_t);
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	789b      	ldrb	r3, [r3, #2]
 80013d0:	3305      	adds	r3, #5
 80013d2:	84bb      	strh	r3, [r7, #36]	@ 0x24
    rece_check = (BATTERY_CHECK_t *)(data + sizeof(BATTERY_HANDLE_t) + handle->len);
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	789b      	ldrb	r3, [r3, #2]
 80013d8:	3303      	adds	r3, #3
 80013da:	68ba      	ldr	r2, [r7, #8]
 80013dc:	4413      	add	r3, r2
 80013de:	617b      	str	r3, [r7, #20]
    check = calculate_checksum(data + 1,sizeof(BATTERY_HANDLE_t) + handle->len - 1);
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	1c5a      	adds	r2, r3, #1
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	789b      	ldrb	r3, [r3, #2]
 80013e8:	3302      	adds	r3, #2
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	4619      	mov	r1, r3
 80013ee:	4610      	mov	r0, r2
 80013f0:	f007 fb3e 	bl	8008a70 <calculate_checksum>
 80013f4:	4603      	mov	r3, r0
 80013f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    if(len < pack_data_length) {
 80013fa:	88fa      	ldrh	r2, [r7, #6]
 80013fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80013fe:	429a      	cmp	r2, r3
 8001400:	d201      	bcs.n	8001406 <battery_data_process+0x5e>
        return RECE_DATA_PROCESS_WAIT;
 8001402:	2302      	movs	r3, #2
 8001404:	e0f5      	b.n	80015f2 <battery_data_process+0x24a>
    }

    if(check != rece_check->check) {
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800140e:	429a      	cmp	r2, r3
 8001410:	d001      	beq.n	8001416 <battery_data_process+0x6e>
        return RECE_DATA_PROCESS_FAIL;
 8001412:	2300      	movs	r3, #0
 8001414:	e0ed      	b.n	80015f2 <battery_data_process+0x24a>
    }

    *rece_pack_len = pack_data_length;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800141a:	801a      	strh	r2, [r3, #0]

    switch(handle->cmdcode) {
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	785b      	ldrb	r3, [r3, #1]
 8001420:	3b03      	subs	r3, #3
 8001422:	2b03      	cmp	r3, #3
 8001424:	f200 80e3 	bhi.w	80015ee <battery_data_process+0x246>
 8001428:	a201      	add	r2, pc, #4	@ (adr r2, 8001430 <battery_data_process+0x88>)
 800142a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142e:	bf00      	nop
 8001430:	08001441 	.word	0x08001441
 8001434:	08001587 	.word	0x08001587
 8001438:	080015ef 	.word	0x080015ef
 800143c:	080015ef 	.word	0x080015ef
        case BATTERY_GET_MSG: {
            battery->voltage = (battery_data->data[1] | (battery_data->data[0] << 8)) * 0.001;
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	785b      	ldrb	r3, [r3, #1]
 8001444:	461a      	mov	r2, r3
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	4313      	orrs	r3, r2
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff f820 	bl	8000494 <__aeabi_i2d>
 8001454:	a36a      	add	r3, pc, #424	@ (adr r3, 8001600 <battery_data_process+0x258>)
 8001456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145a:	f7ff f885 	bl	8000568 <__aeabi_dmul>
 800145e:	4602      	mov	r2, r0
 8001460:	460b      	mov	r3, r1
 8001462:	4610      	mov	r0, r2
 8001464:	4619      	mov	r1, r3
 8001466:	f7ff fb19 	bl	8000a9c <__aeabi_d2f>
 800146a:	4602      	mov	r2, r0
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
            battery->current = (battery_data->data[3] | (battery_data->data[2] << 8)) * 0.01;
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	78db      	ldrb	r3, [r3, #3]
 8001476:	461a      	mov	r2, r3
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	789b      	ldrb	r3, [r3, #2]
 800147c:	021b      	lsls	r3, r3, #8
 800147e:	4313      	orrs	r3, r2
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff f807 	bl	8000494 <__aeabi_i2d>
 8001486:	a361      	add	r3, pc, #388	@ (adr r3, 800160c <battery_data_process+0x264>)
 8001488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148c:	f7ff f86c 	bl	8000568 <__aeabi_dmul>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	f7ff fb00 	bl	8000a9c <__aeabi_d2f>
 800149c:	4602      	mov	r2, r0
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
            battery->standard_power = (battery_data->data[5] | (battery_data->data[4] << 8)) ;
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	795b      	ldrb	r3, [r3, #5]
 80014a8:	461a      	mov	r2, r3
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	791b      	ldrb	r3, [r3, #4]
 80014ae:	021b      	lsls	r3, r3, #8
 80014b0:	4313      	orrs	r3, r2
 80014b2:	ee07 3a90 	vmov	s15, r3
 80014b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
            battery->current_power = (battery_data->data[7] | (battery_data->data[6] << 8));
 80014c0:	69bb      	ldr	r3, [r7, #24]
 80014c2:	79db      	ldrb	r3, [r3, #7]
 80014c4:	461a      	mov	r2, r3
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	799b      	ldrb	r3, [r3, #6]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	4313      	orrs	r3, r2
 80014ce:	ee07 3a90 	vmov	s15, r3
 80014d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	edc3 7a8a 	vstr	s15, [r3, #552]	@ 0x228
            battery->charging_time = (battery_data->data[9] | (battery_data->data[8] << 8));
 80014dc:	69bb      	ldr	r3, [r7, #24]
 80014de:	7a5b      	ldrb	r3, [r3, #9]
 80014e0:	b21a      	sxth	r2, r3
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	7a1b      	ldrb	r3, [r3, #8]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
            battery->protection_status = (battery_data->data[11] | (battery_data->data[10] << 8));
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	7adb      	ldrb	r3, [r3, #11]
 80014fc:	b21a      	sxth	r2, r3
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	7a9b      	ldrb	r3, [r3, #10]
 8001502:	b21b      	sxth	r3, r3
 8001504:	021b      	lsls	r3, r3, #8
 8001506:	b21b      	sxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	b21b      	sxth	r3, r3
 800150c:	b29a      	uxth	r2, r3
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	f8a3 222e 	strh.w	r2, [r3, #558]	@ 0x22e
            battery->cycle_count = (battery_data->data[13] | (battery_data->data[12] << 8));
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	7b5b      	ldrb	r3, [r3, #13]
 8001518:	b21a      	sxth	r2, r3
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	7b1b      	ldrb	r3, [r3, #12]
 800151e:	b21b      	sxth	r3, r3
 8001520:	021b      	lsls	r3, r3, #8
 8001522:	b21b      	sxth	r3, r3
 8001524:	4313      	orrs	r3, r2
 8001526:	b21b      	sxth	r3, r3
 8001528:	b29a      	uxth	r2, r3
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	f8a3 2230 	strh.w	r2, [r3, #560]	@ 0x230
            battery->SOH = battery_data->data[14];
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	7b9a      	ldrb	r2, [r3, #14]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f883 2232 	strb.w	r2, [r3, #562]	@ 0x232
            battery->RSOC = battery_data->data[15];
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	7bda      	ldrb	r2, [r3, #15]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f883 2233 	strb.w	r2, [r3, #563]	@ 0x233
            battery->FET_status = battery_data->data[16];
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	7c1a      	ldrb	r2, [r3, #16]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f883 2234 	strb.w	r2, [r3, #564]	@ 0x234
            battery->battery_num = battery_data->data[17];
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	7c5a      	ldrb	r2, [r3, #17]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	f883 2235 	strb.w	r2, [r3, #565]	@ 0x235
            battery->NTC_temperature = ((battery_data->data[19] | (battery_data->data[18] << 8)) - 2731)/10;
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	7cdb      	ldrb	r3, [r3, #19]
 800155c:	461a      	mov	r2, r3
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	7c9b      	ldrb	r3, [r3, #18]
 8001562:	021b      	lsls	r3, r3, #8
 8001564:	4313      	orrs	r3, r2
 8001566:	f6a3 23ab 	subw	r3, r3, #2731	@ 0xaab
 800156a:	4a27      	ldr	r2, [pc, #156]	@ (8001608 <battery_data_process+0x260>)
 800156c:	fb82 1203 	smull	r1, r2, r2, r3
 8001570:	1092      	asrs	r2, r2, #2
 8001572:	17db      	asrs	r3, r3, #31
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	ee07 3a90 	vmov	s15, r3
 800157a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	edc3 7a8e 	vstr	s15, [r3, #568]	@ 0x238
            break;
 8001584:	e034      	b.n	80015f0 <battery_data_process+0x248>
        }
        case BATTERY_GET_MONOMER_VOLTAGE: {
            for(uint8_t i = 0; i < BATTERY_NUM; i++) {
 8001586:	2300      	movs	r3, #0
 8001588:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800158c:	e02a      	b.n	80015e4 <battery_data_process+0x23c>
                battery->monomer_battery[i] = (battery_data->data[2*i + 1] | (battery_data->data[2*i] << 8)) * 0.001;
 800158e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	3301      	adds	r3, #1
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	5cd3      	ldrb	r3, [r2, r3]
 800159a:	4619      	mov	r1, r3
 800159c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	5cd3      	ldrb	r3, [r2, r3]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	430b      	orrs	r3, r1
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7fe ff72 	bl	8000494 <__aeabi_i2d>
 80015b0:	a313      	add	r3, pc, #76	@ (adr r3, 8001600 <battery_data_process+0x258>)
 80015b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b6:	f7fe ffd7 	bl	8000568 <__aeabi_dmul>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	f897 4027 	ldrb.w	r4, [r7, #39]	@ 0x27
 80015c2:	4610      	mov	r0, r2
 80015c4:	4619      	mov	r1, r3
 80015c6:	f7ff fa69 	bl	8000a9c <__aeabi_d2f>
 80015ca:	4601      	mov	r1, r0
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	f104 038e 	add.w	r3, r4, #142	@ 0x8e
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	3304      	adds	r3, #4
 80015d8:	6019      	str	r1, [r3, #0]
            for(uint8_t i = 0; i < BATTERY_NUM; i++) {
 80015da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015de:	3301      	adds	r3, #1
 80015e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80015e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80015e8:	2b04      	cmp	r3, #4
 80015ea:	d9d0      	bls.n	800158e <battery_data_process+0x1e6>
            }
            break;
 80015ec:	e000      	b.n	80015f0 <battery_data_process+0x248>
        }
        case BATTERY_LED_CONTROL: {
            break;
        }
        default: 
            break;
 80015ee:	bf00      	nop
    }
    return 0;
 80015f0:	2300      	movs	r3, #0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	372c      	adds	r7, #44	@ 0x2c
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd90      	pop	{r4, r7, pc}
 80015fa:	bf00      	nop
 80015fc:	f3af 8000 	nop.w
 8001600:	d2f1a9fc 	.word	0xd2f1a9fc
 8001604:	3f50624d 	.word	0x3f50624d
 8001608:	66666667 	.word	0x66666667
 800160c:	47ae147b 	.word	0x47ae147b
 8001610:	3f847ae1 	.word	0x3f847ae1

08001614 <battery_rece>:

int battery_rece(struct BATTERY_s* battery ) //
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    int result = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
    int rece_start_idx = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]
    int rece_idx = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	613b      	str	r3, [r7, #16]
    uint16_t rece_pack_len = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	817b      	strh	r3, [r7, #10]
    battery->cur_analysis_len = battery->cur_rece_len;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    if(battery->cur_analysis_len <= 1){
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800163e:	2b01      	cmp	r3, #1
 8001640:	d84c      	bhi.n	80016dc <battery_rece+0xc8>
        return 0;
 8001642:	2300      	movs	r3, #0
 8001644:	e06c      	b.n	8001720 <battery_rece+0x10c>
    }
    while(battery->cur_analysis_len > 1){
        result = battery_check_handle(&battery->rcve_buf[rece_idx],battery->cur_analysis_len);
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	4413      	add	r3, r2
 800164c:	1d1a      	adds	r2, r3, #4
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8001654:	b29b      	uxth	r3, r3
 8001656:	4619      	mov	r1, r3
 8001658:	4610      	mov	r0, r2
 800165a:	f7ff fe7d 	bl	8001358 <battery_check_handle>
 800165e:	60f8      	str	r0, [r7, #12]
        if(result == RECE_DATA_PROCESS_FAIL) {
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10a      	bne.n	800167c <battery_rece+0x68>
            battery->cur_analysis_len -= 1;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800166c:	1e5a      	subs	r2, r3, #1
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            rece_idx += 1;
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	3301      	adds	r3, #1
 8001678:	613b      	str	r3, [r7, #16]
            continue;
 800167a:	e02f      	b.n	80016dc <battery_rece+0xc8>
        }

        result = battery_data_process(battery,&battery->rcve_buf[rece_idx],battery->cur_analysis_len,&rece_pack_len);
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	4413      	add	r3, r2
 8001682:	1d19      	adds	r1, r3, #4
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800168a:	b29a      	uxth	r2, r3
 800168c:	f107 030a 	add.w	r3, r7, #10
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff fe89 	bl	80013a8 <battery_data_process>
 8001696:	60f8      	str	r0, [r7, #12]

        if(result == RECE_DATA_PROCESS_SUCCESS) {
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10d      	bne.n	80016ba <battery_rece+0xa6>
            rece_idx += rece_pack_len;
 800169e:	897b      	ldrh	r3, [r7, #10]
 80016a0:	461a      	mov	r2, r3
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	4413      	add	r3, r2
 80016a6:	613b      	str	r3, [r7, #16]
            battery->cur_analysis_len -= rece_pack_len;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016ae:	897a      	ldrh	r2, [r7, #10]
 80016b0:	1a9a      	subs	r2, r3, r2
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 80016b8:	e010      	b.n	80016dc <battery_rece+0xc8>
        }
        else if(result == RECE_DATA_PROCESS_WAIT) {
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d102      	bne.n	80016c6 <battery_rece+0xb2>
            rece_start_idx = rece_idx;
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	617b      	str	r3, [r7, #20]
            break;
 80016c4:	e00f      	b.n	80016e6 <battery_rece+0xd2>
        }
        else {
            rece_idx += 1;
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	3301      	adds	r3, #1
 80016ca:	613b      	str	r3, [r7, #16]
            battery->cur_analysis_len -= 1;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016d2:	1e5a      	subs	r2, r3, #1
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 80016da:	bf00      	nop
    while(battery->cur_analysis_len > 1){
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d8af      	bhi.n	8001646 <battery_rece+0x32>
        }
    }
    if(battery->cur_analysis_len > 0){
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d012      	beq.n	8001716 <battery_rece+0x102>
        memcpy(battery->rcve_buf,battery->rcve_buf+rece_start_idx,battery->cur_analysis_len);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	1d18      	adds	r0, r3, #4
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	1d1a      	adds	r2, r3, #4
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	18d1      	adds	r1, r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8001702:	461a      	mov	r2, r3
 8001704:	f00f ff66 	bl	80115d4 <memcpy>
        battery->cur_rece_len = battery->cur_analysis_len;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
 8001714:	e003      	b.n	800171e <battery_rece+0x10a>
    }
    else{
        battery->cur_rece_len = 0;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	2200      	movs	r2, #0
 800171a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    }
    return 0;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3718      	adds	r7, #24
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <battery_tx_cp>:

void battery_tx_cp(struct BATTERY_s *battery)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
    battery->tc_flg = true;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2201      	movs	r2, #1
 8001734:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    int diff_len = battery->need_send_len - battery->cur_send_len;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	60fb      	str	r3, [r7, #12]
    if(diff_len > 0){
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	2b00      	cmp	r3, #0
 800174c:	dd17      	ble.n	800177e <battery_tx_cp+0x56>
        memcpy(battery->send_buf,&battery->send_buf[battery->cur_send_len],diff_len);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	f503 7082 	add.w	r0, r3, #260	@ 0x104
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800175a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	4413      	add	r3, r2
 8001762:	3304      	adds	r3, #4
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	4619      	mov	r1, r3
 8001768:	f00f ff34 	bl	80115d4 <memcpy>
        battery->need_send_len = diff_len;
 800176c:	68fa      	ldr	r2, [r7, #12]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        battery->cur_send_len = 0;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    }
    else{
        battery->need_send_len = 0;
    }
}
 800177c:	e003      	b.n	8001786 <battery_tx_cp+0x5e>
        battery->need_send_len = 0;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2200      	movs	r2, #0
 8001782:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <battery_rx_idle>:

void battery_rx_idle(struct BATTERY_s *battery)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b084      	sub	sp, #16
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
    if(__HAL_UART_GET_FLAG(battery->usart,UART_FLAG_IDLE)){
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	69db      	ldr	r3, [r3, #28]
 800179e:	f003 0310 	and.w	r3, r3, #16
 80017a2:	2b10      	cmp	r3, #16
 80017a4:	d14e      	bne.n	8001844 <battery_rx_idle+0xb6>
        __HAL_UART_CLEAR_IDLEFLAG(battery->usart);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2210      	movs	r2, #16
 80017ae:	621a      	str	r2, [r3, #32]
        uint16_t cnt = BAT_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(battery->usart->hdmarx) - battery->rx_idx;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80017c2:	b29b      	uxth	r3, r3
 80017c4:	4413      	add	r3, r2
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80017cc:	81fb      	strh	r3, [r7, #14]
        if(cnt > BAT_RECE_BUFF_SIZE) {
 80017ce:	89fb      	ldrh	r3, [r7, #14]
 80017d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017d4:	d908      	bls.n	80017e8 <battery_rx_idle+0x5a>
            battery->cur_rece_len = 0;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            battery->rx_idx = 0;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            return;
 80017e6:	e02d      	b.n	8001844 <battery_rx_idle+0xb6>
        }
        uint16_t all_len = cnt + battery->cur_rece_len;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80017ee:	b29a      	uxth	r2, r3
 80017f0:	89fb      	ldrh	r3, [r7, #14]
 80017f2:	4413      	add	r3, r2
 80017f4:	81bb      	strh	r3, [r7, #12]
        if(all_len <= BAT_RECE_BUFF_SIZE){
 80017f6:	89bb      	ldrh	r3, [r7, #12]
 80017f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80017fc:	d822      	bhi.n	8001844 <battery_rx_idle+0xb6>
            memcpy(&battery->rcve_buf[battery->cur_rece_len],&battery->usart->pRxBuffPtr[battery->rx_idx],cnt);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	4413      	add	r3, r2
 8001808:	1d18      	adds	r0, r3, #4
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8001816:	4413      	add	r3, r2
 8001818:	89fa      	ldrh	r2, [r7, #14]
 800181a:	4619      	mov	r1, r3
 800181c:	f00f feda 	bl	80115d4 <memcpy>
            battery->cur_rece_len = all_len;
 8001820:	89ba      	ldrh	r2, [r7, #12]
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            battery->rx_idx = BAT_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(battery->usart->hdmarx);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f5c3 7280 	rsb	r2, r3, #256	@ 0x100
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            battery->rx_flg = true;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
        }
        else{
            //to do 
        }
    }
}
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <battery_rx_half>:


void battery_rx_half(struct BATTERY_s *battery)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	b084      	sub	sp, #16
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
    uint16_t cnt = BAT_HALF_RECE_BUFF_SIZE - battery->rx_idx;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8001858:	b29b      	uxth	r3, r3
 800185a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800185e:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + battery->cur_rece_len;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8001866:	b29a      	uxth	r2, r3
 8001868:	89fb      	ldrh	r3, [r7, #14]
 800186a:	4413      	add	r3, r2
 800186c:	81bb      	strh	r3, [r7, #12]
    if(all_len <= BAT_RECE_BUFF_SIZE) {
 800186e:	89bb      	ldrh	r3, [r7, #12]
 8001870:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001874:	d81c      	bhi.n	80018b0 <battery_rx_half+0x66>
        memcpy(&battery->rcve_buf[battery->cur_rece_len],&battery->usart->pRxBuffPtr[battery->rx_idx],cnt);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	4413      	add	r3, r2
 8001880:	1d18      	adds	r0, r3, #4
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800188e:	4413      	add	r3, r2
 8001890:	89fa      	ldrh	r2, [r7, #14]
 8001892:	4619      	mov	r1, r3
 8001894:	f00f fe9e 	bl	80115d4 <memcpy>
        battery->cur_rece_len = all_len;
 8001898:	89ba      	ldrh	r2, [r7, #12]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        battery->rx_idx = BAT_RECE_BUFF_SIZE / 2;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2280      	movs	r2, #128	@ 0x80
 80018a4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        battery->rx_flg = true;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2201      	movs	r2, #1
 80018ac:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    }
    else {
        //to do
    }
}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <battery_rx_cp>:

void battery_rx_cp(struct BATTERY_s *battery)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
    uint16_t cnt = BAT_RECE_BUFF_SIZE - battery->rx_idx;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80018cc:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + battery->cur_rece_len;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80018d4:	b29a      	uxth	r2, r3
 80018d6:	89fb      	ldrh	r3, [r7, #14]
 80018d8:	4413      	add	r3, r2
 80018da:	81bb      	strh	r3, [r7, #12]

    if(all_len <= BAT_RECE_BUFF_SIZE) {
 80018dc:	89bb      	ldrh	r3, [r7, #12]
 80018de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018e2:	d81c      	bhi.n	800191e <battery_rx_cp+0x66>
        memcpy(&battery->rcve_buf[battery->cur_rece_len],&battery->usart->pRxBuffPtr[battery->rx_idx],cnt);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	1d18      	adds	r0, r3, #4
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80018fc:	4413      	add	r3, r2
 80018fe:	89fa      	ldrh	r2, [r7, #14]
 8001900:	4619      	mov	r1, r3
 8001902:	f00f fe67 	bl	80115d4 <memcpy>
        battery->cur_rece_len = all_len;
 8001906:	89ba      	ldrh	r2, [r7, #12]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        battery->rx_idx = 0;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2200      	movs	r2, #0
 8001912:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        battery->rx_flg = true;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2201      	movs	r2, #1
 800191a:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    }
    else {
        //to do
    }

}
 800191e:	bf00      	nop
 8001920:	3710      	adds	r7, #16
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <battery_loop>:

void battery_loop(struct BATTERY_s *battery)
{
 8001926:	b580      	push	{r7, lr}
 8001928:	b082      	sub	sp, #8
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
    battery_read_message(battery);
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	f7ff fc40 	bl	80011b4 <battery_read_message>
    battery_rece(battery);
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7ff fe6d 	bl	8001614 <battery_rece>
}
 800193a:	bf00      	nop
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <battery_init>:

void battery_init(struct BATTERY_s *battery)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
    battery->tc_flg = true;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2201      	movs	r2, #1
 800194e:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    battery->rx_flg = 0;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    battery->cur_rece_len = 0;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    battery->cur_analysis_len = 0;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    battery->cur_send_len = 0;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    battery->need_send_len = 0;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
    battery->rx_idx = 0;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
    battery->short_press_time = 0;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f04f 0200 	mov.w	r2, #0
 8001988:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
    battery->long_press_time = 0;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f04f 0200 	mov.w	r2, #0
 8001992:	f8c3 2254 	str.w	r2, [r3, #596]	@ 0x254
    battery->control_bit = 0;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 2258 	strb.w	r2, [r3, #600]	@ 0x258
    battery->led4_led3_status = 0;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 2259 	strb.w	r2, [r3, #601]	@ 0x259
    battery->led2_led1_status = 0;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	2200      	movs	r2, #0
 80019aa:	f883 225a 	strb.w	r2, [r3, #602]	@ 0x25a
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr

080019ba <calibration_start>:
#include "calibration.h"
#include "encoder.h"

void calibration_start(struct CALIBRATION_s *calibration ,struct USR_CONFIG_s *usr_config)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	6039      	str	r1, [r7, #0]
    usr_config->encoder_dir = +1;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	2201      	movs	r2, #1
 80019c8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
    usr_config->calib_valid = false;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2200      	movs	r2, #0
 80019d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    calibration->calib_step = CS_DIR_PP_START;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2201      	movs	r2, #1
 80019d8:	f883 2a3d 	strb.w	r2, [r3, #2621]	@ 0xa3d
    calibration->phase_set = 0;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	605a      	str	r2, [r3, #4]
    calibration->error_lut_idx = 0;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f8c3 2a38 	str.w	r2, [r3, #2616]	@ 0xa38
    usr_config->encoder_ele_offest = 0;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	f04f 0200 	mov.w	r2, #0
 80019f2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    calibration->error_lut_mov = 0;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	f503 6323 	add.w	r3, r3, #2608	@ 0xa30
 80019fc:	4619      	mov	r1, r3
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	f04f 0300 	mov.w	r3, #0
 8001a06:	e9c1 2300 	strd	r2, r3, [r1]
    calibration->loop_count = 0;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
    calibration->get_out_count = 0;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 2a3c 	strb.w	r2, [r3, #2620]	@ 0xa3c
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <calibration_end>:


void calibration_end(struct CALIBRATION_s *calibration ,struct FOC_s *foc ,struct PWM_GEN_s *pwm_gen)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
    calibration->calib_step = CS_NULL;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2200      	movs	r2, #0
 8001a34:	f883 2a3d 	strb.w	r2, [r3, #2621]	@ 0xa3d
}
 8001a38:	bf00      	nop
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	0000      	movs	r0, r0
	...

08001a48 <calibration_loop>:


void calibration_loop(struct MOTOR_s *motor)
{
 8001a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a4c:	b09a      	sub	sp, #104	@ 0x68
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6178      	str	r0, [r7, #20]
    float calib_phase_vel =  motor->usrconfig.motor_pole_pairs * M_2PI;
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a58:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8001a5c:	edd3 7a00 	vldr	s15, [r3]
 8001a60:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8001d6c <calibration_loop+0x324>
 8001a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a68:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float time = (float)motor->calibration.loop_count * CURRENT_MEASURE_PERIOD;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a70:	ee07 3a90 	vmov	s15, r3
 8001a74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a78:	ed9f 7abd 	vldr	s14, [pc, #756]	@ 8001d70 <calibration_loop+0x328>
 8001a7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a80:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    const float voltage = motor->usrconfig.calib_voltage;
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a8a:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	63bb      	str	r3, [r7, #56]	@ 0x38

    int32_t diff = 0;
 8001a92:	2300      	movs	r3, #0
 8001a94:	637b      	str	r3, [r7, #52]	@ 0x34

    switch(motor->calibration.calib_step)
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f893 3a85 	ldrb.w	r3, [r3, #2693]	@ 0xa85
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	2b09      	cmp	r3, #9
 8001aa0:	f200 861d 	bhi.w	80026de <calibration_loop+0xc96>
 8001aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8001aac <calibration_loop+0x64>)
 8001aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aaa:	bf00      	nop
 8001aac:	08001ad5 	.word	0x08001ad5
 8001ab0:	08001b8d 	.word	0x08001b8d
 8001ab4:	08001e11 	.word	0x08001e11
 8001ab8:	08001f8b 	.word	0x08001f8b
 8001abc:	0800207d 	.word	0x0800207d
 8001ac0:	080020d5 	.word	0x080020d5
 8001ac4:	0800223f 	.word	0x0800223f
 8001ac8:	080023c1 	.word	0x080023c1
 8001acc:	08002377 	.word	0x08002377
 8001ad0:	0800265d 	.word	0x0800265d
    {
        case CS_DIR_PP_START:
        {
            motor->foc.voltage(&motor->foc,voltage,0,motor->calibration.phase_set,&motor->pwm_gen);
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ada:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8001ae4:	3308      	adds	r3, #8
 8001ae6:	6979      	ldr	r1, [r7, #20]
 8001ae8:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8001aec:	6979      	ldr	r1, [r7, #20]
 8001aee:	312c      	adds	r1, #44	@ 0x2c
 8001af0:	eeb0 1a67 	vmov.f32	s2, s15
 8001af4:	eddf 0a9f 	vldr	s1, [pc, #636]	@ 8001d74 <calibration_loop+0x32c>
 8001af8:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001afc:	4618      	mov	r0, r3
 8001afe:	4790      	blx	r2
            if(time >= 1.0f) {
 8001b00:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001b04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001b08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b10:	db11      	blt.n	8001b36 <calibration_loop+0xee>
                motor->calibration.start_count = (float)motor->encoder.shadow_count;
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f503 6376 	add.w	r3, r3, #3936	@ 0xf60
 8001b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b1c:	4610      	mov	r0, r2
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f7ff f8dc 	bl	8000cdc <__aeabi_l2f>
 8001b24:	4602      	mov	r2, r0
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	651a      	str	r2, [r3, #80]	@ 0x50
                motor->calibration.calib_step = CS_DIR_PP_LOOP;
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            else if(time >= 0.5f) {
                motor->calibration.check_count = motor->encoder.one_pos_count;
                motor->usrconfig.encoder_offset = motor->calibration.check_count;
                motor->calibration.last_error_lut = motor->encoder.ele_phase;
            }
            break;
 8001b32:	f000 bdd9 	b.w	80026e8 <calibration_loop+0xca0>
            else if(time >= 0.5f) {
 8001b36:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001b3a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001b3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b46:	da01      	bge.n	8001b4c <calibration_loop+0x104>
            break;
 8001b48:	f000 bdce 	b.w	80026e8 <calibration_loop+0xca0>
                motor->calibration.check_count = motor->encoder.one_pos_count;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	f8d3 3f38 	ldr.w	r3, [r3, #3896]	@ 0xf38
 8001b52:	ee07 3a90 	vmov	s15, r3
 8001b56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
                motor->usrconfig.encoder_offset = motor->calibration.check_count;
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8001b66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b6a:	ee17 2a90 	vmov	r2, s15
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b74:	f8c3 2694 	str.w	r2, [r3, #1684]	@ 0x694
                motor->calibration.last_error_lut = motor->encoder.ele_phase;
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	f503 6379 	add.w	r3, r3, #3984	@ 0xf90
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f503 6327 	add.w	r3, r3, #2672	@ 0xa70
 8001b86:	601a      	str	r2, [r3, #0]
            break;
 8001b88:	f000 bdae 	b.w	80026e8 <calibration_loop+0xca0>
        }
        case CS_DIR_PP_LOOP:
        {
            float ele_phase = motor->encoder.phase;
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	667b      	str	r3, [r7, #100]	@ 0x64
            while(ele_phase > M_2PI) ele_phase -= M_2PI;
 8001b96:	e007      	b.n	8001ba8 <calibration_loop+0x160>
 8001b98:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001b9c:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001d6c <calibration_loop+0x324>
 8001ba0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ba4:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
 8001ba8:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001bac:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 8001d6c <calibration_loop+0x324>
 8001bb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb8:	dcee      	bgt.n	8001b98 <calibration_loop+0x150>

            motor->calibration.phase_set += calib_phase_vel * CURRENT_MEASURE_PERIOD;
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8001bc0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001bc4:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8001d70 <calibration_loop+0x328>
 8001bc8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001bcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bdc:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8001be6:	3308      	adds	r3, #8
 8001be8:	6979      	ldr	r1, [r7, #20]
 8001bea:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8001bee:	6979      	ldr	r1, [r7, #20]
 8001bf0:	312c      	adds	r1, #44	@ 0x2c
 8001bf2:	eeb0 1a67 	vmov.f32	s2, s15
 8001bf6:	eddf 0a5f 	vldr	s1, [pc, #380]	@ 8001d74 <calibration_loop+0x32c>
 8001bfa:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001bfe:	4618      	mov	r0, r3
 8001c00:	4790      	blx	r2
            if(motor->calibration.phase_set >= M_2PI){
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001c08:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8001d6c <calibration_loop+0x324>
 8001c0c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c14:	db79      	blt.n	8001d0a <calibration_loop+0x2c2>
				
                motor->calibration.calib_step = CS_DIR_PP_CW_LOOP;
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	2203      	movs	r2, #3
 8001c1a:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
                diff = motor->encoder.shadow_count - motor->calibration.start_count;
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	f503 6376 	add.w	r3, r3, #3936	@ 0xf60
 8001c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c28:	4610      	mov	r0, r2
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	f7ff f856 	bl	8000cdc <__aeabi_l2f>
 8001c30:	ee07 0a10 	vmov	s14, r0
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8001c3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c42:	ee17 3a90 	vmov	r3, s15
 8001c46:	637b      	str	r3, [r7, #52]	@ 0x34
                if(diff > 0){
 8001c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	dd07      	ble.n	8001c5e <calibration_loop+0x216>
                    motor->usrconfig.encoder_dir = +1;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c54:	461a      	mov	r2, r3
 8001c56:	2301      	movs	r3, #1
 8001c58:	f8c2 3690 	str.w	r3, [r2, #1680]	@ 0x690
 8001c5c:	e007      	b.n	8001c6e <calibration_loop+0x226>
                }
                else{
                    motor->usrconfig.encoder_dir = -1;
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c64:	461a      	mov	r2, r3
 8001c66:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6a:	f8c2 3690 	str.w	r3, [r2, #1680]	@ 0x690
                }
                if(ABS(motor->encoder.phase - M_2PI) > 0.5 ) {
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001c74:	edd3 7a00 	vldr	s15, [r3]
 8001c78:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001d6c <calibration_loop+0x324>
 8001c7c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c80:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c88:	dd13      	ble.n	8001cb2 <calibration_loop+0x26a>
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001c90:	edd3 7a00 	vldr	s15, [r3]
 8001c94:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001d6c <calibration_loop+0x324>
 8001c98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c9c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca8:	bfcc      	ite	gt
 8001caa:	2301      	movgt	r3, #1
 8001cac:	2300      	movle	r3, #0
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	e012      	b.n	8001cd8 <calibration_loop+0x290>
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001cb8:	edd3 7a00 	vldr	s15, [r3]
 8001cbc:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001d6c <calibration_loop+0x324>
 8001cc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001cc4:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8001cc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd0:	bf4c      	ite	mi
 8001cd2:	2301      	movmi	r3, #1
 8001cd4:	2300      	movpl	r3, #0
 8001cd6:	b2db      	uxtb	r3, r3
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d016      	beq.n	8001d0a <calibration_loop+0x2c2>
                    motor->calibration.loop_count = 0;
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	649a      	str	r2, [r3, #72]	@ 0x48
                    if(motor->calibration.get_out_count < 2) {
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f893 3a84 	ldrb.w	r3, [r3, #2692]	@ 0xa84
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d804      	bhi.n	8001cf6 <calibration_loop+0x2ae>
                        motor->calibration.calib_step = CS_REPORT_OFFSET_LUT;
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	220a      	movs	r2, #10
 8001cf0:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
 8001cf4:	e009      	b.n	8001d0a <calibration_loop+0x2c2>
                    }
                    else {
                        motor->task.statusword_new.errors.cailbration = true;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 8001d02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d06:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
                    }
                }
            }
            if((ABS(motor->usrconfig.calib_voltage - motor->foc.i_a ) < 0.01f) && ele_phase > M_PI) {
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d10:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001d14:	ed93 7a00 	vldr	s14, [r3]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d1e:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001d22:	edd3 7a00 	vldr	s15, [r3]
 8001d26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d2a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d32:	dd25      	ble.n	8001d80 <calibration_loop+0x338>
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d3a:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001d3e:	ed93 7a00 	vldr	s14, [r3]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d48:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001d4c:	edd3 7a00 	vldr	s15, [r3]
 8001d50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d54:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001d78 <calibration_loop+0x330>
 8001d58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d60:	bf4c      	ite	mi
 8001d62:	2301      	movmi	r3, #1
 8001d64:	2300      	movpl	r3, #0
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	e024      	b.n	8001db4 <calibration_loop+0x36c>
 8001d6a:	bf00      	nop
 8001d6c:	40c90fdb 	.word	0x40c90fdb
 8001d70:	3851b717 	.word	0x3851b717
 8001d74:	00000000 	.word	0x00000000
 8001d78:	3c23d70a 	.word	0x3c23d70a
 8001d7c:	bc23d70a 	.word	0xbc23d70a
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d86:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001d8a:	ed93 7a00 	vldr	s14, [r3]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001d94:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001da0:	ed1f 7a0a 	vldr	s14, [pc, #-40]	@ 8001d7c <calibration_loop+0x334>
 8001da4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dac:	bfcc      	ite	gt
 8001dae:	2301      	movgt	r3, #1
 8001db0:	2300      	movle	r3, #0
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 8494 	beq.w	80026e2 <calibration_loop+0xc9a>
 8001dba:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001dbc:	f7fe fb7c 	bl	80004b8 <__aeabi_f2d>
 8001dc0:	a3b9      	add	r3, pc, #740	@ (adr r3, 80020a8 <calibration_loop+0x660>)
 8001dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dc6:	f7fe fe5f 	bl	8000a88 <__aeabi_dcmpgt>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d101      	bne.n	8001dd4 <calibration_loop+0x38c>
                motor->calibration.error_lut_mov += ele_phase;
                motor->calibration.error_lut_idx ++;
            }
            break;
 8001dd0:	f000 bc87 	b.w	80026e2 <calibration_loop+0xc9a>
                motor->calibration.error_lut_mov += ele_phase;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	f503 6328 	add.w	r3, r3, #2688	@ 0xa80
 8001dda:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 8001dde:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001de0:	f7fe fb6a 	bl	80004b8 <__aeabi_f2d>
 8001de4:	4602      	mov	r2, r0
 8001de6:	460b      	mov	r3, r1
 8001de8:	4620      	mov	r0, r4
 8001dea:	4629      	mov	r1, r5
 8001dec:	f7fe fa06 	bl	80001fc <__adddf3>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	6979      	ldr	r1, [r7, #20]
 8001df6:	f501 6128 	add.w	r1, r1, #2688	@ 0xa80
 8001dfa:	e941 2302 	strd	r2, r3, [r1, #-8]
                motor->calibration.error_lut_idx ++;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	@ 0xa80
 8001e04:	1c5a      	adds	r2, r3, #1
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f8c3 2a80 	str.w	r2, [r3, #2688]	@ 0xa80
            break;
 8001e0c:	f000 bc69 	b.w	80026e2 <calibration_loop+0xc9a>
        }
        case CS_DIR_PP_CW_LOOP:
        {
            float ele_phase = motor->encoder.phase;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	663b      	str	r3, [r7, #96]	@ 0x60
            while(ele_phase > M_2PI) ele_phase -= M_2PI;
 8001e1a:	e007      	b.n	8001e2c <calibration_loop+0x3e4>
 8001e1c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001e20:	ed9f 7aa9 	vldr	s14, [pc, #676]	@ 80020c8 <calibration_loop+0x680>
 8001e24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e28:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
 8001e2c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001e30:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 80020c8 <calibration_loop+0x680>
 8001e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	dcee      	bgt.n	8001e1c <calibration_loop+0x3d4>

            motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8001e44:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001e48:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 80020cc <calibration_loop+0x684>
 8001e4c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e60:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8001e6a:	3308      	adds	r3, #8
 8001e6c:	6979      	ldr	r1, [r7, #20]
 8001e6e:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8001e72:	6979      	ldr	r1, [r7, #20]
 8001e74:	312c      	adds	r1, #44	@ 0x2c
 8001e76:	eeb0 1a67 	vmov.f32	s2, s15
 8001e7a:	eddf 0a95 	vldr	s1, [pc, #596]	@ 80020d0 <calibration_loop+0x688>
 8001e7e:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001e82:	4618      	mov	r0, r3
 8001e84:	4790      	blx	r2
            if(motor->calibration.phase_set <= 0) { 
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8001e8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e94:	d803      	bhi.n	8001e9e <calibration_loop+0x456>
				
                motor->calibration.calib_step = CS_DIR_PP_END;
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	2204      	movs	r2, #4
 8001e9a:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            }
            if(ABS(motor->usrconfig.calib_voltage - motor->foc.i_a ) < 0.01f && ele_phase > M_PI) {
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ea4:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001ea8:	ed93 7a00 	vldr	s14, [r3]
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001eb2:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001eb6:	edd3 7a00 	vldr	s15, [r3]
 8001eba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ebe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec6:	dd1a      	ble.n	8001efe <calibration_loop+0x4b6>
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ece:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001ed2:	ed93 7a00 	vldr	s14, [r3]
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001edc:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001ee0:	edd3 7a00 	vldr	s15, [r3]
 8001ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ee8:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80020b8 <calibration_loop+0x670>
 8001eec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ef4:	bf4c      	ite	mi
 8001ef6:	2301      	movmi	r3, #1
 8001ef8:	2300      	movpl	r3, #0
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	e019      	b.n	8001f32 <calibration_loop+0x4ea>
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f04:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 8001f08:	ed93 7a00 	vldr	s14, [r3]
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001f12:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8001f16:	edd3 7a00 	vldr	s15, [r3]
 8001f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f1e:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80020bc <calibration_loop+0x674>
 8001f22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f2a:	bfcc      	ite	gt
 8001f2c:	2301      	movgt	r3, #1
 8001f2e:	2300      	movle	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	f000 83d7 	beq.w	80026e6 <calibration_loop+0xc9e>
 8001f38:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001f3a:	f7fe fabd 	bl	80004b8 <__aeabi_f2d>
 8001f3e:	a35a      	add	r3, pc, #360	@ (adr r3, 80020a8 <calibration_loop+0x660>)
 8001f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f44:	f7fe fda0 	bl	8000a88 <__aeabi_dcmpgt>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d100      	bne.n	8001f50 <calibration_loop+0x508>
                motor->calibration.error_lut_mov += ele_phase;
                motor->calibration.error_lut_idx ++;
            }
            break;
 8001f4e:	e3ca      	b.n	80026e6 <calibration_loop+0xc9e>
                motor->calibration.error_lut_mov += ele_phase;
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f503 6328 	add.w	r3, r3, #2688	@ 0xa80
 8001f56:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 8001f5a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001f5c:	f7fe faac 	bl	80004b8 <__aeabi_f2d>
 8001f60:	4602      	mov	r2, r0
 8001f62:	460b      	mov	r3, r1
 8001f64:	4620      	mov	r0, r4
 8001f66:	4629      	mov	r1, r5
 8001f68:	f7fe f948 	bl	80001fc <__adddf3>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	6979      	ldr	r1, [r7, #20]
 8001f72:	f501 6128 	add.w	r1, r1, #2688	@ 0xa80
 8001f76:	e941 2302 	strd	r2, r3, [r1, #-8]
                motor->calibration.error_lut_idx ++;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	@ 0xa80
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	f8c3 2a80 	str.w	r2, [r3, #2688]	@ 0xa80
            break;
 8001f88:	e3ad      	b.n	80026e6 <calibration_loop+0xc9e>
        }   
        case CS_DIR_PP_END:
        {
            motor->usrconfig.encoder_ele_offest = M_2PI - (motor->calibration.error_lut_mov / motor->calibration.error_lut_idx);
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f503 6328 	add.w	r3, r3, #2688	@ 0xa80
 8001f90:	e953 4502 	ldrd	r4, r5, [r3, #-8]
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	@ 0xa80
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fa7a 	bl	8000494 <__aeabi_i2d>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	4620      	mov	r0, r4
 8001fa6:	4629      	mov	r1, r5
 8001fa8:	f7fe fc08 	bl	80007bc <__aeabi_ddiv>
 8001fac:	4602      	mov	r2, r0
 8001fae:	460b      	mov	r3, r1
 8001fb0:	a13f      	add	r1, pc, #252	@ (adr r1, 80020b0 <calibration_loop+0x668>)
 8001fb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001fb6:	f7fe f91f 	bl	80001f8 <__aeabi_dsub>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	4610      	mov	r0, r2
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	f7fe fd6b 	bl	8000a9c <__aeabi_d2f>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fce:	f503 63d3 	add.w	r3, r3, #1688	@ 0x698
 8001fd2:	601a      	str	r2, [r3, #0]
            motor->usrconfig.encoder_offset += motor->usrconfig.encoder_ele_offest * ENCODER_CPR_F / (M_2PI * motor->usrconfig.motor_pole_pairs);
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fda:	f8d3 3694 	ldr.w	r3, [r3, #1684]	@ 0x694
 8001fde:	ee07 3a90 	vmov	s15, r3
 8001fe2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001fec:	f503 63d3 	add.w	r3, r3, #1688	@ 0x698
 8001ff0:	edd3 7a00 	vldr	s15, [r3]
 8001ff4:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80020c4 <calibration_loop+0x67c>
 8001ff8:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002002:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80020c8 <calibration_loop+0x680>
 800200e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002012:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800201e:	ee17 2a90 	vmov	r2, s15
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002028:	f8c3 2694 	str.w	r2, [r3, #1684]	@ 0x694
            // motor->usrconfig.encoder_offset = motor->calibration.check_count;
            motor->usrconfig.calib_valid = true;
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002032:	461a      	mov	r2, r3
 8002034:	2301      	movs	r3, #1
 8002036:	f8c2 3688 	str.w	r3, [r2, #1672]	@ 0x688
            motor->task.statecmd = IDLE;
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002040:	2201      	movs	r2, #1
 8002042:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->calibration.loop_count = 0;
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	2200      	movs	r2, #0
 800204a:	649a      	str	r2, [r3, #72]	@ 0x48
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002052:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800205c:	330c      	adds	r3, #12
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8002064:	3110      	adds	r1, #16
 8002066:	697a      	ldr	r2, [r7, #20]
 8002068:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 800206c:	3208      	adds	r2, #8
 800206e:	4618      	mov	r0, r3
 8002070:	47a0      	blx	r4
            motor->calibration.calib_step = CS_DIR_PP_START;
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            // motor->calibration.loop_count = 0;
            break;
 800207a:	e335      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_ENCODER_START:
        {
            motor->calibration.phase_set = 0;
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f04f 0200 	mov.w	r2, #0
 8002082:	64da      	str	r2, [r3, #76]	@ 0x4c
            motor->calibration.loop_count = 0;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	2200      	movs	r2, #0
 8002088:	649a      	str	r2, [r3, #72]	@ 0x48
            motor->calibration.sample_count = 0;
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	2200      	movs	r2, #0
 800208e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
            motor->calibration.next_sample_time = 0;
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	669a      	str	r2, [r3, #104]	@ 0x68
            motor->calibration.calib_step = CS_ENCODER_CW_LOOP;
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	2206      	movs	r2, #6
 800209e:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            break;
 80020a2:	e321      	b.n	80026e8 <calibration_loop+0xca0>
 80020a4:	f3af 8000 	nop.w
 80020a8:	54442d18 	.word	0x54442d18
 80020ac:	400921fb 	.word	0x400921fb
 80020b0:	60000000 	.word	0x60000000
 80020b4:	401921fb 	.word	0x401921fb
 80020b8:	3c23d70a 	.word	0x3c23d70a
 80020bc:	bc23d70a 	.word	0xbc23d70a
 80020c0:	43000000 	.word	0x43000000
 80020c4:	4b000000 	.word	0x4b000000
 80020c8:	40c90fdb 	.word	0x40c90fdb
 80020cc:	3851b717 	.word	0x3851b717
 80020d0:	00000000 	.word	0x00000000
        }

        case CS_ENCODER_CW_LOOP:
        {
            if(motor->calibration.sample_count < (motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR)){
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 80020da:	ee07 3a90 	vmov	s15, r3
 80020de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020e8:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 80020ec:	edd3 7a00 	vldr	s15, [r3]
 80020f0:	ed5f 6a0d 	vldr	s13, [pc, #-52]	@ 80020c0 <calibration_loop+0x678>
 80020f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002100:	d579      	bpl.n	80021f6 <calibration_loop+0x7ae>
                if(time > motor->calibration.next_sample_time){
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002108:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800210c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002114:	dd4a      	ble.n	80021ac <calibration_loop+0x764>
                    motor->calibration.next_sample_time += M_2PI / ((float)SAMPLES_PER_PPAIR * calib_phase_vel);
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 800211c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002120:	ed5f 6a19 	vldr	s13, [pc, #-100]	@ 80020c0 <calibration_loop+0x678>
 8002124:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002128:	ed1f 6a19 	vldr	s12, [pc, #-100]	@ 80020c8 <calibration_loop+0x680>
 800212c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
                    
                    int count_ref = (motor->calibration.phase_set * ENCODER_CPR_F) / (M_2PI * (float)motor->usrconfig.motor_pole_pairs);
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002140:	ed1f 7a20 	vldr	s14, [pc, #-128]	@ 80020c4 <calibration_loop+0x67c>
 8002144:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800214e:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002152:	edd3 7a00 	vldr	s15, [r3]
 8002156:	ed1f 7a24 	vldr	s14, [pc, #-144]	@ 80020c8 <calibration_loop+0x680>
 800215a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800215e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002162:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002166:	ee17 3a90 	vmov	r3, s15
 800216a:	623b      	str	r3, [r7, #32]
                    int error = motor->encoder.one_pos_count - count_ref;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f8d3 2f38 	ldr.w	r2, [r3, #3896]	@ 0xf38
 8002172:	6a3b      	ldr	r3, [r7, #32]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	61fb      	str	r3, [r7, #28]
                    error += ENCODER_CPR * (error<0);
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	121b      	asrs	r3, r3, #8
 800217c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002180:	69fa      	ldr	r2, [r7, #28]
 8002182:	4413      	add	r3, r2
 8002184:	61fb      	str	r3, [r7, #28]
                    motor->calibration.error_arr[motor->calibration.sample_count] = error;
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 800218c:	461a      	mov	r2, r3
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	321c      	adds	r2, #28
 8002192:	69f9      	ldr	r1, [r7, #28]
 8002194:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    
                    motor->calibration.sample_count ++;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 800219e:	b29b      	uxth	r3, r3
 80021a0:	3301      	adds	r3, #1
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	b21a      	sxth	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
                }
                
                motor->calibration.phase_set += calib_phase_vel * CURRENT_MEASURE_PERIOD;
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80021b2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80021b6:	ed5f 6a3b 	vldr	s13, [pc, #-236]	@ 80020cc <calibration_loop+0x684>
 80021ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80021be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motor->calibration.sample_count --;
                motor->calibration.next_sample_time = 0;
                motor->calibration.calib_step = CS_ENCODER_CCW_LOOP;
                break;
            }
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021ce:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 80021d8:	3308      	adds	r3, #8
 80021da:	6979      	ldr	r1, [r7, #20]
 80021dc:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 80021e0:	6979      	ldr	r1, [r7, #20]
 80021e2:	312c      	adds	r1, #44	@ 0x2c
 80021e4:	eeb0 1a67 	vmov.f32	s2, s15
 80021e8:	ed5f 0a47 	vldr	s1, [pc, #-284]	@ 80020d0 <calibration_loop+0x688>
 80021ec:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80021f0:	4618      	mov	r0, r3
 80021f2:	4790      	blx	r2
            break;
 80021f4:	e278      	b.n	80026e8 <calibration_loop+0xca0>
                motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 80021fc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002200:	ed5f 6a4e 	vldr	s13, [pc, #-312]	@ 80020cc <calibration_loop+0x684>
 8002204:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002208:	ee77 7a67 	vsub.f32	s15, s14, s15
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motor->calibration.loop_count = 0;
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2200      	movs	r2, #0
 8002216:	649a      	str	r2, [r3, #72]	@ 0x48
                motor->calibration.sample_count --;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b29b      	uxth	r3, r3
 8002224:	b21a      	sxth	r2, r3
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
                motor->calibration.next_sample_time = 0;
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	669a      	str	r2, [r3, #104]	@ 0x68
                motor->calibration.calib_step = CS_ENCODER_CCW_LOOP;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	2207      	movs	r2, #7
 8002238:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
                break;
 800223c:	e254      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_ENCODER_CCW_LOOP:
        {
            if(motor->calibration.sample_count >= 0){
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 8002244:	2b00      	cmp	r3, #0
 8002246:	f2c0 8088 	blt.w	800235a <calibration_loop+0x912>
                if(time > motor->calibration.next_sample_time){
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8002250:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8002254:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225c:	dd58      	ble.n	8002310 <calibration_loop+0x8c8>
                    motor->calibration.next_sample_time += M_2PI / ((float)SAMPLES_PER_PPAIR * calib_phase_vel);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	ed93 7a1a 	vldr	s14, [r3, #104]	@ 0x68
 8002264:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002268:	ed5f 6a6b 	vldr	s13, [pc, #-428]	@ 80020c0 <calibration_loop+0x678>
 800226c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002270:	ed1f 6a6b 	vldr	s12, [pc, #-428]	@ 80020c8 <calibration_loop+0x680>
 8002274:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
                    
                    int count_ref = (motor->calibration.phase_set * ENCODER_CPR_F) / (M_2PI * (float)motor->usrconfig.motor_pole_pairs);
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002288:	ed1f 7a72 	vldr	s14, [pc, #-456]	@ 80020c4 <calibration_loop+0x67c>
 800228c:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002296:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 800229a:	edd3 7a00 	vldr	s15, [r3]
 800229e:	ed1f 7a76 	vldr	s14, [pc, #-472]	@ 80020c8 <calibration_loop+0x680>
 80022a2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022aa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022ae:	ee17 3a90 	vmov	r3, s15
 80022b2:	62bb      	str	r3, [r7, #40]	@ 0x28
                    int error = motor->encoder.one_pos_count - count_ref;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f8d3 2f38 	ldr.w	r2, [r3, #3896]	@ 0xf38
 80022ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	627b      	str	r3, [r7, #36]	@ 0x24
                    error += ENCODER_CPR * (error<0);
 80022c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c2:	121b      	asrs	r3, r3, #8
 80022c4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022ca:	4413      	add	r3, r2
 80022cc:	627b      	str	r3, [r7, #36]	@ 0x24
                    motor->calibration.error_arr[motor->calibration.sample_count] = (motor->calibration.error_arr[motor->calibration.sample_count] + error) / 2;
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 80022d4:	461a      	mov	r2, r3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	321c      	adds	r2, #28
 80022da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80022de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e0:	4413      	add	r3, r2
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	f9b2 2058 	ldrsh.w	r2, [r2, #88]	@ 0x58
 80022e8:	4610      	mov	r0, r2
 80022ea:	0fda      	lsrs	r2, r3, #31
 80022ec:	4413      	add	r3, r2
 80022ee:	105b      	asrs	r3, r3, #1
 80022f0:	4619      	mov	r1, r3
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	f100 021c 	add.w	r2, r0, #28
 80022f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    
                    motor->calibration.sample_count --;
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29b      	uxth	r3, r3
 8002308:	b21a      	sxth	r2, r3
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
                }
                
                motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8002316:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800231a:	ed5f 6a94 	vldr	s13, [pc, #-592]	@ 80020cc <calibration_loop+0x684>
 800231e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002322:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
                motor->pwm_gen.turn_on_low_sides(&motor->pwm_gen);
                motor->calibration.loop_count = 0;
                motor->calibration.calib_step = CS_ENCODER_END;
                break;
            }
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002332:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 800233c:	3308      	adds	r3, #8
 800233e:	6979      	ldr	r1, [r7, #20]
 8002340:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8002344:	6979      	ldr	r1, [r7, #20]
 8002346:	312c      	adds	r1, #44	@ 0x2c
 8002348:	eeb0 1a67 	vmov.f32	s2, s15
 800234c:	ed5f 0aa0 	vldr	s1, [pc, #-640]	@ 80020d0 <calibration_loop+0x688>
 8002350:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8002354:	4618      	mov	r0, r3
 8002356:	4790      	blx	r2
            break;
 8002358:	e1c6      	b.n	80026e8 <calibration_loop+0xca0>
                motor->pwm_gen.turn_on_low_sides(&motor->pwm_gen);
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	322c      	adds	r2, #44	@ 0x2c
 8002362:	4610      	mov	r0, r2
 8002364:	4798      	blx	r3
                motor->calibration.loop_count = 0;
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	2200      	movs	r2, #0
 800236a:	649a      	str	r2, [r3, #72]	@ 0x48
                motor->calibration.calib_step = CS_ENCODER_END;
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	2208      	movs	r2, #8
 8002370:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
                break;
 8002374:	e1b8      	b.n	80026e8 <calibration_loop+0xca0>
        }
        
        case CS_ENCODER_CHECK:
        {
            motor->foc.voltage(&motor->foc,0,0,motor->calibration.phase_set,&motor->pwm_gen);
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800237c:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8002386:	3308      	adds	r3, #8
 8002388:	6979      	ldr	r1, [r7, #20]
 800238a:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 800238e:	6979      	ldr	r1, [r7, #20]
 8002390:	312c      	adds	r1, #44	@ 0x2c
 8002392:	eeb0 1a67 	vmov.f32	s2, s15
 8002396:	ed5f 0ab2 	vldr	s1, [pc, #-712]	@ 80020d0 <calibration_loop+0x688>
 800239a:	ed1f 0ab3 	vldr	s0, [pc, #-716]	@ 80020d0 <calibration_loop+0x688>
 800239e:	4618      	mov	r0, r3
 80023a0:	4790      	blx	r2
            if(time >= 2.0f) {
 80023a2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80023a6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80023aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b2:	da00      	bge.n	80023b6 <calibration_loop+0x96e>
                motor->calibration.calib_step = CS_ENCODER_END;
            }
            break;
 80023b4:	e198      	b.n	80026e8 <calibration_loop+0xca0>
                motor->calibration.calib_step = CS_ENCODER_END;
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	2208      	movs	r2, #8
 80023ba:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            break;
 80023be:	e193      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_ENCODER_END:
        {
            int64_t moving_avg = 0;
 80023c0:	f04f 0200 	mov.w	r2, #0
 80023c4:	f04f 0300 	mov.w	r3, #0
 80023c8:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
            for(int i = 0; i<(motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR); i++){
 80023cc:	2300      	movs	r3, #0
 80023ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80023d0:	e016      	b.n	8002400 <calibration_loop+0x9b8>
                moving_avg += motor->calibration.error_arr[i];
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80023d6:	321c      	adds	r2, #28
 80023d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023dc:	17da      	asrs	r2, r3, #31
 80023de:	4698      	mov	r8, r3
 80023e0:	4691      	mov	r9, r2
 80023e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80023e6:	eb12 0108 	adds.w	r1, r2, r8
 80023ea:	6039      	str	r1, [r7, #0]
 80023ec:	eb43 0309 	adc.w	r3, r3, r9
 80023f0:	607b      	str	r3, [r7, #4]
 80023f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023f6:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
            for(int i = 0; i<(motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR); i++){
 80023fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023fc:	3301      	adds	r3, #1
 80023fe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002400:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002402:	ee07 3a90 	vmov	s15, r3
 8002406:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002410:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002414:	edd3 7a00 	vldr	s15, [r3]
 8002418:	eddf 6ab8 	vldr	s13, [pc, #736]	@ 80026fc <calibration_loop+0xcb4>
 800241c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002420:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002428:	d4d3      	bmi.n	80023d2 <calibration_loop+0x98a>
            }
            motor->usrconfig.encoder_offset = moving_avg/(motor->usrconfig.motor_pole_pairs * SAMPLES_PER_PPAIR);
 800242a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 800242e:	f7fe fc55 	bl	8000cdc <__aeabi_l2f>
 8002432:	ee06 0a90 	vmov	s13, r0
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800243c:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002440:	edd3 7a00 	vldr	s15, [r3]
 8002444:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 80026fc <calibration_loop+0xcb4>
 8002448:	ee27 7a87 	vmul.f32	s14, s15, s14
 800244c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002454:	ee17 2a90 	vmov	r2, s15
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800245e:	f8c3 2694 	str.w	r2, [r3, #1684]	@ 0x694
            
            int window = SAMPLES_PER_PPAIR;
 8002462:	2380      	movs	r3, #128	@ 0x80
 8002464:	633b      	str	r3, [r7, #48]	@ 0x30
            int lut_offset = motor->calibration.error_arr[0] * OFFSET_LUT_NUM / ENCODER_CPR;
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800246a:	01db      	lsls	r3, r3, #7
 800246c:	0ddb      	lsrs	r3, r3, #23
 800246e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            for(int i = 0; i<OFFSET_LUT_NUM; i++)
 8002470:	2300      	movs	r3, #0
 8002472:	653b      	str	r3, [r7, #80]	@ 0x50
 8002474:	e0be      	b.n	80025f4 <calibration_loop+0xbac>
            {
                moving_avg = 0;
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	f04f 0300 	mov.w	r3, #0
 800247e:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
                for(int j = (-window)/2; j<(window)/2; j++){
 8002482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002484:	0fda      	lsrs	r2, r3, #31
 8002486:	4413      	add	r3, r2
 8002488:	105b      	asrs	r3, r3, #1
 800248a:	425b      	negs	r3, r3
 800248c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800248e:	e07f      	b.n	8002590 <calibration_loop+0xb48>
                    int index = i*motor->usrconfig.motor_pole_pairs*SAMPLES_PER_PPAIR/OFFSET_LUT_NUM + j;
 8002490:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002492:	ee07 3a90 	vmov	s15, r3
 8002496:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024a0:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ac:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 80026fc <calibration_loop+0xcb4>
 80024b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b4:	eddf 6a91 	vldr	s13, [pc, #580]	@ 80026fc <calibration_loop+0xcb4>
 80024b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80024c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ce:	ee17 3a90 	vmov	r3, s15
 80024d2:	64bb      	str	r3, [r7, #72]	@ 0x48
                    if(index<0){
 80024d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	da17      	bge.n	800250a <calibration_loop+0xac2>
                        index += (SAMPLES_PER_PPAIR*motor->usrconfig.motor_pole_pairs);
 80024da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80024dc:	ee07 3a90 	vmov	s15, r3
 80024e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024ea:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80026fc <calibration_loop+0xcb4>
 80024f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80024fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002502:	ee17 3a90 	vmov	r3, s15
 8002506:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002508:	e02f      	b.n	800256a <calibration_loop+0xb22>
                    }else if(index>(SAMPLES_PER_PPAIR*motor->usrconfig.motor_pole_pairs-1)){
 800250a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800250c:	ee07 3a90 	vmov	s15, r3
 8002510:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800251a:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 800251e:	edd3 7a00 	vldr	s15, [r3]
 8002522:	eddf 6a76 	vldr	s13, [pc, #472]	@ 80026fc <calibration_loop+0xcb4>
 8002526:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800252a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800252e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002532:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800253a:	dd16      	ble.n	800256a <calibration_loop+0xb22>
                        index -= (SAMPLES_PER_PPAIR*motor->usrconfig.motor_pole_pairs);
 800253c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800253e:	ee07 3a90 	vmov	s15, r3
 8002542:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800254c:	f203 53f4 	addw	r3, r3, #1524	@ 0x5f4
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80026fc <calibration_loop+0xcb4>
 8002558:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800255c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002560:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002564:	ee17 3a90 	vmov	r3, s15
 8002568:	64bb      	str	r3, [r7, #72]	@ 0x48
                    }
                    moving_avg += motor->calibration.error_arr[index];
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800256e:	321c      	adds	r2, #28
 8002570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002574:	17da      	asrs	r2, r3, #31
 8002576:	461c      	mov	r4, r3
 8002578:	4615      	mov	r5, r2
 800257a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800257e:	eb12 0a04 	adds.w	sl, r2, r4
 8002582:	eb43 0b05 	adc.w	fp, r3, r5
 8002586:	e9c7 ab16 	strd	sl, fp, [r7, #88]	@ 0x58
                for(int j = (-window)/2; j<(window)/2; j++){
 800258a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800258c:	3301      	adds	r3, #1
 800258e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002592:	0fda      	lsrs	r2, r3, #31
 8002594:	4413      	add	r3, r2
 8002596:	105b      	asrs	r3, r3, #1
 8002598:	461a      	mov	r2, r3
 800259a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800259c:	4293      	cmp	r3, r2
 800259e:	f6ff af77 	blt.w	8002490 <calibration_loop+0xa48>
                }
                moving_avg = moving_avg/window;
 80025a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025a4:	17da      	asrs	r2, r3, #31
 80025a6:	60bb      	str	r3, [r7, #8]
 80025a8:	60fa      	str	r2, [r7, #12]
 80025aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025ae:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80025b2:	f7fe fbd1 	bl	8000d58 <__aeabi_ldivmod>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
                int lut_index = lut_offset + i;
 80025be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025c2:	4413      	add	r3, r2
 80025c4:	647b      	str	r3, [r7, #68]	@ 0x44
                if(lut_index > (OFFSET_LUT_NUM-1)){
 80025c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80025ca:	d902      	bls.n	80025d2 <calibration_loop+0xb8a>
                    lut_index -= OFFSET_LUT_NUM;
 80025cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025ce:	3b80      	subs	r3, #128	@ 0x80
 80025d0:	647b      	str	r3, [r7, #68]	@ 0x44
                }
                motor->usrconfig.offset_lut[lut_index] = moving_avg - motor->usrconfig.encoder_offset;
 80025d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80025da:	f8d2 2694 	ldr.w	r2, [r2, #1684]	@ 0x694
 80025de:	1a9b      	subs	r3, r3, r2
 80025e0:	4619      	mov	r1, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80025e6:	f502 62b5 	add.w	r2, r2, #1448	@ 0x5a8
 80025ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            for(int i = 0; i<OFFSET_LUT_NUM; i++)
 80025ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025f0:	3301      	adds	r3, #1
 80025f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80025f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80025f8:	f67f af3d 	bls.w	8002476 <calibration_loop+0xa2e>
            }
            motor->calibration.loop_count = 0;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2200      	movs	r2, #0
 8002600:	649a      	str	r2, [r3, #72]	@ 0x48
            motor->calibration.sample_count = 0;
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2200      	movs	r2, #0
 8002606:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
            motor->calibration.next_sample_time = 0;
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f04f 0200 	mov.w	r2, #0
 8002610:	669a      	str	r2, [r3, #104]	@ 0x68
            motor->calibration.calib_step = CS_NULL;
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            motor->usrconfig.calib_valid = true;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002620:	461a      	mov	r2, r3
 8002622:	2301      	movs	r3, #1
 8002624:	f8c2 3688 	str.w	r3, [r2, #1672]	@ 0x688
            motor->task.statecmd=IDLE;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800262e:	2201      	movs	r2, #1
 8002630:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800263a:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8002644:	330c      	adds	r3, #12
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800264c:	3110      	adds	r1, #16
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 8002654:	3208      	adds	r2, #8
 8002656:	4618      	mov	r0, r3
 8002658:	47a0      	blx	r4
            break;
 800265a:	e045      	b.n	80026e8 <calibration_loop+0xca0>
        }

        case CS_REPORT_OFFSET_LUT:
        {
            motor->calibration.phase_set -= calib_phase_vel * CURRENT_MEASURE_PERIOD;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8002662:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002666:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002700 <calibration_loop+0xcb8>
 800266a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800266e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
            motor->foc.voltage(&motor->foc,voltage, 0, motor->calibration.phase_set,&motor->pwm_gen);
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800267e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8002688:	3308      	adds	r3, #8
 800268a:	6979      	ldr	r1, [r7, #20]
 800268c:	edd1 7a13 	vldr	s15, [r1, #76]	@ 0x4c
 8002690:	6979      	ldr	r1, [r7, #20]
 8002692:	312c      	adds	r1, #44	@ 0x2c
 8002694:	eeb0 1a67 	vmov.f32	s2, s15
 8002698:	eddf 0a1a 	vldr	s1, [pc, #104]	@ 8002704 <calibration_loop+0xcbc>
 800269c:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 80026a0:	4618      	mov	r0, r3
 80026a2:	4790      	blx	r2
            if(time >= 2.0f) {
 80026a4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80026a8:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80026ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b4:	da00      	bge.n	80026b8 <calibration_loop+0xc70>
                motor->calibration.calib_step = CS_DIR_PP_START;
            }
        }

        default:
            break;
 80026b6:	e012      	b.n	80026de <calibration_loop+0xc96>
                motor->calibration.loop_count = 0;
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	2200      	movs	r2, #0
 80026bc:	649a      	str	r2, [r3, #72]	@ 0x48
                motor->calibration.get_out_count++;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f893 3a84 	ldrb.w	r3, [r3, #2692]	@ 0xa84
 80026c4:	3301      	adds	r3, #1
 80026c6:	b2da      	uxtb	r2, r3
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	f883 2a84 	strb.w	r2, [r3, #2692]	@ 0xa84
                motor->calibration.phase_set = 0;
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	64da      	str	r2, [r3, #76]	@ 0x4c
                motor->calibration.calib_step = CS_DIR_PP_START;
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 2a85 	strb.w	r2, [r3, #2693]	@ 0xa85
            break;
 80026de:	bf00      	nop
 80026e0:	e002      	b.n	80026e8 <calibration_loop+0xca0>
            break;
 80026e2:	bf00      	nop
 80026e4:	e000      	b.n	80026e8 <calibration_loop+0xca0>
            break;
 80026e6:	bf00      	nop
    }
    motor->calibration.loop_count++;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ec:	1c5a      	adds	r2, r3, #1
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80026f2:	bf00      	nop
 80026f4:	3768      	adds	r7, #104	@ 0x68
 80026f6:	46bd      	mov	sp, r7
 80026f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80026fc:	43000000 	.word	0x43000000
 8002700:	3851b717 	.word	0x3851b717
 8002704:	00000000 	.word	0x00000000

08002708 <controller_set_home>:
#include "controller.h"

int controller_set_home(struct CONTROLLER_s* controller,struct ENCODER_s* encoder,struct TASK_s* task,struct TRAJ_s* traj)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
 8002714:	603b      	str	r3, [r7, #0]
    int ret = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]

    if(task->fsm.state == IDLE){
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002720:	b2db      	uxtb	r3, r3
 8002722:	2b01      	cmp	r3, #1
 8002724:	d110      	bne.n	8002748 <controller_set_home+0x40>
        encoder->shadow_count = 0;
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800272c:	4619      	mov	r1, r3
 800272e:	f04f 0200 	mov.w	r2, #0
 8002732:	f04f 0300 	mov.w	r3, #0
 8002736:	e941 2302 	strd	r2, r3, [r1, #-8]
        encoder->pos = 0;
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
 8002746:	e03c      	b.n	80027c2 <controller_set_home+0xba>
    }
    else if(task->fsm.state == RUN && ABS(encoder->vel) < 0.5f){
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b02      	cmp	r3, #2
 8002752:	d133      	bne.n	80027bc <controller_set_home+0xb4>
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 800275a:	edd3 7a00 	vldr	s15, [r3]
 800275e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002766:	dd0c      	ble.n	8002782 <controller_set_home+0x7a>
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 800276e:	edd3 7a00 	vldr	s15, [r3]
 8002772:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002776:	eef4 7ac7 	vcmpe.f32	s15, s14
 800277a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277e:	d40c      	bmi.n	800279a <controller_set_home+0x92>
 8002780:	e01c      	b.n	80027bc <controller_set_home+0xb4>
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8002788:	edd3 7a00 	vldr	s15, [r3]
 800278c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8002790:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002798:	dd10      	ble.n	80027bc <controller_set_home+0xb4>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800279a:	b672      	cpsid	i
}
 800279c:	bf00      	nop
        __disable_irq();
        controller->input_position = 0;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	601a      	str	r2, [r3, #0]
        controller->input_position_buffer = 0;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	f04f 0200 	mov.w	r2, #0
 80027ac:	611a      	str	r2, [r3, #16]
        controller->pos_setpoint = 0;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f04f 0200 	mov.w	r2, #0
 80027b4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("cpsie i" : : : "memory");
 80027b6:	b662      	cpsie	i
}
 80027b8:	bf00      	nop
        __enable_irq();
 80027ba:	e002      	b.n	80027c2 <controller_set_home+0xba>
    }
    else{
        ret = -1;
 80027bc:	f04f 33ff 	mov.w	r3, #4294967295
 80027c0:	617b      	str	r3, [r7, #20]
    }
    return ret;
 80027c2:	697b      	ldr	r3, [r7, #20]
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	371c      	adds	r7, #28
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <controller_sync_callback>:


void controller_sync_callback(struct CONTROLLER_s* controller,struct USR_CONFIG_s* usr_config,struct TASK_s* task)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
    if(task->fsm.state != RUN && task->fsm.state != ZERO_CAILBRATION){
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d005      	beq.n	80027f4 <controller_sync_callback+0x24>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d158      	bne.n	80028a6 <controller_sync_callback+0xd6>
        return;
    }

    switch(usr_config->control_mode){
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f8:	2b03      	cmp	r3, #3
 80027fa:	d846      	bhi.n	800288a <controller_sync_callback+0xba>
 80027fc:	a201      	add	r2, pc, #4	@ (adr r2, 8002804 <controller_sync_callback+0x34>)
 80027fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002802:	bf00      	nop
 8002804:	08002815 	.word	0x08002815
 8002808:	0800281f 	.word	0x0800281f
 800280c:	08002829 	.word	0x08002829
 8002810:	08002833 	.word	0x08002833
        case CONTROL_MODE_TORQUE_RAMP:
        {
            controller->input_torque = controller->input_torque_buffer;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	699a      	ldr	r2, [r3, #24]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	609a      	str	r2, [r3, #8]
            break;
 800281c:	e038      	b.n	8002890 <controller_sync_callback+0xc0>
        }
        case CONTROL_MODE_VELOCITY_RAMP:
        {
            controller->input_velocity = controller->input_velocity_buffer;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	695a      	ldr	r2, [r3, #20]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	605a      	str	r2, [r3, #4]
            break;
 8002826:	e033      	b.n	8002890 <controller_sync_callback+0xc0>
        }
        case CONTROL_MODE_POSITION_FILTER:
        {
            controller->input_position = controller->input_position_buffer;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	601a      	str	r2, [r3, #0]
            break;
 8002830:	e02e      	b.n	8002890 <controller_sync_callback+0xc0>
        }
        case CONTROL_MODE_POSITION_PROFILE:
        {
            if(controller->input_position != controller->input_position_buffer){
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	ed93 7a00 	vldr	s14, [r3]
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	edd3 7a04 	vldr	s15, [r3, #16]
 800283e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002846:	d022      	beq.n	800288e <controller_sync_callback+0xbe>
                controller->input_updated = true;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
                controller->input_position = controller->input_position_buffer;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	691a      	ldr	r2, [r3, #16]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	601a      	str	r2, [r3, #0]
                controller->input_velocity = ABS(controller->input_velocity_buffer);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	edd3 7a05 	vldr	s15, [r3, #20]
 800285e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002866:	dd03      	ble.n	8002870 <controller_sync_callback+0xa0>
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	edd3 7a05 	vldr	s15, [r3, #20]
 800286e:	e004      	b.n	800287a <controller_sync_callback+0xaa>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	edd3 7a05 	vldr	s15, [r3, #20]
 8002876:	eef1 7a67 	vneg.f32	s15, s15
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	edc3 7a01 	vstr	s15, [r3, #4]
                controller->input_time = controller->input_time_buffer;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	60da      	str	r2, [r3, #12]
            }
            break;
 8002888:	e001      	b.n	800288e <controller_sync_callback+0xbe>
        }
        default:
            break;
 800288a:	bf00      	nop
 800288c:	e000      	b.n	8002890 <controller_sync_callback+0xc0>
            break;
 800288e:	bf00      	nop
    }
    task->statusword_new.status.target_reached = 0;
 8002890:	687a      	ldr	r2, [r7, #4]
 8002892:	6913      	ldr	r3, [r2, #16]
 8002894:	f023 0308 	bic.w	r3, r3, #8
 8002898:	6113      	str	r3, [r2, #16]
    task->statusword_old.status.target_reached = 0;
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	6993      	ldr	r3, [r2, #24]
 800289e:	f023 0308 	bic.w	r3, r3, #8
 80028a2:	6193      	str	r3, [r2, #24]
 80028a4:	e000      	b.n	80028a8 <controller_sync_callback+0xd8>
        return;
 80028a6:	bf00      	nop
}
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop

080028b4 <controller_update_input_pos_filter_gain>:




void controller_update_input_pos_filter_gain(struct CONTROLLER_s* controller,float bw)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	ed87 0a00 	vstr	s0, [r7]
    float bandwidth = MIN(bw, 0.25f * PWM_FREQUENCY);
 80028c0:	edd7 7a00 	vldr	s15, [r7]
 80028c4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8002900 <controller_update_input_pos_filter_gain+0x4c>
 80028c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d0:	d501      	bpl.n	80028d6 <controller_update_input_pos_filter_gain+0x22>
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	e000      	b.n	80028d8 <controller_update_input_pos_filter_gain+0x24>
 80028d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002904 <controller_update_input_pos_filter_gain+0x50>)
 80028d8:	60fb      	str	r3, [r7, #12]
    controller->input_pos_filter_ki = 1.0f * bandwidth;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	635a      	str	r2, [r3, #52]	@ 0x34
    controller->input_pos_filter_kp = 10.0 * bandwidth;
 80028e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80028e4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80028e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
}
 80028f2:	bf00      	nop
 80028f4:	3714      	adds	r7, #20
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
 80028fe:	bf00      	nop
 8002900:	459c4000 	.word	0x459c4000
 8002904:	459c4000 	.word	0x459c4000

08002908 <controller_init>:


void controller_init(struct CONTROLLER_s* controller,struct USR_CONFIG_s* usr_config)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b082      	sub	sp, #8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
    controller_update_input_pos_filter_gain(controller,usr_config->position_filter_bw);
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002918:	eeb0 0a67 	vmov.f32	s0, s15
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff ffc9 	bl	80028b4 <controller_update_input_pos_filter_gain>
}
 8002922:	bf00      	nop
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <controller_reset>:


void controller_reset(struct CONTROLLER_s* controller,struct ENCODER_s* encoder,struct TRAJ_s* traj,struct USR_CONFIG_s* usr_config)
{
 800292a:	b480      	push	{r7}
 800292c:	b087      	sub	sp, #28
 800292e:	af00      	add	r7, sp, #0
 8002930:	60f8      	str	r0, [r7, #12]
 8002932:	60b9      	str	r1, [r7, #8]
 8002934:	607a      	str	r2, [r7, #4]
 8002936:	603b      	str	r3, [r7, #0]
    float pos_meas = 0;
 8002938:	f04f 0300 	mov.w	r3, #0
 800293c:	617b      	str	r3, [r7, #20]

    pos_meas = encoder->pos;
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	617b      	str	r3, [r7, #20]

    controller->input_position = pos_meas;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	601a      	str	r2, [r3, #0]
    controller->input_velocity = 0.0f;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f04f 0200 	mov.w	r2, #0
 8002954:	605a      	str	r2, [r3, #4]
    controller->input_torque = 0.0f;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	f04f 0200 	mov.w	r2, #0
 800295c:	609a      	str	r2, [r3, #8]

    controller->input_position_buffer = pos_meas;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	697a      	ldr	r2, [r7, #20]
 8002962:	611a      	str	r2, [r3, #16]
    controller->input_velocity_buffer = 0.0f;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f04f 0200 	mov.w	r2, #0
 800296a:	615a      	str	r2, [r3, #20]
    controller->input_torque_buffer = 0.0f;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	f04f 0200 	mov.w	r2, #0
 8002972:	619a      	str	r2, [r3, #24]

    controller->pos_setpoint = pos_meas;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	621a      	str	r2, [r3, #32]
    controller->vel_setpoint = 0.0f;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	625a      	str	r2, [r3, #36]	@ 0x24
    controller->torque_setpoint = 0.0f;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f04f 0200 	mov.w	r2, #0
 8002988:	629a      	str	r2, [r3, #40]	@ 0x28

    controller->vel_des = 0;
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	641a      	str	r2, [r3, #64]	@ 0x40

    controller->vel_integrator_torque = 0;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	639a      	str	r2, [r3, #56]	@ 0x38
    controller->torque_limit = usr_config->current_limit * usr_config->torque_constant;
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	ed93 7a07 	vldr	s14, [r3, #28]
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	edd3 7a02 	vldr	s15, [r3, #8]
 80029a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

    controller->input_updated = false;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    traj->stop_flg = true;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    traj->input_pos = pos_meas;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	611a      	str	r2, [r3, #16]
    traj->vel_set = 0;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f04f 0200 	mov.w	r2, #0
 80029cc:	615a      	str	r2, [r3, #20]


}
 80029ce:	bf00      	nop
 80029d0:	371c      	adds	r7, #28
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	0000      	movs	r0, r0
 80029dc:	0000      	movs	r0, r0
	...

080029e0 <controller_loop>:

void controller_loop(struct MOTOR_s* motor)
{
 80029e0:	b5b0      	push	{r4, r5, r7, lr}
 80029e2:	b090      	sub	sp, #64	@ 0x40
 80029e4:	af02      	add	r7, sp, #8
 80029e6:	6078      	str	r0, [r7, #4]
    motor->controller.pos_meas = motor->encoder.pos / motor->usrconfig.encoder_gr;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 80029ee:	edd3 6a00 	vldr	s13, [r3]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029f8:	f203 639c 	addw	r3, r3, #1692	@ 0x69c
 80029fc:	ed93 7a00 	vldr	s14, [r3]
 8002a00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002a0a:	edc3 7a00 	vstr	s15, [r3]
    motor->task.statusword_new.status.target_reached = 0;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a14:	461a      	mov	r2, r3
 8002a16:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8002a1a:	f023 0308 	bic.w	r3, r3, #8
 8002a1e:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    
    if(motor->task.fsm.state == RUN || motor->task.fsm.state == ZERO_CAILBRATION){
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a28:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d008      	beq.n	8002a44 <controller_loop+0x64>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a38:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b04      	cmp	r3, #4
 8002a40:	f040 83e6 	bne.w	8003210 <controller_loop+0x830>
        switch(motor->usrconfig.control_mode){
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a4a:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	f200 83db 	bhi.w	800320a <controller_loop+0x82a>
 8002a54:	a201      	add	r2, pc, #4	@ (adr r2, 8002a5c <controller_loop+0x7c>)
 8002a56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a5a:	bf00      	nop
 8002a5c:	08002a6d 	.word	0x08002a6d
 8002a60:	08002b5d 	.word	0x08002b5d
 8002a64:	08002e9b 	.word	0x08002e9b
 8002a68:	08003051 	.word	0x08003051
            case CONTROL_MODE_TORQUE_RAMP:
            {
                float max_step_size = ABS(CONTROLLER_DIFF * motor->usrconfig.torque_ramp_rate);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a72:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	ed9f 7acf 	vldr	s14, [pc, #828]	@ 8002db8 <controller_loop+0x3d8>
 8002a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a8a:	dd0b      	ble.n	8002aa4 <controller_loop+0xc4>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a92:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8002a96:	edd3 7a00 	vldr	s15, [r3]
 8002a9a:	ed9f 7ac7 	vldr	s14, [pc, #796]	@ 8002db8 <controller_loop+0x3d8>
 8002a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aa2:	e00c      	b.n	8002abe <controller_loop+0xde>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002aaa:	f503 63c7 	add.w	r3, r3, #1592	@ 0x638
 8002aae:	edd3 7a00 	vldr	s15, [r3]
 8002ab2:	ed9f 7ac1 	vldr	s14, [pc, #772]	@ 8002db8 <controller_loop+0x3d8>
 8002ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aba:	eef1 7a67 	vneg.f32	s15, s15
 8002abe:	edc7 7a06 	vstr	s15, [r7, #24]
                float full_step = motor->controller.input_torque - motor->controller.torque_setpoint;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f503 632b 	add.w	r3, r3, #2736	@ 0xab0
 8002ac8:	ed93 7a00 	vldr	s14, [r3]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002ad2:	edd3 7a00 	vldr	s15, [r3]
 8002ad6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ada:	edc7 7a05 	vstr	s15, [r7, #20]
                float step = CLAMP(full_step , -max_step_size, max_step_size);
 8002ade:	edd7 7a06 	vldr	s15, [r7, #24]
 8002ae2:	eef1 7a67 	vneg.f32	s15, s15
 8002ae6:	ed97 7a05 	vldr	s14, [r7, #20]
 8002aea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002aee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af2:	dd02      	ble.n	8002afa <controller_loop+0x11a>
 8002af4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002af8:	e003      	b.n	8002b02 <controller_loop+0x122>
 8002afa:	edd7 7a06 	vldr	s15, [r7, #24]
 8002afe:	eef1 7a67 	vneg.f32	s15, s15
 8002b02:	ed97 7a06 	vldr	s14, [r7, #24]
 8002b06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0e:	dd02      	ble.n	8002b16 <controller_loop+0x136>
 8002b10:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b14:	e011      	b.n	8002b3a <controller_loop+0x15a>
 8002b16:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b1a:	eef1 7a67 	vneg.f32	s15, s15
 8002b1e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002b22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b2a:	dd02      	ble.n	8002b32 <controller_loop+0x152>
 8002b2c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b30:	e003      	b.n	8002b3a <controller_loop+0x15a>
 8002b32:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b36:	eef1 7a67 	vneg.f32	s15, s15
 8002b3a:	edc7 7a04 	vstr	s15, [r7, #16]
                motor->controller.torque_setpoint += step;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002b44:	ed93 7a00 	vldr	s14, [r3]
 8002b48:	edd7 7a04 	vldr	s15, [r7, #16]
 8002b4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002b56:	edc3 7a00 	vstr	s15, [r3]
                break;
 8002b5a:	e359      	b.n	8003210 <controller_loop+0x830>
            }

            case CONTROL_MODE_VELOCITY_RAMP:
            {
                float max_step_size = ABS(CONTROLLER_DIFF * motor->usrconfig.velocity_ramp_rate);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b62:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8002b66:	edd3 7a00 	vldr	s15, [r3]
 8002b6a:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 8002db8 <controller_loop+0x3d8>
 8002b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b72:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7a:	dd0b      	ble.n	8002b94 <controller_loop+0x1b4>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b82:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8002b86:	edd3 7a00 	vldr	s15, [r3]
 8002b8a:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8002db8 <controller_loop+0x3d8>
 8002b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b92:	e00c      	b.n	8002bae <controller_loop+0x1ce>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002b9a:	f203 633c 	addw	r3, r3, #1596	@ 0x63c
 8002b9e:	edd3 7a00 	vldr	s15, [r3]
 8002ba2:	ed9f 7a85 	vldr	s14, [pc, #532]	@ 8002db8 <controller_loop+0x3d8>
 8002ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002baa:	eef1 7a67 	vneg.f32	s15, s15
 8002bae:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                if(motor->task.fsm.state == RUN) {
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bb8:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	f040 80b9 	bne.w	8002d36 <controller_loop+0x356>
                    if(motor->usrconfig.invert_motor_dir == 1){
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bca:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	@ 0x5e8
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d155      	bne.n	8002c7e <controller_loop+0x29e>
                        if(((motor->encoder.pos + motor->usrconfig.position_limit ) <= 0.1) && (motor->controller.input_velocity < 0 )){
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002bd8:	ed93 7a00 	vldr	s14, [r3]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002be2:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002be6:	edd3 7a00 	vldr	s15, [r3]
 8002bea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bee:	ee17 0a90 	vmov	r0, s15
 8002bf2:	f7fd fc61 	bl	80004b8 <__aeabi_f2d>
 8002bf6:	a36c      	add	r3, pc, #432	@ (adr r3, 8002da8 <controller_loop+0x3c8>)
 8002bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfc:	f7fd ff30 	bl	8000a60 <__aeabi_dcmple>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d010      	beq.n	8002c28 <controller_loop+0x248>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c0c:	edd3 7a00 	vldr	s15, [r3]
 8002c10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c18:	d506      	bpl.n	8002c28 <controller_loop+0x248>
                            motor->controller.input_velocity = 0;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	e086      	b.n	8002d36 <controller_loop+0x356>
                        }
                        else if(((motor->encoder.pos + motor->usrconfig.position_limit ) >= 12.4) && (motor->controller.input_velocity > 0 )) {
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002c2e:	ed93 7a00 	vldr	s14, [r3]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c38:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002c3c:	edd3 7a00 	vldr	s15, [r3]
 8002c40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c44:	ee17 0a90 	vmov	r0, s15
 8002c48:	f7fd fc36 	bl	80004b8 <__aeabi_f2d>
 8002c4c:	a358      	add	r3, pc, #352	@ (adr r3, 8002db0 <controller_loop+0x3d0>)
 8002c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c52:	f7fd ff0f 	bl	8000a74 <__aeabi_dcmpge>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d06c      	beq.n	8002d36 <controller_loop+0x356>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c62:	edd3 7a00 	vldr	s15, [r3]
 8002c66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6e:	dd62      	ble.n	8002d36 <controller_loop+0x356>
                            motor->controller.input_velocity = 0;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	e05b      	b.n	8002d36 <controller_loop+0x356>
                        }
                    }
                    else if(motor->usrconfig.invert_motor_dir == 0) {
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c84:	f8d3 35e8 	ldr.w	r3, [r3, #1512]	@ 0x5e8
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d154      	bne.n	8002d36 <controller_loop+0x356>
                        if(((motor->encoder.pos - motor->usrconfig.position_limit ) <= 0.1) && (motor->controller.input_velocity > 0 )){
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002c92:	ed93 7a00 	vldr	s14, [r3]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c9c:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002ca0:	edd3 7a00 	vldr	s15, [r3]
 8002ca4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ca8:	ee17 0a90 	vmov	r0, s15
 8002cac:	f7fd fc04 	bl	80004b8 <__aeabi_f2d>
 8002cb0:	a33d      	add	r3, pc, #244	@ (adr r3, 8002da8 <controller_loop+0x3c8>)
 8002cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb6:	f7fd fed3 	bl	8000a60 <__aeabi_dcmple>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d010      	beq.n	8002ce2 <controller_loop+0x302>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002cc6:	edd3 7a00 	vldr	s15, [r3]
 8002cca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cd2:	dd06      	ble.n	8002ce2 <controller_loop+0x302>
                            motor->controller.input_velocity = 0;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002cda:	f04f 0200 	mov.w	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	e029      	b.n	8002d36 <controller_loop+0x356>
                        }
                        else if(((motor->encoder.pos - motor->usrconfig.position_limit ) >= 12.4) && (motor->controller.input_velocity < 0 )) {
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f603 737c 	addw	r3, r3, #3964	@ 0xf7c
 8002ce8:	ed93 7a00 	vldr	s14, [r3]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cf2:	f203 630c 	addw	r3, r3, #1548	@ 0x60c
 8002cf6:	edd3 7a00 	vldr	s15, [r3]
 8002cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cfe:	ee17 0a90 	vmov	r0, s15
 8002d02:	f7fd fbd9 	bl	80004b8 <__aeabi_f2d>
 8002d06:	a32a      	add	r3, pc, #168	@ (adr r3, 8002db0 <controller_loop+0x3d0>)
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f7fd feb2 	bl	8000a74 <__aeabi_dcmpge>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00f      	beq.n	8002d36 <controller_loop+0x356>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002d1c:	edd3 7a00 	vldr	s15, [r3]
 8002d20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d28:	d505      	bpl.n	8002d36 <controller_loop+0x356>
                            motor->controller.input_velocity = 0;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002d30:	f04f 0200 	mov.w	r2, #0
 8002d34:	601a      	str	r2, [r3, #0]
                        }
                    }
                }
                float full_step = motor->controller.input_velocity - motor->controller.vel_setpoint;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002d3c:	ed93 7a00 	vldr	s14, [r3]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002d46:	edd3 7a00 	vldr	s15, [r3]
 8002d4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d4e:	edc7 7a08 	vstr	s15, [r7, #32]
                float step = CLAMP(full_step , -max_step_size, max_step_size);
 8002d52:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d56:	eef1 7a67 	vneg.f32	s15, s15
 8002d5a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d66:	dd02      	ble.n	8002d6e <controller_loop+0x38e>
 8002d68:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d6c:	e003      	b.n	8002d76 <controller_loop+0x396>
 8002d6e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d72:	eef1 7a67 	vneg.f32	s15, s15
 8002d76:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002d7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d82:	dd02      	ble.n	8002d8a <controller_loop+0x3aa>
 8002d84:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d88:	e01c      	b.n	8002dc4 <controller_loop+0x3e4>
 8002d8a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d8e:	eef1 7a67 	vneg.f32	s15, s15
 8002d92:	ed97 7a08 	vldr	s14, [r7, #32]
 8002d96:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d9e:	dd0d      	ble.n	8002dbc <controller_loop+0x3dc>
 8002da0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002da4:	e00e      	b.n	8002dc4 <controller_loop+0x3e4>
 8002da6:	bf00      	nop
 8002da8:	9999999a 	.word	0x9999999a
 8002dac:	3fb99999 	.word	0x3fb99999
 8002db0:	cccccccd 	.word	0xcccccccd
 8002db4:	4028cccc 	.word	0x4028cccc
 8002db8:	3a83126f 	.word	0x3a83126f
 8002dbc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002dc0:	eef1 7a67 	vneg.f32	s15, s15
 8002dc4:	edc7 7a07 	vstr	s15, [r7, #28]
                motor->controller.vel_setpoint += step;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002dce:	ed93 7a00 	vldr	s14, [r3]
 8002dd2:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002de0:	edc3 7a00 	vstr	s15, [r3]
                motor->controller.torque_setpoint = 0;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 8002dea:	f04f 0200 	mov.w	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
                if(motor->task.statusword_new.status.target_reached == 0 
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002df6:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8002dfa:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d141      	bne.n	8002e88 <controller_loop+0x4a8>
                    && ABS(motor->controller.input_velocity - motor->encoder.vel) < motor->usrconfig.target_velcity_window){
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002e0a:	ed93 7a00 	vldr	s14, [r3]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8002e14:	edd3 7a00 	vldr	s15, [r3]
 8002e18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e24:	dd0c      	ble.n	8002e40 <controller_loop+0x460>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002e2c:	ed93 7a00 	vldr	s14, [r3]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8002e36:	edd3 7a00 	vldr	s15, [r3]
 8002e3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e3e:	e00d      	b.n	8002e5c <controller_loop+0x47c>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002e46:	ed93 7a00 	vldr	s14, [r3]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8002e50:	edd3 7a00 	vldr	s15, [r3]
 8002e54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e58:	eef1 7a67 	vneg.f32	s15, s15
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e62:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 8002e66:	ed93 7a00 	vldr	s14, [r3]
 8002e6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e72:	d509      	bpl.n	8002e88 <controller_loop+0x4a8>
                    motor->task.statusword_new.status.target_reached = 1;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8002e80:	f043 0308 	orr.w	r3, r3, #8
 8002e84:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
                }
                motor->controller.vel_des = motor->controller.vel_setpoint;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8002e96:	601a      	str	r2, [r3, #0]
                break;
 8002e98:	e1ba      	b.n	8003210 <controller_loop+0x830>
            }

            case CONTROL_MODE_POSITION_FILTER:
            {
                motor->controller.input_velocity = 0;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]
                float delta_pos = motor->controller.input_position - motor->controller.pos_setpoint;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002eac:	ed93 7a00 	vldr	s14, [r3]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002eb6:	edd3 7a00 	vldr	s15, [r3]
 8002eba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ebe:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
                float delta_vel = motor->controller.input_velocity - motor->controller.vel_setpoint;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f603 23ac 	addw	r3, r3, #2732	@ 0xaac
 8002ec8:	ed93 7a00 	vldr	s14, [r3]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002ed2:	edd3 7a00 	vldr	s15, [r3]
 8002ed6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eda:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
                float accel = motor->controller.input_pos_filter_kp * delta_pos + motor->controller.input_pos_filter_ki * delta_vel;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f603 23d8 	addw	r3, r3, #2776	@ 0xad8
 8002ee4:	ed93 7a00 	vldr	s14, [r3]
 8002ee8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002eec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f603 23dc 	addw	r3, r3, #2780	@ 0xadc
 8002ef6:	edd3 6a00 	vldr	s13, [r3]
 8002efa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002efe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f06:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

                motor->controller.vel_setpoint += CONTROLLER_DIFF * accel;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002f10:	ed93 7a00 	vldr	s14, [r3]
 8002f14:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002f18:	ed5f 6a59 	vldr	s13, [pc, #-356]	@ 8002db8 <controller_loop+0x3d8>
 8002f1c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002f2a:	edc3 7a00 	vstr	s15, [r3]
                motor->controller.pos_setpoint += CONTROLLER_DIFF * motor->controller.vel_setpoint;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002f34:	ed93 7a00 	vldr	s14, [r3]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f603 23cc 	addw	r3, r3, #2764	@ 0xacc
 8002f3e:	edd3 7a00 	vldr	s15, [r3]
 8002f42:	ed5f 6a63 	vldr	s13, [pc, #-396]	@ 8002db8 <controller_loop+0x3d8>
 8002f46:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002f4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002f54:	edc3 7a00 	vstr	s15, [r3]
                
                if(motor->task.statusword_new.status.target_reached == 0) {
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f5e:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8002f62:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d141      	bne.n	8002ff0 <controller_loop+0x610>
                    if(ABS(motor->controller.input_position - motor->controller.pos_meas) < motor->usrconfig.target_position_window){
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002f72:	ed93 7a00 	vldr	s14, [r3]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002f7c:	edd3 7a00 	vldr	s15, [r3]
 8002f80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f8c:	dd0c      	ble.n	8002fa8 <controller_loop+0x5c8>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002f94:	ed93 7a00 	vldr	s14, [r3]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002f9e:	edd3 7a00 	vldr	s15, [r3]
 8002fa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fa6:	e00d      	b.n	8002fc4 <controller_loop+0x5e4>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8002fae:	ed93 7a00 	vldr	s14, [r3]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8002fb8:	edd3 7a00 	vldr	s15, [r3]
 8002fbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fc0:	eef1 7a67 	vneg.f32	s15, s15
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fca:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 8002fce:	ed93 7a00 	vldr	s14, [r3]
 8002fd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fda:	d509      	bpl.n	8002ff0 <controller_loop+0x610>
                        motor->task.statusword_new.status.target_reached = 1;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8002fe8:	f043 0308 	orr.w	r3, r3, #8
 8002fec:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
                    }
                }
                float pos_err = motor->controller.pos_setpoint - motor->controller.pos_meas;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f603 23c8 	addw	r3, r3, #2760	@ 0xac8
 8002ff6:	ed93 7a00 	vldr	s14, [r3]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 8003000:	edd3 7a00 	vldr	s15, [r3]
 8003004:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003008:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
                if(motor->task.statusword_new.status.target_reached == 1) {
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003012:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8003016:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800301a:	b2db      	uxtb	r3, r3
 800301c:	2b01      	cmp	r3, #1
 800301e:	d106      	bne.n	800302e <controller_loop+0x64e>
                    motor->controller.vel_des = 0;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8003026:	f04f 0200 	mov.w	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
                }
                else {
                    motor->controller.vel_des = motor->usrconfig.pos_gain * pos_err;
                }
                break;
 800302c:	e0f0      	b.n	8003210 <controller_loop+0x830>
                    motor->controller.vel_des = motor->usrconfig.pos_gain * pos_err;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003034:	f203 631c 	addw	r3, r3, #1564	@ 0x61c
 8003038:	ed93 7a00 	vldr	s14, [r3]
 800303c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003040:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800304a:	edc3 7a00 	vstr	s15, [r3]
                break;
 800304e:	e0df      	b.n	8003210 <controller_loop+0x830>
            }

            case CONTROL_MODE_POSITION_PROFILE:
            {
                if(motor->controller.input_updated) {
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3ad4 	ldrb.w	r3, [r3, #2772]	@ 0xad4
 8003056:	2b00      	cmp	r3, #0
 8003058:	d069      	beq.n	800312e <controller_loop+0x74e>
                    if(motor->traj.plan(&motor->traj,motor->controller.input_position,motor->encoder.pos,motor->controller.input_velocity,motor->encoder.vel,motor->controller.input_time
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003060:	f8d3 25e0 	ldr.w	r2, [r3, #1504]	@ 0x5e0
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 800306a:	3314      	adds	r3, #20
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	f601 21a8 	addw	r1, r1, #2728	@ 0xaa8
 8003072:	edd1 7a00 	vldr	s15, [r1]
 8003076:	6879      	ldr	r1, [r7, #4]
 8003078:	f601 717c 	addw	r1, r1, #3964	@ 0xf7c
 800307c:	ed91 7a00 	vldr	s14, [r1]
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	f601 21ac 	addw	r1, r1, #2732	@ 0xaac
 8003086:	edd1 6a00 	vldr	s13, [r1]
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	f501 6178 	add.w	r1, r1, #3968	@ 0xf80
 8003090:	ed91 6a00 	vldr	s12, [r1]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	f601 21b4 	addw	r1, r1, #2740	@ 0xab4
 800309a:	edd1 5a00 	vldr	s11, [r1]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80030a4:	f501 61c9 	add.w	r1, r1, #1608	@ 0x648
 80030a8:	ed91 5a00 	vldr	s10, [r1]
 80030ac:	6879      	ldr	r1, [r7, #4]
 80030ae:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80030b2:	f201 614c 	addw	r1, r1, #1612	@ 0x64c
 80030b6:	edd1 4a00 	vldr	s9, [r1]
 80030ba:	6879      	ldr	r1, [r7, #4]
 80030bc:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80030c0:	f201 6144 	addw	r1, r1, #1604	@ 0x644
 80030c4:	ed91 4a00 	vldr	s8, [r1]
 80030c8:	eef0 3a44 	vmov.f32	s7, s8
 80030cc:	eeb0 3a64 	vmov.f32	s6, s9
 80030d0:	eef0 2a45 	vmov.f32	s5, s10
 80030d4:	eeb0 2a65 	vmov.f32	s4, s11
 80030d8:	eef0 1a46 	vmov.f32	s3, s12
 80030dc:	eeb0 1a66 	vmov.f32	s2, s13
 80030e0:	eef0 0a47 	vmov.f32	s1, s14
 80030e4:	eeb0 0a67 	vmov.f32	s0, s15
 80030e8:	4618      	mov	r0, r3
 80030ea:	4790      	blx	r2
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d10e      	bne.n	8003110 <controller_loop+0x730>
                        ,motor->usrconfig.profile_accel,motor->usrconfig.profile_decel,motor->usrconfig.profile_velocity) == 0) {
                            motor->controller.input_updated = false;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2ad4 	strb.w	r2, [r3, #2772]	@ 0xad4
                            motor->task.statusword_new.status.traj_status = 1;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003100:	461a      	mov	r2, r3
 8003102:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8003106:	f043 0320 	orr.w	r3, r3, #32
 800310a:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
 800310e:	e022      	b.n	8003156 <controller_loop+0x776>
                        }
                    else {
                        motor->controller.input_updated = false; //to do error
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2ad4 	strb.w	r2, [r3, #2772]	@ 0xad4
                        motor->task.statusword_new.status.traj_status = 0;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800311e:	461a      	mov	r2, r3
 8003120:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8003124:	f023 0320 	bic.w	r3, r3, #32
 8003128:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
 800312c:	e013      	b.n	8003156 <controller_loop+0x776>
                    }
                }
                else {
                    motor->traj.eval(&motor->traj,&motor->encoder,&motor->controller,&motor->usrconfig);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003134:	f8d3 45e4 	ldr.w	r4, [r3, #1508]	@ 0x5e4
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	f503 50ac 	add.w	r0, r3, #5504	@ 0x1580
 800313e:	3014      	adds	r0, #20
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f603 3118 	addw	r1, r3, #2840	@ 0xb18
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f603 22a8 	addw	r2, r3, #2728	@ 0xaa8
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8003152:	3308      	adds	r3, #8
 8003154:	47a0      	blx	r4
                }

                if(motor->task.statusword_new.status.target_reached == 0) {
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800315c:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8003160:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d151      	bne.n	800320e <controller_loop+0x82e>
                    if(ABS(motor->traj.input_pos - motor->controller.pos_meas) < motor->usrconfig.target_position_window){
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003170:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 8003174:	ed93 7a00 	vldr	s14, [r3]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 800317e:	edd3 7a00 	vldr	s15, [r3]
 8003182:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003186:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800318a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800318e:	dd0e      	ble.n	80031ae <controller_loop+0x7ce>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003196:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 800319a:	ed93 7a00 	vldr	s14, [r3]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 80031a4:	edd3 7a00 	vldr	s15, [r3]
 80031a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ac:	e00f      	b.n	80031ce <controller_loop+0x7ee>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031b4:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 80031b8:	ed93 7a00 	vldr	s14, [r3]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f603 23ec 	addw	r3, r3, #2796	@ 0xaec
 80031c2:	edd3 7a00 	vldr	s15, [r3]
 80031c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ca:	eef1 7a67 	vneg.f32	s15, s15
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031d4:	f203 6334 	addw	r3, r3, #1588	@ 0x634
 80031d8:	ed93 7a00 	vldr	s14, [r3]
 80031dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031e4:	d400      	bmi.n	80031e8 <controller_loop+0x808>
                        motor->task.statusword_new.status.target_reached = 1;
                        motor->controller.vel_des = 0;
                    }
                }
                break;
 80031e6:	e012      	b.n	800320e <controller_loop+0x82e>
                        motor->task.statusword_new.status.target_reached = 1;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80031ee:	461a      	mov	r2, r3
 80031f0:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 80031f4:	f043 0308 	orr.w	r3, r3, #8
 80031f8:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
                        motor->controller.vel_des = 0;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8003202:	f04f 0200 	mov.w	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
                break;
 8003208:	e001      	b.n	800320e <controller_loop+0x82e>
            }

            default:
                break;
 800320a:	bf00      	nop
 800320c:	e000      	b.n	8003210 <controller_loop+0x830>
                break;
 800320e:	bf00      	nop
        }

    }

    motor->controller.vel_des = CLAMP(motor->controller.vel_des, -motor->usrconfig.velocity_limit , +motor->usrconfig.velocity_limit);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003216:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 800321a:	ed93 7a00 	vldr	s14, [r3]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8003224:	edd3 6a00 	vldr	s13, [r3]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800322e:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8003232:	edd3 7a00 	vldr	s15, [r3]
 8003236:	eef1 7a67 	vneg.f32	s15, s15
 800323a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800323e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003242:	dd05      	ble.n	8003250 <controller_loop+0x870>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800324a:	edd3 7a00 	vldr	s15, [r3]
 800324e:	e008      	b.n	8003262 <controller_loop+0x882>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003256:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 800325a:	edd3 7a00 	vldr	s15, [r3]
 800325e:	eef1 7a67 	vneg.f32	s15, s15
 8003262:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326a:	dd07      	ble.n	800327c <controller_loop+0x89c>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003272:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8003276:	edd3 7a00 	vldr	s15, [r3]
 800327a:	e021      	b.n	80032c0 <controller_loop+0x8e0>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8003282:	ed93 7a00 	vldr	s14, [r3]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800328c:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 8003290:	edd3 7a00 	vldr	s15, [r3]
 8003294:	eef1 7a67 	vneg.f32	s15, s15
 8003298:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800329c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a0:	dd05      	ble.n	80032ae <controller_loop+0x8ce>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80032a8:	edd3 7a00 	vldr	s15, [r3]
 80032ac:	e008      	b.n	80032c0 <controller_loop+0x8e0>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032b4:	f503 63c1 	add.w	r3, r3, #1544	@ 0x608
 80032b8:	edd3 7a00 	vldr	s15, [r3]
 80032bc:	eef1 7a67 	vneg.f32	s15, s15
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80032c6:	edc3 7a00 	vstr	s15, [r3]

    motor->controller.torque = motor->controller.torque_setpoint;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f503 632d 	add.w	r3, r3, #2768	@ 0xad0
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80032d8:	601a      	str	r2, [r3, #0]

    if(motor->usrconfig.control_mode >= CONTROL_MODE_VELOCITY_RAMP) {
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032e0:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	dd3b      	ble.n	8003360 <controller_loop+0x980>
        motor->controller.v_err = motor->controller.vel_des - motor->encoder.vel;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80032ee:	ed93 7a00 	vldr	s14, [r3]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 80032f8:	edd3 7a00 	vldr	s15, [r3]
 80032fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f603 23e4 	addw	r3, r3, #2788	@ 0xae4
 8003306:	edc3 7a00 	vstr	s15, [r3]
        motor->controller.torque += motor->usrconfig.vel_gain * motor->controller.v_err;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003310:	ed93 7a00 	vldr	s14, [r3]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800331a:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 800331e:	edd3 6a00 	vldr	s13, [r3]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f603 23e4 	addw	r3, r3, #2788	@ 0xae4
 8003328:	edd3 7a00 	vldr	s15, [r3]
 800332c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800333a:	edc3 7a00 	vstr	s15, [r3]
        
        // Velocity integral action before limiting
        motor->controller.torque += motor->controller.vel_integrator_torque;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003344:	ed93 7a00 	vldr	s14, [r3]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 800334e:	edd3 7a00 	vldr	s15, [r3]
 8003352:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800335c:	edc3 7a00 	vstr	s15, [r3]
    }
    
    if(motor->usrconfig.control_mode < CONTROL_MODE_VELOCITY_RAMP){
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003366:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 800336a:	2b00      	cmp	r3, #0
 800336c:	f300 809b 	bgt.w	80034a6 <controller_loop+0xac6>
        motor->controller.vel_des = CLAMP(motor->controller.vel_des, -30 ,30);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 8003376:	edd3 7a00 	vldr	s15, [r3]
 800337a:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 800337e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003386:	bfcc      	ite	gt
 8003388:	2301      	movgt	r3, #1
 800338a:	2300      	movle	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	f083 0301 	eor.w	r3, r3, #1
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b00      	cmp	r3, #0
 8003396:	d113      	bne.n	80033c0 <controller_loop+0x9e0>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 800339e:	edd3 7a00 	vldr	s15, [r3]
 80033a2:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80033a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033ae:	bfcc      	ite	gt
 80033b0:	2301      	movgt	r3, #1
 80033b2:	2300      	movle	r3, #0
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	f083 0301 	eor.w	r3, r3, #1
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d012      	beq.n	80033e6 <controller_loop+0xa06>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80033c6:	edd3 7a00 	vldr	s15, [r3]
 80033ca:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 80033ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d6:	dd04      	ble.n	80033e2 <controller_loop+0xa02>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	e002      	b.n	80033e8 <controller_loop+0xa08>
 80033e2:	4ba0      	ldr	r3, [pc, #640]	@ (8003664 <controller_loop+0xc84>)
 80033e4:	e000      	b.n	80033e8 <controller_loop+0xa08>
 80033e6:	4ba0      	ldr	r3, [pc, #640]	@ (8003668 <controller_loop+0xc88>)
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	f602 22e8 	addw	r2, r2, #2792	@ 0xae8
 80033ee:	6013      	str	r3, [r2, #0]
        float Tmax = (+30 - motor->encoder.vel) * motor->usrconfig.vel_gain;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 80033f6:	edd3 7a00 	vldr	s15, [r3]
 80033fa:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80033fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003408:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 800340c:	edd3 7a00 	vldr	s15, [r3]
 8003410:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003414:	edc7 7a03 	vstr	s15, [r7, #12]
        float Tmin = (-30 - motor->encoder.vel) * motor->usrconfig.vel_gain;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 800341e:	edd3 7a00 	vldr	s15, [r3]
 8003422:	eebb 7a0e 	vmov.f32	s14, #190	@ 0xc1f00000 -30.0
 8003426:	ee37 7a67 	vsub.f32	s14, s14, s15
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003430:	f503 63c4 	add.w	r3, r3, #1568	@ 0x620
 8003434:	edd3 7a00 	vldr	s15, [r3]
 8003438:	ee67 7a27 	vmul.f32	s15, s14, s15
 800343c:	edc7 7a02 	vstr	s15, [r7, #8]
        motor->controller.torque = CLAMP(motor->controller.torque,Tmin,Tmax);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003446:	edd3 7a00 	vldr	s15, [r3]
 800344a:	ed97 7a02 	vldr	s14, [r7, #8]
 800344e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003456:	d505      	bpl.n	8003464 <controller_loop+0xa84>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800345e:	edd3 7a00 	vldr	s15, [r3]
 8003462:	e001      	b.n	8003468 <controller_loop+0xa88>
 8003464:	edd7 7a02 	vldr	s15, [r7, #8]
 8003468:	ed97 7a03 	vldr	s14, [r7, #12]
 800346c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003470:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003474:	dd01      	ble.n	800347a <controller_loop+0xa9a>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	e011      	b.n	800349e <controller_loop+0xabe>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003480:	edd3 7a00 	vldr	s15, [r3]
 8003484:	ed97 7a02 	vldr	s14, [r7, #8]
 8003488:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800348c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003490:	d504      	bpl.n	800349c <controller_loop+0xabc>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	e000      	b.n	800349e <controller_loop+0xabe>
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	687a      	ldr	r2, [r7, #4]
 80034a0:	f502 622f 	add.w	r2, r2, #2800	@ 0xaf0
 80034a4:	6013      	str	r3, [r2, #0]
    }

    if (ABS(motor->controller.torque) > motor->controller.torque_limit){
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80034ac:	edd3 7a00 	vldr	s15, [r3]
 80034b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b8:	dd05      	ble.n	80034c6 <controller_loop+0xae6>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80034c0:	edd3 7a00 	vldr	s15, [r3]
 80034c4:	e006      	b.n	80034d4 <controller_loop+0xaf4>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80034cc:	edd3 7a00 	vldr	s15, [r3]
 80034d0:	eef1 7a67 	vneg.f32	s15, s15
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 80034da:	ed93 7a00 	vldr	s14, [r3]
 80034de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e6:	dd5b      	ble.n	80035a0 <controller_loop+0xbc0>
        motor->controller.torque = CLAMP(motor->controller.torque,-motor->controller.torque_limit,motor->controller.torque_limit);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 80034ee:	ed93 7a00 	vldr	s14, [r3]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80034f8:	edd3 6a00 	vldr	s13, [r3]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003502:	edd3 7a00 	vldr	s15, [r3]
 8003506:	eef1 7a67 	vneg.f32	s15, s15
 800350a:	eef4 6ae7 	vcmpe.f32	s13, s15
 800350e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003512:	dd05      	ble.n	8003520 <controller_loop+0xb40>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800351a:	edd3 7a00 	vldr	s15, [r3]
 800351e:	e006      	b.n	800352e <controller_loop+0xb4e>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003526:	edd3 7a00 	vldr	s15, [r3]
 800352a:	eef1 7a67 	vneg.f32	s15, s15
 800352e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003536:	dd05      	ble.n	8003544 <controller_loop+0xb64>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 800353e:	edd3 7a00 	vldr	s15, [r3]
 8003542:	e01d      	b.n	8003580 <controller_loop+0xba0>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800354a:	ed93 7a00 	vldr	s14, [r3]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003554:	edd3 7a00 	vldr	s15, [r3]
 8003558:	eef1 7a67 	vneg.f32	s15, s15
 800355c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003564:	dd05      	ble.n	8003572 <controller_loop+0xb92>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 800356c:	edd3 7a00 	vldr	s15, [r3]
 8003570:	e006      	b.n	8003580 <controller_loop+0xba0>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f603 23f4 	addw	r3, r3, #2804	@ 0xaf4
 8003578:	edd3 7a00 	vldr	s15, [r3]
 800357c:	eef1 7a67 	vneg.f32	s15, s15
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003586:	edc3 7a00 	vstr	s15, [r3]
        motor->task.statusword_new.status.current_limit_active = 1;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003590:	461a      	mov	r2, r3
 8003592:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8003596:	f043 0310 	orr.w	r3, r3, #16
 800359a:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
 800359e:	e039      	b.n	8003614 <controller_loop+0xc34>
    }
    else if ((ABS(motor->controller.torque) < (0.9f * motor->usrconfig.current_limit * motor->usrconfig.torque_constant))){
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80035a6:	edd3 7a00 	vldr	s15, [r3]
 80035aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b2:	dd05      	ble.n	80035c0 <controller_loop+0xbe0>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80035ba:	edd3 7a00 	vldr	s15, [r3]
 80035be:	e006      	b.n	80035ce <controller_loop+0xbee>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80035c6:	edd3 7a00 	vldr	s15, [r3]
 80035ca:	eef1 7a67 	vneg.f32	s15, s15
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035d4:	f203 6304 	addw	r3, r3, #1540	@ 0x604
 80035d8:	ed93 7a00 	vldr	s14, [r3]
 80035dc:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800366c <controller_loop+0xc8c>
 80035e0:	ee67 6a26 	vmul.f32	s13, s14, s13
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80035ea:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 80035ee:	ed93 7a00 	vldr	s14, [r3]
 80035f2:	ee26 7a87 	vmul.f32	s14, s13, s14
 80035f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fe:	d509      	bpl.n	8003614 <controller_loop+0xc34>
        motor->task.statusword_new.status.current_limit_active = 0;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003606:	461a      	mov	r2, r3
 8003608:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 800360c:	f023 0310 	bic.w	r3, r3, #16
 8003610:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    }


    if(motor->usrconfig.control_mode < CONTROL_MODE_VELOCITY_RAMP){
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800361a:	f8d3 3618 	ldr.w	r3, [r3, #1560]	@ 0x618
 800361e:	2b00      	cmp	r3, #0
 8003620:	dc06      	bgt.n	8003630 <controller_loop+0xc50>
        motor->controller.vel_integrator_torque = 0.0f;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	e043      	b.n	80036b8 <controller_loop+0xcd8>
    }
    else{
        if(motor->task.statusword_new.status.current_limit_active){
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003636:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 800363a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800363e:	b2db      	uxtb	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	d01b      	beq.n	800367c <controller_loop+0xc9c>
            motor->controller.vel_integrator_torque *= 0.99f;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 800364a:	edd3 7a00 	vldr	s15, [r3]
 800364e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8003670 <controller_loop+0xc90>
 8003652:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 800365c:	edc3 7a00 	vstr	s15, [r3]
 8003660:	e02a      	b.n	80036b8 <controller_loop+0xcd8>
 8003662:	bf00      	nop
 8003664:	c1f00000 	.word	0xc1f00000
 8003668:	41f00000 	.word	0x41f00000
 800366c:	3f666666 	.word	0x3f666666
 8003670:	3f7d70a4 	.word	0x3f7d70a4
 8003674:	3a83126f 	.word	0x3a83126f
 8003678:	00000000 	.word	0x00000000
        }
        else{
            motor->controller.vel_integrator_torque += (motor->usrconfig.vel_integrator_gain * CONTROLLER_DIFF) * motor->controller.v_err;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 8003682:	ed93 7a00 	vldr	s14, [r3]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800368c:	f203 6324 	addw	r3, r3, #1572	@ 0x624
 8003690:	edd3 7a00 	vldr	s15, [r3]
 8003694:	ed5f 6a09 	vldr	s13, [pc, #-36]	@ 8003674 <controller_loop+0xc94>
 8003698:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f603 23e4 	addw	r3, r3, #2788	@ 0xae4
 80036a2:	edd3 7a00 	vldr	s15, [r3]
 80036a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f503 632e 	add.w	r3, r3, #2784	@ 0xae0
 80036b4:	edc3 7a00 	vstr	s15, [r3]
        }
    }

    motor->controller.i_q_set = motor->controller.torque / motor->usrconfig.torque_constant;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 80036be:	edd3 6a00 	vldr	s13, [r3]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036c8:	f503 63be 	add.w	r3, r3, #1520	@ 0x5f0
 80036cc:	ed93 7a00 	vldr	s14, [r3]
 80036d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f603 23f8 	addw	r3, r3, #2808	@ 0xaf8
 80036da:	edc3 7a00 	vstr	s15, [r3]
    
    motor->foc.current(&motor->foc,0, motor->controller.i_q_set, motor->encoder.phase, motor->encoder.phase_vel,&motor->pwm_gen,&motor->task,&motor->usrconfig,&motor->encoder);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036e4:	f8d3 450c 	ldr.w	r4, [r3, #1292]	@ 0x50c
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f503 50a4 	add.w	r0, r3, #5248	@ 0x1480
 80036ee:	3008      	adds	r0, #8
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f603 23f8 	addw	r3, r3, #2808	@ 0xaf8
 80036f6:	edd3 7a00 	vldr	s15, [r3]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f603 7384 	addw	r3, r3, #3972	@ 0xf84
 8003700:	ed93 7a00 	vldr	s14, [r3]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f603 738c 	addw	r3, r3, #3980	@ 0xf8c
 800370a:	edd3 6a00 	vldr	s13, [r3]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f103 052c 	add.w	r5, r3, #44	@ 0x2c
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	f503 52aa 	add.w	r2, r3, #5440	@ 0x1540
 800371a:	320c      	adds	r2, #12
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8003722:	3308      	adds	r3, #8
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	f601 3118 	addw	r1, r1, #2840	@ 0xb18
 800372a:	9100      	str	r1, [sp, #0]
 800372c:	4629      	mov	r1, r5
 800372e:	eef0 1a66 	vmov.f32	s3, s13
 8003732:	eeb0 1a47 	vmov.f32	s2, s14
 8003736:	eef0 0a67 	vmov.f32	s1, s15
 800373a:	ed1f 0a31 	vldr	s0, [pc, #-196]	@ 8003678 <controller_loop+0xc98>
 800373e:	47a0      	blx	r4
}
 8003740:	bf00      	nop
 8003742:	3738      	adds	r7, #56	@ 0x38
 8003744:	46bd      	mov	sp, r7
 8003746:	bdb0      	pop	{r4, r5, r7, pc}

08003748 <encoder_send>:
#include "encoder.h"

int encoder_send(struct ENCODER_s* encoder  , uint8_t* data, uint8_t len)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	4613      	mov	r3, r2
 8003754:	71fb      	strb	r3, [r7, #7]
    uint16_t temp_len = encoder->need_send_len + len;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 800375c:	b29a      	uxth	r2, r3
 800375e:	79fb      	ldrb	r3, [r7, #7]
 8003760:	b29b      	uxth	r3, r3
 8003762:	4413      	add	r3, r2
 8003764:	82fb      	strh	r3, [r7, #22]
    if(temp_len <= ENC_SEND_BUFF_SIZE){
 8003766:	8afb      	ldrh	r3, [r7, #22]
 8003768:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800376c:	d828      	bhi.n	80037c0 <encoder_send+0x78>
        memcpy(&encoder->send_buf[encoder->need_send_len],data,len);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8003774:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	4413      	add	r3, r2
 800377c:	3304      	adds	r3, #4
 800377e:	79fa      	ldrb	r2, [r7, #7]
 8003780:	68b9      	ldr	r1, [r7, #8]
 8003782:	4618      	mov	r0, r3
 8003784:	f00d ff26 	bl	80115d4 <memcpy>
        encoder->need_send_len = temp_len;
 8003788:	8afa      	ldrh	r2, [r7, #22]
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
        encoder->tc_flg = false;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        encoder->cur_send_len = encoder->need_send_len;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f8d3 240c 	ldr.w	r2, [r3, #1036]	@ 0x40c
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
        HAL_UART_Transmit_DMA(encoder->usart, encoder->send_buf,encoder->cur_send_len);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f503 7101 	add.w	r1, r3, #516	@ 0x204
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	461a      	mov	r2, r3
 80037b8:	f00c fb5c 	bl	800fe74 <HAL_UART_Transmit_DMA>
    }
    else{
        return -1;
    }
    return 0;
 80037bc:	2300      	movs	r3, #0
 80037be:	e001      	b.n	80037c4 <encoder_send+0x7c>
        return -1;
 80037c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3718      	adds	r7, #24
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <encoder_cmd>:

int encoder_cmd(struct ENCODER_s* encoder , uint8_t cmd)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	460b      	mov	r3, r1
 80037d6:	70fb      	strb	r3, [r7, #3]
    int ret = 0;
 80037d8:	2300      	movs	r3, #0
 80037da:	60fb      	str	r3, [r7, #12]
    if(encoder->tc_flg == true)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d006      	beq.n	80037f4 <encoder_cmd+0x28>
    ret = encoder_send(encoder, (uint8_t *)&cmd, 1);
 80037e6:	1cfb      	adds	r3, r7, #3
 80037e8:	2201      	movs	r2, #1
 80037ea:	4619      	mov	r1, r3
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f7ff ffab 	bl	8003748 <encoder_send>
 80037f2:	60f8      	str	r0, [r7, #12]
    return ret;
 80037f4:	68fb      	ldr	r3, [r7, #12]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <encoder_data_deal>:

int encoder_data_deal(struct ENCODER_s* encoder , struct USR_CONFIG_s* usr_config,struct TASK_s* task)
{    
 8003800:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003804:	b08c      	sub	sp, #48	@ 0x30
 8003806:	af00      	add	r7, sp, #0
 8003808:	60f8      	str	r0, [r7, #12]
 800380a:	60b9      	str	r1, [r7, #8]
 800380c:	607a      	str	r2, [r7, #4]

    int32_t diff = encoder->one_pos_count - encoder->last_one_pos_count;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	f8d3 2420 	ldr.w	r2, [r3, #1056]	@ 0x420
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while(diff > ENCODER_CPR_DIV) diff -= ENCODER_CPR;
 800381e:	e003      	b.n	8003828 <encoder_data_deal+0x28>
 8003820:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003822:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8003826:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800382a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800382e:	dcf7      	bgt.n	8003820 <encoder_data_deal+0x20>
    while(diff < -ENCODER_CPR_DIV) diff += ENCODER_CPR;
 8003830:	e003      	b.n	800383a <encoder_data_deal+0x3a>
 8003832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003834:	f503 0300 	add.w	r3, r3, #8388608	@ 0x800000
 8003838:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800383a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800383c:	f513 0f80 	cmn.w	r3, #4194304	@ 0x400000
 8003840:	dbf7      	blt.n	8003832 <encoder_data_deal+0x32>

    if(ABS(diff) > usr_config->encoder_cnt_limit) {
 8003842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003844:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003848:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8003852:	429a      	cmp	r2, r3
 8003854:	dd34      	ble.n	80038c0 <encoder_data_deal+0xc0>
        if(encoder->check_count == 0) {
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f8d3 3450 	ldr.w	r3, [r3, #1104]	@ 0x450
 800385c:	2b00      	cmp	r3, #0
 800385e:	d108      	bne.n	8003872 <encoder_data_deal+0x72>
            encoder->one_pos_count = encoder->last_one_pos_count;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	f8d3 2424 	ldr.w	r2, [r3, #1060]	@ 0x424
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
            diff = 0;
 800386c:	2300      	movs	r3, #0
 800386e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003870:	e010      	b.n	8003894 <encoder_data_deal+0x94>
        }
        else {
            diff=(encoder->delta_count_record[0]+encoder->delta_count_record[1]+encoder->delta_count_record[2]+encoder->delta_count_record[3])>>2;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f8d3 2454 	ldr.w	r2, [r3, #1108]	@ 0x454
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 800387e:	441a      	add	r2, r3
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	f8d3 345c 	ldr.w	r3, [r3, #1116]	@ 0x45c
 8003886:	441a      	add	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f8d3 3460 	ldr.w	r3, [r3, #1120]	@ 0x460
 800388e:	4413      	add	r3, r2
 8003890:	109b      	asrs	r3, r3, #2
 8003892:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        if(++encoder->check_count >= 5){
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f8d3 3450 	ldr.w	r3, [r3, #1104]	@ 0x450
 800389a:	1c5a      	adds	r2, r3, #1
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f8d3 3450 	ldr.w	r3, [r3, #1104]	@ 0x450
 80038a8:	2b04      	cmp	r3, #4
 80038aa:	d923      	bls.n	80038f4 <encoder_data_deal+0xf4>
            encoder->check_count = 5;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2205      	movs	r2, #5
 80038b0:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
            task->statusword_new.errors.encode_error = true;
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	6953      	ldr	r3, [r2, #20]
 80038b8:	f043 0308 	orr.w	r3, r3, #8
 80038bc:	6153      	str	r3, [r2, #20]
 80038be:	e019      	b.n	80038f4 <encoder_data_deal+0xf4>
        }
    }
    else {
		encoder->delta_count_record[3]=encoder->delta_count_record[2];
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f8d3 245c 	ldr.w	r2, [r3, #1116]	@ 0x45c
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f8c3 2460 	str.w	r2, [r3, #1120]	@ 0x460
		encoder->delta_count_record[2]=encoder->delta_count_record[1];
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f8d3 2458 	ldr.w	r2, [r3, #1112]	@ 0x458
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f8c3 245c 	str.w	r2, [r3, #1116]	@ 0x45c
		encoder->delta_count_record[1]=encoder->delta_count_record[0];
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f8d3 2454 	ldr.w	r2, [r3, #1108]	@ 0x454
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458
		encoder->delta_count_record[0]=diff;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038e8:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
		encoder->check_count=0;  
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f8c3 2450 	str.w	r2, [r3, #1104]	@ 0x450
    }


    encoder->shadow_count += diff;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 80038fa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80038fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003900:	17c8      	asrs	r0, r1, #31
 8003902:	460c      	mov	r4, r1
 8003904:	4605      	mov	r5, r0
 8003906:	eb12 0804 	adds.w	r8, r2, r4
 800390a:	eb43 0905 	adc.w	r9, r3, r5
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 8003914:	e943 8902 	strd	r8, r9, [r3, #-8]

    /* Run vel PLL */
    encoder->pos_cpr_count += encoder->time_diff * encoder->vel_estimate_counts;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 800391e:	ed93 7a00 	vldr	s14, [r3]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003928:	edd3 6a00 	vldr	s13, [r3]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003932:	edd3 7a00 	vldr	s15, [r3]
 8003936:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800393a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 8003944:	edc3 7a00 	vstr	s15, [r3]
    float diff_pos_cpr_count = (float)(encoder->one_pos_count - (int32_t)encoder->pos_cpr_count);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	f202 423c 	addw	r2, r2, #1084	@ 0x43c
 8003954:	edd2 7a00 	vldr	s15, [r2]
 8003958:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800395c:	ee17 2a90 	vmov	r2, s15
 8003960:	1a9b      	subs	r3, r3, r2
 8003962:	ee07 3a90 	vmov	s15, r3
 8003966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800396a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    while(diff_pos_cpr_count > ENCODER_CPR_DIV) diff_pos_cpr_count -= ENCODER_CPR_F;
 800396e:	e007      	b.n	8003980 <encoder_data_deal+0x180>
 8003970:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003974:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003978:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800397c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 8003980:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003984:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8003be8 <encoder_data_deal+0x3e8>
 8003988:	eef4 7ac7 	vcmpe.f32	s15, s14
 800398c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003990:	dcee      	bgt.n	8003970 <encoder_data_deal+0x170>
    while(diff_pos_cpr_count < -ENCODER_CPR_DIV) diff_pos_cpr_count += ENCODER_CPR_F;
 8003992:	e007      	b.n	80039a4 <encoder_data_deal+0x1a4>
 8003994:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003998:	ed9f 7a96 	vldr	s14, [pc, #600]	@ 8003bf4 <encoder_data_deal+0x3f4>
 800399c:	ee77 7a87 	vadd.f32	s15, s15, s14
 80039a0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
 80039a4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80039a8:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8003bec <encoder_data_deal+0x3ec>
 80039ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b4:	d4ee      	bmi.n	8003994 <encoder_data_deal+0x194>
    encoder->pos_cpr_count += encoder->time_diff * encoder->pll_kp * diff_pos_cpr_count;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 80039bc:	ed93 7a00 	vldr	s14, [r3]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 80039c6:	edd3 6a00 	vldr	s13, [r3]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 80039d0:	edd3 7a00 	vldr	s15, [r3]
 80039d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80039d8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80039dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 80039ea:	edc3 7a00 	vstr	s15, [r3]
    while(encoder->pos_cpr_count > ENCODER_CPR) encoder->pos_cpr_count -= ENCODER_CPR_F;
 80039ee:	e00d      	b.n	8003a0c <encoder_data_deal+0x20c>
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 80039f6:	edd3 7a00 	vldr	s15, [r3]
 80039fa:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8003bf4 <encoder_data_deal+0x3f4>
 80039fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 8003a08:	edc3 7a00 	vstr	s15, [r3]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 8003a12:	edd3 7a00 	vldr	s15, [r3]
 8003a16:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003a1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a22:	dce5      	bgt.n	80039f0 <encoder_data_deal+0x1f0>
    while(encoder->pos_cpr_count < 0) encoder->pos_cpr_count += ENCODER_CPR_F;
 8003a24:	e00d      	b.n	8003a42 <encoder_data_deal+0x242>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 8003a2c:	edd3 7a00 	vldr	s15, [r3]
 8003a30:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003a34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 8003a3e:	edc3 7a00 	vstr	s15, [r3]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 8003a48:	edd3 7a00 	vldr	s15, [r3]
 8003a4c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a54:	d4e7      	bmi.n	8003a26 <encoder_data_deal+0x226>
    encoder->vel_estimate_counts += encoder->time_diff * encoder->pll_ki * diff_pos_cpr_count;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a5c:	ed93 7a00 	vldr	s14, [r3]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003a66:	edd3 6a00 	vldr	s13, [r3]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8003a70:	edd3 7a00 	vldr	s15, [r3]
 8003a74:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003a78:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a8a:	edc3 7a00 	vstr	s15, [r3]

    bool snap_to_zero_vel = false;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if(ABS(encoder->vel_estimate_counts) < encoder->snap_threshold) {
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003a9a:	edd3 7a00 	vldr	s15, [r3]
 8003a9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aa6:	dd05      	ble.n	8003ab4 <encoder_data_deal+0x2b4>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003aae:	edd3 7a00 	vldr	s15, [r3]
 8003ab2:	e006      	b.n	8003ac2 <encoder_data_deal+0x2c2>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003aba:	edd3 7a00 	vldr	s15, [r3]
 8003abe:	eef1 7a67 	vneg.f32	s15, s15
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 8003ac8:	ed93 7a00 	vldr	s14, [r3]
 8003acc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ad4:	d508      	bpl.n	8003ae8 <encoder_data_deal+0x2e8>
        encoder->vel_estimate_counts = 0.0f;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	601a      	str	r2, [r3, #0]
        snap_to_zero_vel = true;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if (snap_to_zero_vel) {
 8003ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d006      	beq.n	8003afe <encoder_data_deal+0x2fe>
        encoder->interpolation = 0.5f;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003af6:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	e04d      	b.n	8003b9a <encoder_data_deal+0x39a>
    }
    else if(diff > 0) {
 8003afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	dd06      	ble.n	8003b12 <encoder_data_deal+0x312>
        encoder->interpolation = 0.0f;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b0a:	f04f 0200 	mov.w	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]
 8003b10:	e043      	b.n	8003b9a <encoder_data_deal+0x39a>
    }
    else if(diff < 0) {
 8003b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	da06      	bge.n	8003b26 <encoder_data_deal+0x326>
        encoder->interpolation = 1.0f;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b1e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003b22:	601a      	str	r2, [r3, #0]
 8003b24:	e039      	b.n	8003b9a <encoder_data_deal+0x39a>
    }
    else {
        encoder->interpolation += encoder->time_diff * encoder->vel_estimate_counts;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b2c:	ed93 7a00 	vldr	s14, [r3]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003b36:	edd3 6a00 	vldr	s13, [r3]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003b40:	edd3 7a00 	vldr	s15, [r3]
 8003b44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b52:	edc3 7a00 	vstr	s15, [r3]
		if (encoder->interpolation > 1.0f) encoder->interpolation = 1.0f;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b5c:	edd3 7a00 	vldr	s15, [r3]
 8003b60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b6c:	dd05      	ble.n	8003b7a <encoder_data_deal+0x37a>
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b74:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003b78:	601a      	str	r2, [r3, #0]
		if (encoder->interpolation < 0.0f) encoder->interpolation = 0.0f;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b80:	edd3 7a00 	vldr	s15, [r3]
 8003b84:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b8c:	d505      	bpl.n	8003b9a <encoder_data_deal+0x39a>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	601a      	str	r2, [r3, #0]
    }

    // encoder->vel_estimate_counts = (float)diff / encoder->time_diff;
    float interpolated_enc = encoder->one_pos_count - usr_config->encoder_offset + encoder->interpolation;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	f8d3 2420 	ldr.w	r2, [r3, #1056]	@ 0x420
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	ee07 3a90 	vmov	s15, r3
 8003bac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8003bb6:	edd3 7a00 	vldr	s15, [r3]
 8003bba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bbe:	edc7 7a08 	vstr	s15, [r7, #32]
    while(interpolated_enc > ENCODER_CPR_F) interpolated_enc -= ENCODER_CPR_F;
 8003bc2:	e007      	b.n	8003bd4 <encoder_data_deal+0x3d4>
 8003bc4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003bc8:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003bcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003bd0:	edc7 7a08 	vstr	s15, [r7, #32]
 8003bd4:	edd7 7a08 	vldr	s15, [r7, #32]
 8003bd8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003bdc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003be4:	dcee      	bgt.n	8003bc4 <encoder_data_deal+0x3c4>
    while(interpolated_enc < 0) interpolated_enc += ENCODER_CPR_F;
 8003be6:	e011      	b.n	8003c0c <encoder_data_deal+0x40c>
 8003be8:	4a800000 	.word	0x4a800000
 8003bec:	ca800000 	.word	0xca800000
 8003bf0:	3eaaaaab 	.word	0x3eaaaaab
 8003bf4:	4b000000 	.word	0x4b000000
 8003bf8:	40c90fdb 	.word	0x40c90fdb
 8003bfc:	edd7 7a08 	vldr	s15, [r7, #32]
 8003c00:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003c04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c08:	edc7 7a08 	vstr	s15, [r7, #32]
 8003c0c:	edd7 7a08 	vldr	s15, [r7, #32]
 8003c10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c18:	d4f0      	bmi.n	8003bfc <encoder_data_deal+0x3fc>

    float shadow_count_f = encoder->shadow_count;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 8003c20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003c24:	4610      	mov	r0, r2
 8003c26:	4619      	mov	r1, r3
 8003c28:	f7fd f858 	bl	8000cdc <__aeabi_l2f>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	61fb      	str	r3, [r7, #28]
    float turns = shadow_count_f / ENCODER_CPR_F;
 8003c30:	ed97 7a07 	vldr	s14, [r7, #28]
 8003c34:	ed5f 6a11 	vldr	s13, [pc, #-68]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003c38:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c3c:	edc7 7a06 	vstr	s15, [r7, #24]
    float residual = shadow_count_f - turns * ENCODER_CPR_F;
 8003c40:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c44:	ed1f 7a15 	vldr	s14, [pc, #-84]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003c48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c4c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003c50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c54:	edc7 7a05 	vstr	s15, [r7, #20]

    encoder->pos = turns + residual / ENCODER_CPR_F;
 8003c58:	edd7 7a05 	vldr	s15, [r7, #20]
 8003c5c:	ed5f 6a1b 	vldr	s13, [pc, #-108]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003c60:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003c64:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8003c72:	edc3 7a00 	vstr	s15, [r3]
    UTILS_LP_MOVING_AVG_APPROX(encoder->vel,(encoder->vel_estimate_counts / ENCODER_CPR_F),5);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8003c7c:	ed93 7a00 	vldr	s14, [r3]
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8003c86:	edd3 6a00 	vldr	s13, [r3]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003c90:	ed93 6a00 	vldr	s12, [r3]
 8003c94:	ed5f 5a29 	vldr	s11, [pc, #-164]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003c98:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c9c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003ca0:	ed5f 6a2d 	vldr	s13, [pc, #-180]	@ 8003bf0 <encoder_data_deal+0x3f0>
 8003ca4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003ca8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8003cb2:	edc3 7a00 	vstr	s15, [r3]
    encoder->phase = (interpolated_enc * M_2PI * usr_config->motor_pole_pairs) / ENCODER_CPR_F;
 8003cb6:	edd7 7a08 	vldr	s15, [r7, #32]
 8003cba:	ed1f 7a31 	vldr	s14, [pc, #-196]	@ 8003bf8 <encoder_data_deal+0x3f8>
 8003cbe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	edd3 7a03 	vldr	s15, [r3, #12]
 8003cc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ccc:	ed5f 6a37 	vldr	s13, [pc, #-220]	@ 8003bf4 <encoder_data_deal+0x3f4>
 8003cd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f203 436c 	addw	r3, r3, #1132	@ 0x46c
 8003cda:	edc3 7a00 	vstr	s15, [r3]
    
    encoder->phase_count = turns * M_2PI;
 8003cde:	edd7 7a06 	vldr	s15, [r7, #24]
 8003ce2:	ed1f 7a3b 	vldr	s14, [pc, #-236]	@ 8003bf8 <encoder_data_deal+0x3f8>
 8003ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f503 638e 	add.w	r3, r3, #1136	@ 0x470
 8003cf0:	edc3 7a00 	vstr	s15, [r3]
    encoder->phase_vel = encoder->vel * M_2PI * usr_config->motor_pole_pairs;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8003cfa:	edd3 7a00 	vldr	s15, [r3]
 8003cfe:	ed1f 7a42 	vldr	s14, [pc, #-264]	@ 8003bf8 <encoder_data_deal+0x3f8>
 8003d02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	edd3 7a03 	vldr	s15, [r3, #12]
 8003d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f203 4374 	addw	r3, r3, #1140	@ 0x474
 8003d16:	edc3 7a00 	vstr	s15, [r3]
    
    return 0;
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3730      	adds	r7, #48	@ 0x30
 8003d20:	46bd      	mov	sp, r7
 8003d22:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003d26:	bf00      	nop

08003d28 <encoder_check_handle>:

int encoder_check_handle(uint8_t *data , uint16_t len)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	460b      	mov	r3, r1
 8003d32:	807b      	strh	r3, [r7, #2]
    if(data[0] == ENCODER_GET_ANGLE || data[0] == ENCODER_OUTPUT_POS_CLEAR || data[0] == ENCODER_INPUT_POS_CLEAR || data[0] == ENCODER_CLEAR_ERROR
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	2b02      	cmp	r3, #2
 8003d3a:	d00f      	beq.n	8003d5c <encoder_check_handle+0x34>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b62      	cmp	r3, #98	@ 0x62
 8003d42:	d00b      	beq.n	8003d5c <encoder_check_handle+0x34>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	2bc2      	cmp	r3, #194	@ 0xc2
 8003d4a:	d007      	beq.n	8003d5c <encoder_check_handle+0x34>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	2bba      	cmp	r3, #186	@ 0xba
 8003d52:	d003      	beq.n	8003d5c <encoder_check_handle+0x34>
     || data[0] == ENCODER_GET_ALL_MSG) {
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	2b1a      	cmp	r3, #26
 8003d5a:	d106      	bne.n	8003d6a <encoder_check_handle+0x42>
        if(len >= (sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t) + sizeof(ENCODER_CRC_t))) {
 8003d5c:	887b      	ldrh	r3, [r7, #2]
 8003d5e:	2b0a      	cmp	r3, #10
 8003d60:	d901      	bls.n	8003d66 <encoder_check_handle+0x3e>
            return RECE_DATA_PROCESS_SUCCESS;
 8003d62:	2301      	movs	r3, #1
 8003d64:	e002      	b.n	8003d6c <encoder_check_handle+0x44>
        }
        else{
            return RECE_DATA_PROCESS_WAIT;
 8003d66:	2302      	movs	r3, #2
 8003d68:	e000      	b.n	8003d6c <encoder_check_handle+0x44>
        }
    }
    
    return RECE_DATA_PROCESS_FAIL;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <encoder_data_process>:

int encoder_data_process(struct ENCODER_s* encoder , uint8_t* data , uint16_t len ,uint16_t *rece_pack_len , struct USR_CONFIG_s* usr_config , struct TASK_s* task)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b088      	sub	sp, #32
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	603b      	str	r3, [r7, #0]
 8003d84:	4613      	mov	r3, r2
 8003d86:	80fb      	strh	r3, [r7, #6]
    ENCODER_HANDLE_t *handle;
    ENCODER_POS_DATA_t *encoder_data;
    ENCODER_CRC_t *rece_crc;
    uint16_t pack_data_length = 0;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	83fb      	strh	r3, [r7, #30]
    uint8_t crc = 0;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	777b      	strb	r3, [r7, #29]

    handle = (ENCODER_HANDLE_t *)data;
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	61bb      	str	r3, [r7, #24]
    encoder_data = (ENCODER_POS_DATA_t *)(data + sizeof(ENCODER_HANDLE_t));
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	3302      	adds	r3, #2
 8003d98:	617b      	str	r3, [r7, #20]
    pack_data_length = sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t) + sizeof(ENCODER_CRC_t);
 8003d9a:	230b      	movs	r3, #11
 8003d9c:	83fb      	strh	r3, [r7, #30]
    rece_crc = (ENCODER_CRC_t *)(data + sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t));
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	330a      	adds	r3, #10
 8003da2:	613b      	str	r3, [r7, #16]
    crc = APP_Math_CRC8_StaticTable(data,sizeof(ENCODER_HANDLE_t) + sizeof(ENCODER_POS_DATA_t));
 8003da4:	210a      	movs	r1, #10
 8003da6:	68b8      	ldr	r0, [r7, #8]
 8003da8:	f004 fa34 	bl	8008214 <APP_Math_CRC8_StaticTable>
 8003dac:	4603      	mov	r3, r0
 8003dae:	777b      	strb	r3, [r7, #29]


    if(len < pack_data_length) 
 8003db0:	88fa      	ldrh	r2, [r7, #6]
 8003db2:	8bfb      	ldrh	r3, [r7, #30]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d201      	bcs.n	8003dbc <encoder_data_process+0x44>
    {
        return RECE_DATA_PROCESS_WAIT;
 8003db8:	2302      	movs	r3, #2
 8003dba:	e0dc      	b.n	8003f76 <encoder_data_process+0x1fe>
    }

    if(crc != rece_crc->crc) {
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	7f7a      	ldrb	r2, [r7, #29]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d001      	beq.n	8003dca <encoder_data_process+0x52>
        return RECE_DATA_PROCESS_FAIL;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	e0d5      	b.n	8003f76 <encoder_data_process+0x1fe>
    }
    *rece_pack_len = pack_data_length;
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	8bfa      	ldrh	r2, [r7, #30]
 8003dce:	801a      	strh	r2, [r3, #0]

    switch(handle->CW)
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	2bc2      	cmp	r3, #194	@ 0xc2
 8003dd6:	f000 80c6 	beq.w	8003f66 <encoder_data_process+0x1ee>
 8003dda:	2bc2      	cmp	r3, #194	@ 0xc2
 8003ddc:	f300 80ca 	bgt.w	8003f74 <encoder_data_process+0x1fc>
 8003de0:	2bba      	cmp	r3, #186	@ 0xba
 8003de2:	f000 80c2 	beq.w	8003f6a <encoder_data_process+0x1f2>
 8003de6:	2bba      	cmp	r3, #186	@ 0xba
 8003de8:	f300 80c4 	bgt.w	8003f74 <encoder_data_process+0x1fc>
 8003dec:	2b62      	cmp	r3, #98	@ 0x62
 8003dee:	f000 80be 	beq.w	8003f6e <encoder_data_process+0x1f6>
 8003df2:	2b62      	cmp	r3, #98	@ 0x62
 8003df4:	f300 80be 	bgt.w	8003f74 <encoder_data_process+0x1fc>
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	f000 80ba 	beq.w	8003f72 <encoder_data_process+0x1fa>
 8003dfe:	2b1a      	cmp	r3, #26
 8003e00:	f040 80b8 	bne.w	8003f74 <encoder_data_process+0x1fc>
    {
        case ENCODER_GET_ALL_MSG: {
            encoder->one_pos_count = encoder_data->ABS0 | encoder_data->ABS1 << 8 | encoder_data->ABS2 << 16;
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	781b      	ldrb	r3, [r3, #0]
 8003e08:	461a      	mov	r2, r3
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	785b      	ldrb	r3, [r3, #1]
 8003e0e:	021b      	lsls	r3, r3, #8
 8003e10:	431a      	orrs	r2, r3
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	789b      	ldrb	r3, [r3, #2]
 8003e16:	041b      	lsls	r3, r3, #16
 8003e18:	431a      	orrs	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
            encoder->status_flg = handle->SF;
 8003e20:	69bb      	ldr	r3, [r7, #24]
 8003e22:	785a      	ldrb	r2, [r3, #1]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            encoder->more_pos_count = encoder_data->MBS0 | encoder_data->MBS1 << 8 | encoder_data->MBS2 << 16;
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	791b      	ldrb	r3, [r3, #4]
 8003e2e:	b21a      	sxth	r2, r3
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	795b      	ldrb	r3, [r3, #5]
 8003e34:	b21b      	sxth	r3, r3
 8003e36:	021b      	lsls	r3, r3, #8
 8003e38:	b21b      	sxth	r3, r3
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	b21a      	sxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f8a3 2428 	strh.w	r2, [r3, #1064]	@ 0x428
            if(encoder->first_flg) {
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d012      	beq.n	8003e74 <encoder_data_process+0xfc>
                encoder->time_diff = ENCODER_TIME_DIFF;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003e54:	4a4c      	ldr	r2, [pc, #304]	@ (8003f88 <encoder_data_process+0x210>)
 8003e56:	601a      	str	r2, [r3, #0]
                encoder->last_time = DWT_Time_Run();
 8003e58:	f004 f93e 	bl	80080d8 <DWT_Time_Run>
 8003e5c:	eef0 7a40 	vmov.f32	s15, s0
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f203 4334 	addw	r3, r3, #1076	@ 0x434
 8003e66:	edc3 7a00 	vstr	s15, [r3]
                encoder->first_flg = false;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
 8003e72:	e06c      	b.n	8003f4e <encoder_data_process+0x1d6>
            }
            else {
                encoder->cur_time = DWT_Time_Run();
 8003e74:	f004 f930 	bl	80080d8 <DWT_Time_Run>
 8003e78:	eef0 7a40 	vmov.f32	s15, s0
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 8003e82:	edc3 7a00 	vstr	s15, [r3]
                encoder->time_diff = encoder->cur_time - encoder->last_time;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 8003e8c:	ed93 7a00 	vldr	s14, [r3]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f203 4334 	addw	r3, r3, #1076	@ 0x434
 8003e96:	edd3 7a00 	vldr	s15, [r3]
 8003e9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003ea4:	edc3 7a00 	vstr	s15, [r3]
                if(encoder->time_diff > 0.003) {
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7fc fb01 	bl	80004b8 <__aeabi_f2d>
 8003eb6:	a332      	add	r3, pc, #200	@ (adr r3, 8003f80 <encoder_data_process+0x208>)
 8003eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebc:	f7fc fde4 	bl	8000a88 <__aeabi_dcmpgt>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d008      	beq.n	8003ed8 <encoder_data_process+0x160>
                    encoder->time_diff_count++;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 8003ecc:	3301      	adds	r3, #1
 8003ece:	b2da      	uxtb	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
 8003ed6:	e024      	b.n	8003f22 <encoder_data_process+0x1aa>
                }
                else if(encoder->time_diff < 0) {
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003ede:	edd3 7a00 	vldr	s15, [r3]
 8003ee2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eea:	d50d      	bpl.n	8003f08 <encoder_data_process+0x190>
                    encoder->time_diff = ENCODER_TIME_DIFF;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8003ef2:	4a25      	ldr	r2, [pc, #148]	@ (8003f88 <encoder_data_process+0x210>)
 8003ef4:	601a      	str	r2, [r3, #0]
                    encoder->time_diff_count++;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 8003efc:	3301      	adds	r3, #1
 8003efe:	b2da      	uxtb	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
 8003f06:	e00c      	b.n	8003f22 <encoder_data_process+0x1aa>
                }
                else if(encoder->time_diff_count > 0) {
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d007      	beq.n	8003f22 <encoder_data_process+0x1aa>
                    encoder->time_diff_count--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	b2da      	uxtb	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                }
                if(encoder->time_diff_count > 5) {
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f893 3438 	ldrb.w	r3, [r3, #1080]	@ 0x438
 8003f28:	2b05      	cmp	r3, #5
 8003f2a:	d908      	bls.n	8003f3e <encoder_data_process+0x1c6>
                    encoder->time_diff_count = 0;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                    task->statusword_new.errors.encode_error = true;
 8003f34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f36:	6953      	ldr	r3, [r2, #20]
 8003f38:	f043 0308 	orr.w	r3, r3, #8
 8003f3c:	6153      	str	r3, [r2, #20]
                }
                encoder->last_time = encoder->cur_time;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f503 6386 	add.w	r3, r3, #1072	@ 0x430
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f203 4334 	addw	r3, r3, #1076	@ 0x434
 8003f4c:	601a      	str	r2, [r3, #0]
            }
            encoder_data_deal(encoder,usr_config,task);
 8003f4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f7ff fc54 	bl	8003800 <encoder_data_deal>
            encoder->last_one_pos_count = encoder->one_pos_count;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	f8d3 2420 	ldr.w	r2, [r3, #1056]	@ 0x420
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
            break;
 8003f64:	e006      	b.n	8003f74 <encoder_data_process+0x1fc>
        }
        case ENCODER_OUTPUT_POS_CLEAR: {
            break;
        }
        case ENCODER_INPUT_POS_CLEAR: {
            break;
 8003f66:	bf00      	nop
 8003f68:	e004      	b.n	8003f74 <encoder_data_process+0x1fc>
        }
        case ENCODER_CLEAR_ERROR: {
            break;
 8003f6a:	bf00      	nop
 8003f6c:	e002      	b.n	8003f74 <encoder_data_process+0x1fc>
            break;
 8003f6e:	bf00      	nop
 8003f70:	e000      	b.n	8003f74 <encoder_data_process+0x1fc>
            break;
 8003f72:	bf00      	nop
        }
    }
    return RECE_DATA_PROCESS_SUCCESS;
 8003f74:	2301      	movs	r3, #1
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3720      	adds	r7, #32
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	bc6a7efa 	.word	0xbc6a7efa
 8003f84:	3f689374 	.word	0x3f689374
 8003f88:	3851b717 	.word	0x3851b717

08003f8c <encoder_rece>:

int encoder_rece(struct ENCODER_s* encoder , struct USR_CONFIG_s* usr_config , struct TASK_s* task) //
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b08a      	sub	sp, #40	@ 0x28
 8003f90:	af02      	add	r7, sp, #8
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
    int result = 0;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	617b      	str	r3, [r7, #20]
    int rece_start_idx = 0;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	61fb      	str	r3, [r7, #28]
    int rece_idx = 0;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61bb      	str	r3, [r7, #24]
    uint16_t rece_pack_len = 0;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	827b      	strh	r3, [r7, #18]
    encoder->cur_analysis_len = encoder->cur_rece_len;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	f8d3 2410 	ldr.w	r2, [r3, #1040]	@ 0x410
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
    if(encoder->cur_analysis_len <= 1){
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8003fba:	2b01      	cmp	r3, #1
 8003fbc:	d857      	bhi.n	800406e <encoder_rece+0xe2>
        return 0;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	e077      	b.n	80040b2 <encoder_rece+0x126>
    }
    while(encoder->cur_analysis_len > 1){
        result = encoder_check_handle(&encoder->rcve_buf[rece_idx],encoder->cur_analysis_len);
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	1d1a      	adds	r2, r3, #4
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	4610      	mov	r0, r2
 8003fd6:	f7ff fea7 	bl	8003d28 <encoder_check_handle>
 8003fda:	6178      	str	r0, [r7, #20]
        if(result == RECE_DATA_PROCESS_WAIT) {
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d102      	bne.n	8003fe8 <encoder_rece+0x5c>
            rece_start_idx = rece_idx;
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	61fb      	str	r3, [r7, #28]
            break;
 8003fe6:	e047      	b.n	8004078 <encoder_rece+0xec>
        }
        else if(result == RECE_DATA_PROCESS_FAIL) {
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10a      	bne.n	8004004 <encoder_rece+0x78>
            encoder->cur_analysis_len -= 1;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8003ff4:	1e5a      	subs	r2, r3, #1
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
            rece_idx += 1;
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	3301      	adds	r3, #1
 8004000:	61bb      	str	r3, [r7, #24]
            continue;
 8004002:	e034      	b.n	800406e <encoder_rece+0xe2>
        }
        result = encoder_data_process(encoder,&encoder->rcve_buf[rece_idx],encoder->cur_analysis_len,&rece_pack_len , usr_config,task);
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	4413      	add	r3, r2
 800400a:	1d19      	adds	r1, r3, #4
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004012:	b29a      	uxth	r2, r3
 8004014:	f107 0012 	add.w	r0, r7, #18
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	9301      	str	r3, [sp, #4]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	4603      	mov	r3, r0
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f7ff fea8 	bl	8003d78 <encoder_data_process>
 8004028:	6178      	str	r0, [r7, #20]

        if(result == RECE_DATA_PROCESS_SUCCESS) {
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d10d      	bne.n	800404c <encoder_rece+0xc0>
            rece_idx += rece_pack_len;
 8004030:	8a7b      	ldrh	r3, [r7, #18]
 8004032:	461a      	mov	r2, r3
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	4413      	add	r3, r2
 8004038:	61bb      	str	r3, [r7, #24]
            encoder->cur_analysis_len -= rece_pack_len;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004040:	8a7a      	ldrh	r2, [r7, #18]
 8004042:	1a9a      	subs	r2, r3, r2
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
            continue;
 800404a:	e010      	b.n	800406e <encoder_rece+0xe2>
        }
        else if(result == RECE_DATA_PROCESS_WAIT) {
 800404c:	697b      	ldr	r3, [r7, #20]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d102      	bne.n	8004058 <encoder_rece+0xcc>
            rece_start_idx = rece_idx;
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	61fb      	str	r3, [r7, #28]
            break;
 8004056:	e00f      	b.n	8004078 <encoder_rece+0xec>
        }
        else {
            rece_idx += 1;
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	3301      	adds	r3, #1
 800405c:	61bb      	str	r3, [r7, #24]
            encoder->cur_analysis_len -= 1;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004064:	1e5a      	subs	r2, r3, #1
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
            continue;
 800406c:	bf00      	nop
    while(encoder->cur_analysis_len > 1){
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004074:	2b01      	cmp	r3, #1
 8004076:	d8a4      	bhi.n	8003fc2 <encoder_rece+0x36>
        }
    }
    if(encoder->cur_analysis_len > 0){
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 800407e:	2b00      	cmp	r3, #0
 8004080:	d012      	beq.n	80040a8 <encoder_rece+0x11c>
        memcpy(encoder->rcve_buf,encoder->rcve_buf+rece_start_idx,encoder->cur_analysis_len);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	1d18      	adds	r0, r3, #4
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	1d1a      	adds	r2, r3, #4
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	18d1      	adds	r1, r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 8004094:	461a      	mov	r2, r3
 8004096:	f00d fa9d 	bl	80115d4 <memcpy>
        encoder->cur_rece_len = encoder->cur_analysis_len;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	f8d3 2414 	ldr.w	r2, [r3, #1044]	@ 0x414
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
 80040a6:	e003      	b.n	80040b0 <encoder_rece+0x124>
    }
    else{
        encoder->cur_rece_len = 0;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
    }
    return 0;
 80040b0:	2300      	movs	r3, #0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3720      	adds	r7, #32
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}

080040ba <encoder_tx_cp>:

void encoder_tx_cp(struct ENCODER_s* encoder)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b084      	sub	sp, #16
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
    encoder->tc_flg = true;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
    int diff_len = encoder->need_send_len - encoder->cur_send_len;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f8d3 240c 	ldr.w	r2, [r3, #1036]	@ 0x40c
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	60fb      	str	r3, [r7, #12]
    if(diff_len > 0){
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	dd17      	ble.n	8004110 <encoder_tx_cp+0x56>
        memcpy(encoder->send_buf,&encoder->send_buf[encoder->cur_send_len],diff_len);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f503 7001 	add.w	r0, r3, #516	@ 0x204
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80040ec:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	4413      	add	r3, r2
 80040f4:	3304      	adds	r3, #4
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	4619      	mov	r1, r3
 80040fa:	f00d fa6b 	bl	80115d4 <memcpy>
        encoder->need_send_len = diff_len;
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
        encoder->cur_send_len = 0;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
    }
    else{
        encoder->need_send_len = 0;
    }
}
 800410e:	e003      	b.n	8004118 <encoder_tx_cp+0x5e>
        encoder->need_send_len = 0;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
}
 8004118:	bf00      	nop
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <encoder_rx_idle>:


void encoder_rx_idle(struct ENCODER_s* encoder)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
    if(__HAL_UART_GET_FLAG(encoder->usart,UART_FLAG_IDLE)){
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	f003 0310 	and.w	r3, r3, #16
 8004134:	2b10      	cmp	r3, #16
 8004136:	d14e      	bne.n	80041d6 <encoder_rx_idle+0xb6>
        __HAL_UART_CLEAR_IDLEFLAG(encoder->usart);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2210      	movs	r2, #16
 8004140:	621a      	str	r2, [r3, #32]
        uint16_t cnt = ENC_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(encoder->usart->hdmarx) - encoder->rx_idx;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	b29a      	uxth	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8004154:	b29b      	uxth	r3, r3
 8004156:	4413      	add	r3, r2
 8004158:	b29b      	uxth	r3, r3
 800415a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800415e:	81fb      	strh	r3, [r7, #14]
        if(cnt > ENC_RECE_BUFF_SIZE) {
 8004160:	89fb      	ldrh	r3, [r7, #14]
 8004162:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004166:	d908      	bls.n	800417a <encoder_rx_idle+0x5a>
            encoder->cur_rece_len = 0;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
            encoder->rx_idx = 0;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
            return;
 8004178:	e02d      	b.n	80041d6 <encoder_rx_idle+0xb6>
        }
        uint16_t all_len = cnt + encoder->cur_rece_len;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 8004180:	b29a      	uxth	r2, r3
 8004182:	89fb      	ldrh	r3, [r7, #14]
 8004184:	4413      	add	r3, r2
 8004186:	81bb      	strh	r3, [r7, #12]
        if(all_len <= ENC_RECE_BUFF_SIZE){
 8004188:	89bb      	ldrh	r3, [r7, #12]
 800418a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800418e:	d822      	bhi.n	80041d6 <encoder_rx_idle+0xb6>
            memcpy(&encoder->rcve_buf[encoder->cur_rece_len],&encoder->usart->pRxBuffPtr[encoder->rx_idx],cnt);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	4413      	add	r3, r2
 800419a:	1d18      	adds	r0, r3, #4
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 80041a8:	4413      	add	r3, r2
 80041aa:	89fa      	ldrh	r2, [r7, #14]
 80041ac:	4619      	mov	r1, r3
 80041ae:	f00d fa11 	bl	80115d4 <memcpy>
            encoder->cur_rece_len = all_len;
 80041b2:	89ba      	ldrh	r2, [r7, #12]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
            encoder->rx_idx = ENC_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(encoder->usart->hdmarx);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f5c3 7200 	rsb	r2, r3, #512	@ 0x200
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
            encoder->rx_flg = true;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
        }
        else{
            //to do 
        }
    }
}
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <encoder_rx_half>:

void encoder_rx_half(struct ENCODER_s* encoder)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
    uint16_t cnt = ENC_HALF_RECE_BUFF_SIZE - encoder->rx_idx;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80041f0:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + encoder->cur_rece_len;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 80041f8:	b29a      	uxth	r2, r3
 80041fa:	89fb      	ldrh	r3, [r7, #14]
 80041fc:	4413      	add	r3, r2
 80041fe:	81bb      	strh	r3, [r7, #12]
    if(all_len <= ENC_RECE_BUFF_SIZE){
 8004200:	89bb      	ldrh	r3, [r7, #12]
 8004202:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004206:	d81d      	bhi.n	8004244 <encoder_rx_half+0x68>
        memcpy(&encoder->rcve_buf[encoder->cur_rece_len],&encoder->usart->pRxBuffPtr[encoder->rx_idx],cnt);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	4413      	add	r3, r2
 8004212:	1d18      	adds	r0, r3, #4
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8004220:	4413      	add	r3, r2
 8004222:	89fa      	ldrh	r2, [r7, #14]
 8004224:	4619      	mov	r1, r3
 8004226:	f00d f9d5 	bl	80115d4 <memcpy>
        encoder->cur_rece_len = all_len;
 800422a:	89ba      	ldrh	r2, [r7, #12]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
        encoder->rx_idx = ENC_RECE_BUFF_SIZE / 2;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004238:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
        encoder->rx_flg = true;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    }
    else{
        //to do 
    }
    
}
 8004244:	bf00      	nop
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <encoder_rx_cp>:

void encoder_rx_cp(struct ENCODER_s* encoder)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
    uint16_t cnt = ENC_RECE_BUFF_SIZE - encoder->rx_idx;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 800425a:	b29b      	uxth	r3, r3
 800425c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8004260:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + encoder->cur_rece_len;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 8004268:	b29a      	uxth	r2, r3
 800426a:	89fb      	ldrh	r3, [r7, #14]
 800426c:	4413      	add	r3, r2
 800426e:	81bb      	strh	r3, [r7, #12]
    if(all_len <= ENC_RECE_BUFF_SIZE){
 8004270:	89bb      	ldrh	r3, [r7, #12]
 8004272:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004276:	d81c      	bhi.n	80042b2 <encoder_rx_cp+0x66>
        memcpy(&encoder->rcve_buf[encoder->cur_rece_len],&encoder->usart->pRxBuffPtr[encoder->rx_idx],cnt);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	f8d3 3410 	ldr.w	r3, [r3, #1040]	@ 0x410
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	4413      	add	r3, r2
 8004282:	1d18      	adds	r0, r3, #4
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f8d3 3418 	ldr.w	r3, [r3, #1048]	@ 0x418
 8004290:	4413      	add	r3, r2
 8004292:	89fa      	ldrh	r2, [r7, #14]
 8004294:	4619      	mov	r1, r3
 8004296:	f00d f99d 	bl	80115d4 <memcpy>
        encoder->cur_rece_len = all_len;
 800429a:	89ba      	ldrh	r2, [r7, #12]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
        encoder->rx_idx = 0;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
        encoder->rx_flg = true;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2201      	movs	r2, #1
 80042ae:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    }
    else{
        //to do 
    }
}
 80042b2:	bf00      	nop
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
	...

080042bc <encoder_init>:

void encoder_init(struct ENCODER_s* encoder , struct ENABLE_s* enable)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
    encoder->tc_flg = true;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
    encoder->rx_idx = 0;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
    encoder->shadow_count = 0;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 80042dc:	4619      	mov	r1, r3
 80042de:	f04f 0200 	mov.w	r2, #0
 80042e2:	f04f 0300 	mov.w	r3, #0
 80042e6:	e941 2302 	strd	r2, r3, [r1, #-8]
    encoder->pos_cpr_count = 0;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f203 433c 	addw	r3, r3, #1084	@ 0x43c
 80042f0:	f04f 0200 	mov.w	r2, #0
 80042f4:	601a      	str	r2, [r3, #0]
    encoder->vel_estimate_counts = 0;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80042fc:	f04f 0200 	mov.w	r2, #0
 8004300:	601a      	str	r2, [r3, #0]
    encoder->pos = 0;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8004308:	f04f 0200 	mov.w	r2, #0
 800430c:	601a      	str	r2, [r3, #0]
    encoder->vel = 0;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	601a      	str	r2, [r3, #0]
    encoder->phase = 0;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f203 436c 	addw	r3, r3, #1132	@ 0x46c
 8004320:	f04f 0200 	mov.w	r2, #0
 8004324:	601a      	str	r2, [r3, #0]
    encoder->phase_vel = 0;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	f203 4374 	addw	r3, r3, #1140	@ 0x474
 800432c:	f04f 0200 	mov.w	r2, #0
 8004330:	601a      	str	r2, [r3, #0]
    encoder->interpolation = 0;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f203 4384 	addw	r3, r3, #1156	@ 0x484
 8004338:	f04f 0200 	mov.w	r2, #0
 800433c:	601a      	str	r2, [r3, #0]
    encoder->one_pos_count = 0;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
    encoder->last_one_pos_count = 0;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f8c3 2424 	str.w	r2, [r3, #1060]	@ 0x424
    encoder->first_flg = true;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
    encoder->time_diff = ENCODER_TIME_DIFF;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 800435c:	4a30      	ldr	r2, [pc, #192]	@ (8004420 <encoder_init+0x164>)
 800435e:	601a      	str	r2, [r3, #0]
    encoder->ele_phase = 0;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f503 638f 	add.w	r3, r3, #1144	@ 0x478
 8004366:	f04f 0200 	mov.w	r2, #0
 800436a:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_SET);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	6898      	ldr	r0, [r3, #8]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	8a9b      	ldrh	r3, [r3, #20]
 8004374:	2201      	movs	r2, #1
 8004376:	4619      	mov	r1, r3
 8004378:	f008 fe8c 	bl	800d094 <HAL_GPIO_WritePin>

    int encoder_pll_bw = 100;
 800437c:	2364      	movs	r3, #100	@ 0x64
 800437e:	60fb      	str	r3, [r7, #12]
    float bandwidth = MIN(encoder_pll_bw, 0.25f * 1000);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	ee07 3a90 	vmov	s15, r3
 8004386:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800438a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8004424 <encoder_init+0x168>
 800438e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004396:	d505      	bpl.n	80043a4 <encoder_init+0xe8>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	ee07 3a90 	vmov	s15, r3
 800439e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043a2:	e001      	b.n	80043a8 <encoder_init+0xec>
 80043a4:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8004424 <encoder_init+0x168>
 80043a8:	edc7 7a02 	vstr	s15, [r7, #8]
    encoder->pll_kp = 2.0f * bandwidth;                  
 80043ac:	edd7 7a02 	vldr	s15, [r7, #8]
 80043b0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 80043ba:	edc3 7a00 	vstr	s15, [r3]
    encoder->pll_ki = 0.25f * SQ(encoder->pll_kp);         
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 80043c4:	ed93 7a00 	vldr	s14, [r3]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	f203 437c 	addw	r3, r3, #1148	@ 0x47c
 80043ce:	edd3 7a00 	vldr	s15, [r3]
 80043d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043d6:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80043da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 80043e4:	edc3 7a00 	vstr	s15, [r3]
    encoder->snap_threshold = 0.5f * encoder->time_diff * encoder->pll_ki;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 80043ee:	edd3 7a00 	vldr	s15, [r3]
 80043f2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80043f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f503 6390 	add.w	r3, r3, #1152	@ 0x480
 8004400:	edd3 7a00 	vldr	s15, [r3]
 8004404:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	f503 6391 	add.w	r3, r3, #1160	@ 0x488
 800440e:	edc3 7a00 	vstr	s15, [r3]
    APP_Math_CRC8_GenerateTable();
 8004412:	f003 fec9 	bl	80081a8 <APP_Math_CRC8_GenerateTable>
}
 8004416:	bf00      	nop
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	3851b717 	.word	0x3851b717
 8004424:	437a0000 	.word	0x437a0000

08004428 <encoder_loop>:

void encoder_loop(struct ENCODER_s* encoder,struct USR_CONFIG_s* usr_config,struct TASK_s* task)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
    encoder_cmd(encoder,ENCODER_GET_ALL_MSG);
 8004434:	211a      	movs	r1, #26
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f7ff f9c8 	bl	80037cc <encoder_cmd>
    encoder_rece(encoder , usr_config , task);
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	68b9      	ldr	r1, [r7, #8]
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f7ff fda3 	bl	8003f8c <encoder_rece>
    if(encoder->rx_flg == false) {
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800444c:	f083 0301 	eor.w	r3, r3, #1
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d013      	beq.n	800447e <encoder_loop+0x56>
        encoder->rx_delay_count++;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 800445c:	3301      	adds	r3, #1
 800445e:	b29a      	uxth	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
        if(encoder->rx_delay_count > 1000) {
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 800446c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004470:	d90d      	bls.n	800448e <encoder_loop+0x66>
            task->statusword_new.errors.encode_error = true;
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6953      	ldr	r3, [r2, #20]
 8004476:	f043 0308 	orr.w	r3, r3, #8
 800447a:	6153      	str	r3, [r2, #20]
    }
    else {
        encoder->rx_delay_count = 0;
        encoder->rx_flg = false;
    }
}
 800447c:	e007      	b.n	800448e <encoder_loop+0x66>
        encoder->rx_delay_count = 0;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
        encoder->rx_flg = false;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
}
 800448e:	bf00      	nop
 8004490:	3710      	adds	r7, #16
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
	...

08004498 <FOC_update_current_ctrl_gain>:
#include "foc.h"


void FOC_update_current_ctrl_gain(struct FOC_s* foc, struct USR_CONFIG_s* usr_config)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
     // float bandwidth = MIN(usr_config->current_ctrl_bw, 0.25f * TIM_PWM_HZ);
     foc->current_ctrl_p_gain =  0.25;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 80044a8:	649a      	str	r2, [r3, #72]	@ 0x48
     foc->current_ctrl_i_gain =  4.3;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a03      	ldr	r2, [pc, #12]	@ (80044bc <FOC_update_current_ctrl_gain+0x24>)
 80044ae:	64da      	str	r2, [r3, #76]	@ 0x4c
     // foc->current_ctrl_p_gain =  usr_config->motor_phase_inductance / CURRENT_MEASURE_PERIOD / 4;
     // foc->current_ctrl_i_gain =  usr_config->motor_phase_resistance / CURRENT_MEASURE_PERIOD / 4;
     
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	4089999a 	.word	0x4089999a

080044c0 <FOC_init>:
void FOC_init(struct FOC_s *foc,struct USR_CONFIG_s* usr_config)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
 80044c8:	6039      	str	r1, [r7, #0]
     foc->v_bus = 0;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	605a      	str	r2, [r3, #4]
     foc->v_bus_filt = 0;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	609a      	str	r2, [r3, #8]
     foc->i_q = 0;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	f04f 0200 	mov.w	r2, #0
 80044e0:	621a      	str	r2, [r3, #32]
     foc->i_q_filt = 0;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f04f 0200 	mov.w	r2, #0
 80044e8:	625a      	str	r2, [r3, #36]	@ 0x24
     foc->i_bus = 0;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f04f 0200 	mov.w	r2, #0
 80044f0:	631a      	str	r2, [r3, #48]	@ 0x30
     foc->i_bus_filt = 0;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f04f 0200 	mov.w	r2, #0
 80044f8:	635a      	str	r2, [r3, #52]	@ 0x34
     foc->power_filt = 0;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f04f 0200 	mov.w	r2, #0
 8004500:	639a      	str	r2, [r3, #56]	@ 0x38
     
     foc->is_armed = 0;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	701a      	strb	r2, [r3, #0]
     
     FOC_update_current_ctrl_gain(foc, usr_config);
 8004508:	6839      	ldr	r1, [r7, #0]
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7ff ffc4 	bl	8004498 <FOC_update_current_ctrl_gain>
}
 8004510:	bf00      	nop
 8004512:	3708      	adds	r7, #8
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <FOC_arm>:

void FOC_arm(struct FOC_s* foc, struct ENABLE_s* enable ,struct PWM_GEN_s* pwm_gen)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	607a      	str	r2, [r7, #4]
     if(foc->is_armed){
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d139      	bne.n	80045a0 <FOC_arm+0x88>
  __ASM volatile ("cpsid i" : : : "memory");
 800452c:	b672      	cpsid	i
}
 800452e:	bf00      	nop
          return;
     }
     __disable_irq();

     foc->i_q = 0;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f04f 0200 	mov.w	r2, #0
 8004536:	621a      	str	r2, [r3, #32]
     foc->i_q_filt = 0;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f04f 0200 	mov.w	r2, #0
 800453e:	625a      	str	r2, [r3, #36]	@ 0x24
     foc->i_bus = 0;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f04f 0200 	mov.w	r2, #0
 8004546:	631a      	str	r2, [r3, #48]	@ 0x30
     foc->i_bus_filt = 0;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f04f 0200 	mov.w	r2, #0
 800454e:	635a      	str	r2, [r3, #52]	@ 0x34
     foc->power_filt = 0;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f04f 0200 	mov.w	r2, #0
 8004556:	639a      	str	r2, [r3, #56]	@ 0x38
     foc->check_flg = true;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
     foc->adc_offest_idx = 0;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

     foc->current_ctrl_integral_d = 0;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f04f 0200 	mov.w	r2, #0
 800456e:	651a      	str	r2, [r3, #80]	@ 0x50
     foc->current_ctrl_integral_q = 0;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	655a      	str	r2, [r3, #84]	@ 0x54

     foc->time_count = 0;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	659a      	str	r2, [r3, #88]	@ 0x58
     foc->torque_time_count = 0;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	65da      	str	r2, [r3, #92]	@ 0x5c

     enable->drive_enable(enable,true);
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	699b      	ldr	r3, [r3, #24]
 8004588:	2101      	movs	r1, #1
 800458a:	68b8      	ldr	r0, [r7, #8]
 800458c:	4798      	blx	r3
     pwm_gen->turn_on_low_sides(pwm_gen);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	4798      	blx	r3
     foc->is_armed = true;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2201      	movs	r2, #1
 800459a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800459c:	b662      	cpsie	i
}
 800459e:	e000      	b.n	80045a2 <FOC_arm+0x8a>
          return;
 80045a0:	bf00      	nop

     __enable_irq();



}
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <FOC_disarm>:


void FOC_disarm(struct FOC_s* foc, struct ENABLE_s* enable ,struct PWM_GEN_s* pwm_gen)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
     if(!foc->is_armed){
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	781b      	ldrb	r3, [r3, #0]
 80045b8:	f083 0301 	eor.w	r3, r3, #1
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d123      	bne.n	800460a <FOC_disarm+0x62>
  __ASM volatile ("cpsid i" : : : "memory");
 80045c2:	b672      	cpsid	i
}
 80045c4:	bf00      	nop
          return;
     }
     __disable_irq();

     foc->i_q = 0;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f04f 0200 	mov.w	r2, #0
 80045cc:	621a      	str	r2, [r3, #32]
     foc->i_q_filt = 0;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f04f 0200 	mov.w	r2, #0
 80045d4:	625a      	str	r2, [r3, #36]	@ 0x24
     foc->i_bus = 0;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f04f 0200 	mov.w	r2, #0
 80045dc:	631a      	str	r2, [r3, #48]	@ 0x30
     foc->i_bus_filt = 0;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f04f 0200 	mov.w	r2, #0
 80045e4:	635a      	str	r2, [r3, #52]	@ 0x34
     foc->power_filt = 0;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f04f 0200 	mov.w	r2, #0
 80045ec:	639a      	str	r2, [r3, #56]	@ 0x38

     pwm_gen->switch_off_pwm(pwm_gen);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	695b      	ldr	r3, [r3, #20]
 80045f2:	6878      	ldr	r0, [r7, #4]
 80045f4:	4798      	blx	r3
     foc->is_armed = false;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2200      	movs	r2, #0
 80045fa:	701a      	strb	r2, [r3, #0]
     enable->drive_enable(enable,false);
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	2100      	movs	r1, #0
 8004602:	68b8      	ldr	r0, [r7, #8]
 8004604:	4798      	blx	r3
  __ASM volatile ("cpsie i" : : : "memory");
 8004606:	b662      	cpsie	i
}
 8004608:	e000      	b.n	800460c <FOC_disarm+0x64>
          return;
 800460a:	bf00      	nop

     __enable_irq();


}
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <FOC_voltage>:


void FOC_voltage(struct FOC_s* foc,float vd_set, float vq_set, float phase,struct PWM_GEN_s* pwm_gen)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b08e      	sub	sp, #56	@ 0x38
 8004618:	af00      	add	r7, sp, #0
 800461a:	6178      	str	r0, [r7, #20]
 800461c:	ed87 0a04 	vstr	s0, [r7, #16]
 8004620:	edc7 0a03 	vstr	s1, [r7, #12]
 8004624:	ed87 1a02 	vstr	s2, [r7, #8]
 8004628:	6079      	str	r1, [r7, #4]
     float i_alpha = 0, i_beta = 0;
 800462a:	f04f 0300 	mov.w	r3, #0
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004630:	f04f 0300 	mov.w	r3, #0
 8004634:	623b      	str	r3, [r7, #32]
     clarke_transform(foc->i_a,foc->i_b,foc->i_c,&i_alpha,&i_beta);
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	edd3 7a03 	vldr	s15, [r3, #12]
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	ed93 7a04 	vldr	s14, [r3, #16]
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	edd3 6a05 	vldr	s13, [r3, #20]
 8004648:	f107 0220 	add.w	r2, r7, #32
 800464c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004650:	4611      	mov	r1, r2
 8004652:	4618      	mov	r0, r3
 8004654:	eeb0 1a66 	vmov.f32	s2, s13
 8004658:	eef0 0a47 	vmov.f32	s1, s14
 800465c:	eeb0 0a67 	vmov.f32	s0, s15
 8004660:	f003 fdfa 	bl	8008258 <clarke_transform>

     float i_d, i_q;
     park_transform(i_alpha,i_beta,phase,&i_d,&i_q);
 8004664:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004668:	ed97 7a08 	vldr	s14, [r7, #32]
 800466c:	f107 0218 	add.w	r2, r7, #24
 8004670:	f107 031c 	add.w	r3, r7, #28
 8004674:	4611      	mov	r1, r2
 8004676:	4618      	mov	r0, r3
 8004678:	ed97 1a02 	vldr	s2, [r7, #8]
 800467c:	eef0 0a47 	vmov.f32	s1, s14
 8004680:	eeb0 0a67 	vmov.f32	s0, s15
 8004684:	f003 fe0c 	bl	80082a0 <park_transform>

     foc->i_q = i_q;
 8004688:	69ba      	ldr	r2, [r7, #24]
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	621a      	str	r2, [r3, #32]
     UTILS_LP_FAST(foc->i_q_filt, foc->i_q, 0.01f);
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800469a:	697b      	ldr	r3, [r7, #20]
 800469c:	edd3 7a08 	vldr	s15, [r3, #32]
 80046a0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80046a4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8004860 <FOC_voltage+0x24c>
 80046a8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80046ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
     foc->i_d = i_d;
 80046b6:	69fa      	ldr	r2, [r7, #28]
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	629a      	str	r2, [r3, #40]	@ 0x28
     UTILS_LP_FAST(foc->i_d_filt, foc->i_d, 0.01f);
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80046ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80046d2:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8004860 <FOC_voltage+0x24c>
 80046d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80046da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

     float v_to_mod = 1.0f / (foc->v_bus_filt * 2.0 / 3.0f);
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7fb fee5 	bl	80004b8 <__aeabi_f2d>
 80046ee:	4602      	mov	r2, r0
 80046f0:	460b      	mov	r3, r1
 80046f2:	f7fb fd83 	bl	80001fc <__adddf3>
 80046f6:	4602      	mov	r2, r0
 80046f8:	460b      	mov	r3, r1
 80046fa:	4610      	mov	r0, r2
 80046fc:	4619      	mov	r1, r3
 80046fe:	f04f 0200 	mov.w	r2, #0
 8004702:	4b58      	ldr	r3, [pc, #352]	@ (8004864 <FOC_voltage+0x250>)
 8004704:	f7fc f85a 	bl	80007bc <__aeabi_ddiv>
 8004708:	4602      	mov	r2, r0
 800470a:	460b      	mov	r3, r1
 800470c:	f04f 0000 	mov.w	r0, #0
 8004710:	4955      	ldr	r1, [pc, #340]	@ (8004868 <FOC_voltage+0x254>)
 8004712:	f7fc f853 	bl	80007bc <__aeabi_ddiv>
 8004716:	4602      	mov	r2, r0
 8004718:	460b      	mov	r3, r1
 800471a:	4610      	mov	r0, r2
 800471c:	4619      	mov	r1, r3
 800471e:	f7fc f9bd 	bl	8000a9c <__aeabi_d2f>
 8004722:	4603      	mov	r3, r0
 8004724:	62fb      	str	r3, [r7, #44]	@ 0x2c
     float mod_d = v_to_mod * vd_set;
 8004726:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800472a:	edd7 7a04 	vldr	s15, [r7, #16]
 800472e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004732:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
     float mod_q = v_to_mod * vq_set;
 8004736:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800473a:	edd7 7a03 	vldr	s15, [r7, #12]
 800473e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004742:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

     float mod_scalefactor = 0.95f * SQRT3_BY_2 / sqrtf(SQ(mod_d) + SQ(mod_q));
 8004746:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800474a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800474e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004752:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004756:	ee77 7a27 	vadd.f32	s15, s14, s15
 800475a:	eeb0 0a67 	vmov.f32	s0, s15
 800475e:	f00c ff47 	bl	80115f0 <sqrtf>
 8004762:	eeb0 7a40 	vmov.f32	s14, s0
 8004766:	eddf 6a41 	vldr	s13, [pc, #260]	@ 800486c <FOC_voltage+0x258>
 800476a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800476e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

    if (mod_scalefactor < 1.0f) {
 8004772:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004776:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800477a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800477e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004782:	d50f      	bpl.n	80047a4 <FOC_voltage+0x190>
        mod_d *= mod_scalefactor;
 8004784:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004788:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800478c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004790:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
        mod_q *= mod_scalefactor;
 8004794:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8004798:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800479c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047a0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    }

    inverse_park(mod_d, mod_q, phase, &foc->mod_alpha, &foc->mod_beta);
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	336c      	adds	r3, #108	@ 0x6c
 80047ae:	4619      	mov	r1, r3
 80047b0:	4610      	mov	r0, r2
 80047b2:	ed97 1a02 	vldr	s2, [r7, #8]
 80047b6:	edd7 0a0c 	vldr	s1, [r7, #48]	@ 0x30
 80047ba:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 80047be:	f003 fdae 	bl	800831e <inverse_park>

    if(0 == svm(foc->mod_alpha, foc->mod_beta, &foc->dtc_a, &foc->dtc_b, &foc->dtc_c)){
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	3344      	adds	r3, #68	@ 0x44
 80047de:	461a      	mov	r2, r3
 80047e0:	eef0 0a47 	vmov.f32	s1, s14
 80047e4:	eeb0 0a67 	vmov.f32	s0, s15
 80047e8:	f003 fdd6 	bl	8008398 <svm>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d132      	bne.n	8004858 <FOC_voltage+0x244>
        pwm_gen->set_a_duty(pwm_gen,(uint16_t)(foc->dtc_a * (float)HALF_PWM_PERIOD_CYCLES));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	edd2 7a0f 	vldr	s15, [r2, #60]	@ 0x3c
 80047fc:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8004870 <FOC_voltage+0x25c>
 8004800:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004808:	ee17 2a90 	vmov	r2, s15
 800480c:	b292      	uxth	r2, r2
 800480e:	4611      	mov	r1, r2
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	4798      	blx	r3
        pwm_gen->set_b_duty(pwm_gen,(uint16_t)(foc->dtc_b * (float)HALF_PWM_PERIOD_CYCLES));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	697a      	ldr	r2, [r7, #20]
 800481a:	edd2 7a10 	vldr	s15, [r2, #64]	@ 0x40
 800481e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8004870 <FOC_voltage+0x25c>
 8004822:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004826:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800482a:	ee17 2a90 	vmov	r2, s15
 800482e:	b292      	uxth	r2, r2
 8004830:	4611      	mov	r1, r2
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	4798      	blx	r3
        pwm_gen->set_c_duty(pwm_gen,(uint16_t)(foc->dtc_c * (float)HALF_PWM_PERIOD_CYCLES));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	697a      	ldr	r2, [r7, #20]
 800483c:	edd2 7a11 	vldr	s15, [r2, #68]	@ 0x44
 8004840:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8004870 <FOC_voltage+0x25c>
 8004844:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800484c:	ee17 2a90 	vmov	r2, s15
 8004850:	b292      	uxth	r2, r2
 8004852:	4611      	mov	r1, r2
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	4798      	blx	r3
    }


}
 8004858:	bf00      	nop
 800485a:	3738      	adds	r7, #56	@ 0x38
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	3c23d70a 	.word	0x3c23d70a
 8004864:	40080000 	.word	0x40080000
 8004868:	3ff00000 	.word	0x3ff00000
 800486c:	3f529e0c 	.word	0x3f529e0c
 8004870:	44fa0000 	.word	0x44fa0000

08004874 <FOC_current>:
float test_mod_scalefactor = 0;
float test_err_iq,test_err_id = 0;;
void FOC_current(struct FOC_s* foc,float id_set, float iq_set, float phase, float phase_vel,struct PWM_GEN_s* pwm_gen,struct TASK_s* task,struct USR_CONFIG_s* usr_config ,struct ENCODER_s* encoder)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b096      	sub	sp, #88	@ 0x58
 8004878:	af00      	add	r7, sp, #0
 800487a:	61f8      	str	r0, [r7, #28]
 800487c:	ed87 0a06 	vstr	s0, [r7, #24]
 8004880:	edc7 0a05 	vstr	s1, [r7, #20]
 8004884:	ed87 1a04 	vstr	s2, [r7, #16]
 8004888:	edc7 1a03 	vstr	s3, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	607a      	str	r2, [r7, #4]
 8004890:	603b      	str	r3, [r7, #0]
     float i_alpha, i_beta;
     float i_d, i_q;

     clarke_transform(foc->i_a,foc->i_b,foc->i_c,&i_alpha,&i_beta);
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	edd3 7a03 	vldr	s15, [r3, #12]
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	ed93 7a04 	vldr	s14, [r3, #16]
 800489e:	69fb      	ldr	r3, [r7, #28]
 80048a0:	edd3 6a05 	vldr	s13, [r3, #20]
 80048a4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80048a8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80048ac:	4611      	mov	r1, r2
 80048ae:	4618      	mov	r0, r3
 80048b0:	eeb0 1a66 	vmov.f32	s2, s13
 80048b4:	eef0 0a47 	vmov.f32	s1, s14
 80048b8:	eeb0 0a67 	vmov.f32	s0, s15
 80048bc:	f003 fccc 	bl	8008258 <clarke_transform>
     
     park_transform(i_alpha,i_beta,phase,&i_d,&i_q);
 80048c0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80048c4:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80048c8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80048cc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80048d0:	4611      	mov	r1, r2
 80048d2:	4618      	mov	r0, r3
 80048d4:	ed97 1a04 	vldr	s2, [r7, #16]
 80048d8:	eef0 0a47 	vmov.f32	s1, s14
 80048dc:	eeb0 0a67 	vmov.f32	s0, s15
 80048e0:	f003 fcde 	bl	80082a0 <park_transform>

     float mod_to_v = foc->v_bus_filt * 0.66666f;
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	edd3 7a02 	vldr	s15, [r3, #8]
 80048ea:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8004bd8 <FOC_current+0x364>
 80048ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048f2:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
     float v_to_mod = 1.0f / mod_to_v;
 80048f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048fa:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80048fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004902:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

     float i_err_d = id_set - i_d;
 8004906:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800490a:	ed97 7a06 	vldr	s14, [r7, #24]
 800490e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004912:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
     float i_err_q = iq_set - i_q;
 8004916:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800491a:	ed97 7a05 	vldr	s14, [r7, #20]
 800491e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004922:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

     test_err_iq = i_err_q;
 8004926:	4aad      	ldr	r2, [pc, #692]	@ (8004bdc <FOC_current+0x368>)
 8004928:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800492a:	6013      	str	r3, [r2, #0]
     test_err_id = i_err_d;
 800492c:	4aac      	ldr	r2, [pc, #688]	@ (8004be0 <FOC_current+0x36c>)
 800492e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004930:	6013      	str	r3, [r2, #0]


     if(usr_config->control_mode == 0) {
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004936:	2b00      	cmp	r3, #0
 8004938:	d139      	bne.n	80049ae <FOC_current+0x13a>
          if(ABS(i_err_q) < 0.01f) {
 800493a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800493e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004946:	dd0c      	ble.n	8004962 <FOC_current+0xee>
 8004948:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800494c:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 8004be4 <FOC_current+0x370>
 8004950:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004958:	bf4c      	ite	mi
 800495a:	2301      	movmi	r3, #1
 800495c:	2300      	movpl	r3, #0
 800495e:	b2db      	uxtb	r3, r3
 8004960:	e00b      	b.n	800497a <FOC_current+0x106>
 8004962:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004966:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8004be8 <FOC_current+0x374>
 800496a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800496e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004972:	bfcc      	ite	gt
 8004974:	2301      	movgt	r3, #1
 8004976:	2300      	movle	r3, #0
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d014      	beq.n	80049a8 <FOC_current+0x134>
               foc->torque_time_count++;
 800497e:	69fb      	ldr	r3, [r7, #28]
 8004980:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004982:	1c5a      	adds	r2, r3, #1
 8004984:	69fb      	ldr	r3, [r7, #28]
 8004986:	65da      	str	r2, [r3, #92]	@ 0x5c
               if(foc->torque_time_count >= 20) {
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800498c:	2b13      	cmp	r3, #19
 800498e:	d90e      	bls.n	80049ae <FOC_current+0x13a>
                    foc->torque_time_count = 20;
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	2214      	movs	r2, #20
 8004994:	65da      	str	r2, [r3, #92]	@ 0x5c
                    foc->current_ctrl_integral_d = 0;
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	f04f 0200 	mov.w	r2, #0
 800499c:	651a      	str	r2, [r3, #80]	@ 0x50
                    foc->current_ctrl_integral_q = 0;
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	655a      	str	r2, [r3, #84]	@ 0x54
 80049a6:	e002      	b.n	80049ae <FOC_current+0x13a>
               }
          }
          else {
               foc->torque_time_count = 0;
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	2200      	movs	r2, #0
 80049ac:	65da      	str	r2, [r3, #92]	@ 0x5c
          }
     }
     
     float mod_d = v_to_mod * (foc->current_ctrl_integral_d + i_err_d * foc->current_ctrl_p_gain);
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 80049ba:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80049be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049c6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80049ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049ce:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
     float mod_q = v_to_mod * (foc->current_ctrl_integral_q + i_err_q * foc->current_ctrl_p_gain);
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 80049de:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80049e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049ea:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80049ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049f2:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

     float mod_scalefactor = 0.95f * SQRT3_BY_2 / sqrtf(SQ(mod_d) + SQ(mod_q));
 80049f6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80049fa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80049fe:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8004a02:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a0a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a0e:	f00c fdef 	bl	80115f0 <sqrtf>
 8004a12:	eeb0 7a40 	vmov.f32	s14, s0
 8004a16:	eddf 6a75 	vldr	s13, [pc, #468]	@ 8004bec <FOC_current+0x378>
 8004a1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a1e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
     test_mod_scalefactor = mod_scalefactor;
 8004a22:	4a73      	ldr	r2, [pc, #460]	@ (8004bf0 <FOC_current+0x37c>)
 8004a24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a26:	6013      	str	r3, [r2, #0]

     if(mod_scalefactor < 1.0f){
 8004a28:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a38:	d524      	bpl.n	8004a84 <FOC_current+0x210>
          mod_d *= mod_scalefactor;
 8004a3a:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8004a3e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a46:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
          mod_q *= mod_scalefactor;
 8004a4a:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8004a4e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a56:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
          foc->current_ctrl_integral_d *= 0.99f;
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8004a60:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8004bf4 <FOC_current+0x380>
 8004a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
          foc->current_ctrl_integral_q *= 0.99f;
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8004a74:	ed9f 7a5f 	vldr	s14, [pc, #380]	@ 8004bf4 <FOC_current+0x380>
 8004a78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004a7c:	69fb      	ldr	r3, [r7, #28]
 8004a7e:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
 8004a82:	e11c      	b.n	8004cbe <FOC_current+0x44a>
     }
     else{
          if(usr_config->control_mode > 0 && ABS(0 - encoder->vel) < usr_config->target_velcity_window ) {
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	f340 80ea 	ble.w	8004c62 <FOC_current+0x3ee>
 8004a8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a90:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004a94:	edd3 7a00 	vldr	s15, [r3]
 8004a98:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8004bf8 <FOC_current+0x384>
 8004a9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004aa0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aa8:	dd09      	ble.n	8004abe <FOC_current+0x24a>
 8004aaa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004aac:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004ab0:	edd3 7a00 	vldr	s15, [r3]
 8004ab4:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8004bf8 <FOC_current+0x384>
 8004ab8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004abc:	e00a      	b.n	8004ad4 <FOC_current+0x260>
 8004abe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ac0:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004ac4:	edd3 7a00 	vldr	s15, [r3]
 8004ac8:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8004bf8 <FOC_current+0x384>
 8004acc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ad0:	eef1 7a67 	vneg.f32	s15, s15
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8004ada:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ae2:	f140 80be 	bpl.w	8004c62 <FOC_current+0x3ee>
               if(task->statusword_new.status.target_reached == 1) {
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d115      	bne.n	8004b20 <FOC_current+0x2ac>
                    foc->torque_time_count++;
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004af8:	1c5a      	adds	r2, r3, #1
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	65da      	str	r2, [r3, #92]	@ 0x5c
                    if(foc->torque_time_count >= 50) {
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b02:	2b31      	cmp	r3, #49	@ 0x31
 8004b04:	f240 80da 	bls.w	8004cbc <FOC_current+0x448>
                         foc->torque_time_count = 50;
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	2232      	movs	r2, #50	@ 0x32
 8004b0c:	65da      	str	r2, [r3, #92]	@ 0x5c
                         foc->current_ctrl_integral_d = 0;
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	f04f 0200 	mov.w	r2, #0
 8004b14:	651a      	str	r2, [r3, #80]	@ 0x50
                         foc->current_ctrl_integral_q = 0;
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	f04f 0200 	mov.w	r2, #0
 8004b1c:	655a      	str	r2, [r3, #84]	@ 0x54
               if(task->statusword_new.status.target_reached == 1) {
 8004b1e:	e0cd      	b.n	8004cbc <FOC_current+0x448>
                    }
               }
               else if(task->statusword_new.status.current_limit_active == 1 && ABS(i_err_q) < 2.0f) {
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d168      	bne.n	8004c00 <FOC_current+0x38c>
 8004b2e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004b32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b3a:	dd09      	ble.n	8004b50 <FOC_current+0x2dc>
 8004b3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004b40:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004b44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b4c:	d409      	bmi.n	8004b62 <FOC_current+0x2ee>
 8004b4e:	e057      	b.n	8004c00 <FOC_current+0x38c>
 8004b50:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004b54:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8004b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b60:	dd4e      	ble.n	8004c00 <FOC_current+0x38c>
                    foc->torque_time_count++;
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b66:	1c5a      	adds	r2, r3, #1
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	65da      	str	r2, [r3, #92]	@ 0x5c
                    if(foc->torque_time_count >= 50) {
 8004b6c:	69fb      	ldr	r3, [r7, #28]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b70:	2b31      	cmp	r3, #49	@ 0x31
 8004b72:	d903      	bls.n	8004b7c <FOC_current+0x308>
                         foc->torque_time_count = 50;
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	2232      	movs	r2, #50	@ 0x32
 8004b78:	65da      	str	r2, [r3, #92]	@ 0x5c
                    if(foc->torque_time_count >= 50) {
 8004b7a:	e071      	b.n	8004c60 <FOC_current+0x3ec>
                    }
                    else {
                         foc->current_ctrl_integral_d += i_err_d * (foc->current_ctrl_i_gain * encoder->time_diff);
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004b88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b8a:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8004b8e:	edd3 7a00 	vldr	s15, [r3]
 8004b92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004b96:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004b9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004b9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
                         foc->current_ctrl_integral_q += i_err_q * (foc->current_ctrl_i_gain * encoder->time_diff);
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8004bae:	69fb      	ldr	r3, [r7, #28]
 8004bb0:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004bb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bb6:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8004bba:	edd3 7a00 	vldr	s15, [r3]
 8004bbe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004bc2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004bc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004bca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
                    if(foc->torque_time_count >= 50) {
 8004bd4:	e044      	b.n	8004c60 <FOC_current+0x3ec>
 8004bd6:	bf00      	nop
 8004bd8:	3f2aaa3b 	.word	0x3f2aaa3b
 8004bdc:	20001a40 	.word	0x20001a40
 8004be0:	20001a44 	.word	0x20001a44
 8004be4:	3c23d70a 	.word	0x3c23d70a
 8004be8:	bc23d70a 	.word	0xbc23d70a
 8004bec:	3f529e0c 	.word	0x3f529e0c
 8004bf0:	20001a3c 	.word	0x20001a3c
 8004bf4:	3f7d70a4 	.word	0x3f7d70a4
 8004bf8:	00000000 	.word	0x00000000
 8004bfc:	44fa0000 	.word	0x44fa0000
                    }
               }
               else {
                    foc->current_ctrl_integral_d += i_err_d * (foc->current_ctrl_i_gain * encoder->time_diff);
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004c0c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c0e:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8004c12:	edd3 7a00 	vldr	s15, [r3]
 8004c16:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004c1a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004c1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
                    foc->current_ctrl_integral_q += i_err_q * (foc->current_ctrl_i_gain * encoder->time_diff);
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8004c32:	69fb      	ldr	r3, [r7, #28]
 8004c34:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004c38:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c3a:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8004c3e:	edd3 7a00 	vldr	s15, [r3]
 8004c42:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004c46:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004c4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
                    foc->torque_time_count = 0;
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	65da      	str	r2, [r3, #92]	@ 0x5c
               if(task->statusword_new.status.target_reached == 1) {
 8004c5e:	e02d      	b.n	8004cbc <FOC_current+0x448>
 8004c60:	e02c      	b.n	8004cbc <FOC_current+0x448>
               }
          }
          else {
               foc->current_ctrl_integral_d += i_err_d * (foc->current_ctrl_i_gain * encoder->time_diff);
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004c6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c70:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8004c74:	edd3 7a00 	vldr	s15, [r3]
 8004c78:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004c7c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004c80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
               foc->current_ctrl_integral_q += i_err_q * (foc->current_ctrl_i_gain * encoder->time_diff);
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8004c94:	69fb      	ldr	r3, [r7, #28]
 8004c96:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 8004c9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004c9c:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8004ca0:	edd3 7a00 	vldr	s15, [r3]
 8004ca4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004ca8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004cac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
 8004cba:	e000      	b.n	8004cbe <FOC_current+0x44a>
               if(task->statusword_new.status.target_reached == 1) {
 8004cbc:	bf00      	nop
          }
     }
          

     
     float pwm_phase = phase + phase_vel * encoder->time_diff;
 8004cbe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004cc0:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8004cc4:	ed93 7a00 	vldr	s14, [r3]
 8004cc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8004ccc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cd0:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cd8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
     float mod_alpha,mod_beta;
     inverse_park(mod_d, mod_q, pwm_phase, &mod_alpha, &mod_beta);
 8004cdc:	f107 0220 	add.w	r2, r7, #32
 8004ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ce4:	4611      	mov	r1, r2
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	ed97 1a0e 	vldr	s2, [r7, #56]	@ 0x38
 8004cec:	edd7 0a14 	vldr	s1, [r7, #80]	@ 0x50
 8004cf0:	ed97 0a15 	vldr	s0, [r7, #84]	@ 0x54
 8004cf4:	f003 fb13 	bl	800831e <inverse_park>

     foc->i_q = i_q;
 8004cf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	621a      	str	r2, [r3, #32]
     // UTILS_LP_FAST(foc->i_q_filt, foc->i_q, 0.01f);
     foc->i_d = i_d;
 8004cfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d00:	69fb      	ldr	r3, [r7, #28]
 8004d02:	629a      	str	r2, [r3, #40]	@ 0x28

     // foc->i_bus = (mod_d * i_d + mod_q * i_q);
     // UTILS_LP_FAST(foc->i_bus_filt, foc->i_bus, 0.01f);
     // foc->power_filt = foc->v_bus_filt * foc->i_bus_filt;

     if (0 == svm(mod_alpha, mod_beta, &foc->dtc_a, &foc->dtc_b, &foc->dtc_c)) {
 8004d04:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004d08:	ed97 7a08 	vldr	s14, [r7, #32]
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	f103 003c 	add.w	r0, r3, #60	@ 0x3c
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	3344      	adds	r3, #68	@ 0x44
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	eef0 0a47 	vmov.f32	s1, s14
 8004d22:	eeb0 0a67 	vmov.f32	s0, s15
 8004d26:	f003 fb37 	bl	8008398 <svm>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d132      	bne.n	8004d96 <FOC_current+0x522>
          pwm_gen->set_a_duty(pwm_gen,(uint16_t)(foc->dtc_a * (float)HALF_PWM_PERIOD_CYCLES));
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	edd2 7a0f 	vldr	s15, [r2, #60]	@ 0x3c
 8004d3a:	ed1f 7a50 	vldr	s14, [pc, #-320]	@ 8004bfc <FOC_current+0x388>
 8004d3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d46:	ee17 2a90 	vmov	r2, s15
 8004d4a:	b292      	uxth	r2, r2
 8004d4c:	4611      	mov	r1, r2
 8004d4e:	68b8      	ldr	r0, [r7, #8]
 8004d50:	4798      	blx	r3
          pwm_gen->set_b_duty(pwm_gen,(uint16_t)(foc->dtc_b * (float)HALF_PWM_PERIOD_CYCLES));
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	69fa      	ldr	r2, [r7, #28]
 8004d58:	edd2 7a10 	vldr	s15, [r2, #64]	@ 0x40
 8004d5c:	ed1f 7a59 	vldr	s14, [pc, #-356]	@ 8004bfc <FOC_current+0x388>
 8004d60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d68:	ee17 2a90 	vmov	r2, s15
 8004d6c:	b292      	uxth	r2, r2
 8004d6e:	4611      	mov	r1, r2
 8004d70:	68b8      	ldr	r0, [r7, #8]
 8004d72:	4798      	blx	r3
          pwm_gen->set_c_duty(pwm_gen,(uint16_t)(foc->dtc_c * (float)HALF_PWM_PERIOD_CYCLES));
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	69fa      	ldr	r2, [r7, #28]
 8004d7a:	edd2 7a11 	vldr	s15, [r2, #68]	@ 0x44
 8004d7e:	ed1f 7a61 	vldr	s14, [pc, #-388]	@ 8004bfc <FOC_current+0x388>
 8004d82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d8a:	ee17 2a90 	vmov	r2, s15
 8004d8e:	b292      	uxth	r2, r2
 8004d90:	4611      	mov	r1, r2
 8004d92:	68b8      	ldr	r0, [r7, #8]
 8004d94:	4798      	blx	r3
     }
}
 8004d96:	bf00      	nop
 8004d98:	3758      	adds	r7, #88	@ 0x58
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop

08004da0 <main_comm_send>:
#include "main_communication.h"

int main_comm_send(struct MAIN_COMM_s *comm, uint8_t *buf, uint16_t len)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b086      	sub	sp, #24
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	4613      	mov	r3, r2
 8004dac:	80fb      	strh	r3, [r7, #6]
    uint16_t temp_len = comm->need_send_len + len;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	88fb      	ldrh	r3, [r7, #6]
 8004db8:	4413      	add	r3, r2
 8004dba:	82fb      	strh	r3, [r7, #22]
    if(temp_len <= MAIN_SEND_BUFF_SIZE) {
 8004dbc:	8afb      	ldrh	r3, [r7, #22]
 8004dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004dc2:	d828      	bhi.n	8004e16 <main_comm_send+0x76>
        memcpy(&comm->send_buf[comm->need_send_len],buf,len);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8004dca:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004dce:	68fa      	ldr	r2, [r7, #12]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	88fa      	ldrh	r2, [r7, #6]
 8004dd6:	68b9      	ldr	r1, [r7, #8]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f00c fbfb 	bl	80115d4 <memcpy>
        comm->need_send_len = temp_len;
 8004dde:	8afa      	ldrh	r2, [r7, #22]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        comm->tc_flg = false;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
        comm->cur_send_len = comm->need_send_len;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
        HAL_UART_Transmit_DMA(comm->usart, comm->send_buf,comm->cur_send_len);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6818      	ldr	r0, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f503 7182 	add.w	r1, r3, #260	@ 0x104
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	f00b f831 	bl	800fe74 <HAL_UART_Transmit_DMA>
    }
    else {
        return -1;
    }
    return 0;
 8004e12:	2300      	movs	r3, #0
 8004e14:	e001      	b.n	8004e1a <main_comm_send+0x7a>
        return -1;
 8004e16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3718      	adds	r7, #24
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <main_comm_response>:

int main_comm_response(struct MAIN_COMM_s *comm, uint16_t cmd, struct ENCODER_s* encoder ,struct TASK_s* task,struct USR_CONFIG_s* usrconfig)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b098      	sub	sp, #96	@ 0x60
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	817b      	strh	r3, [r7, #10]
    MAIN_COMM_HANDLE_t handle = {0};
 8004e32:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004e36:	2100      	movs	r1, #0
 8004e38:	460a      	mov	r2, r1
 8004e3a:	801a      	strh	r2, [r3, #0]
 8004e3c:	460a      	mov	r2, r1
 8004e3e:	709a      	strb	r2, [r3, #2]
    uint8_t data_buff[50];
    MAIN_COMM_CRC_t crc = {0};
 8004e40:	2300      	movs	r3, #0
 8004e42:	84bb      	strh	r3, [r7, #36]	@ 0x24
    handle.cw = SWAP_16(cmd);
 8004e44:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004e48:	021b      	lsls	r3, r3, #8
 8004e4a:	b21a      	sxth	r2, r3
 8004e4c:	897b      	ldrh	r3, [r7, #10]
 8004e4e:	0a1b      	lsrs	r3, r3, #8
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	b21b      	sxth	r3, r3
 8004e54:	4313      	orrs	r3, r2
 8004e56:	b21b      	sxth	r3, r3
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
    MAIN_COMM_RESPON_t pos_vel = {0};
 8004e5e:	f107 0314 	add.w	r3, r7, #20
 8004e62:	2200      	movs	r2, #0
 8004e64:	601a      	str	r2, [r3, #0]
 8004e66:	605a      	str	r2, [r3, #4]
 8004e68:	609a      	str	r2, [r3, #8]
 8004e6a:	60da      	str	r2, [r3, #12]
    if(usrconfig->invert_motor_dir) {
 8004e6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d01e      	beq.n	8004eb2 <main_comm_response+0x90>
        pos_vel.pos = float_swap_endian(-encoder->pos);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8004e7a:	edd3 7a00 	vldr	s15, [r3]
 8004e7e:	eef1 7a67 	vneg.f32	s15, s15
 8004e82:	eeb0 0a67 	vmov.f32	s0, s15
 8004e86:	f003 fe18 	bl	8008aba <float_swap_endian>
 8004e8a:	eef0 7a40 	vmov.f32	s15, s0
 8004e8e:	edc7 7a05 	vstr	s15, [r7, #20]
        pos_vel.vel = float_swap_endian(-encoder->vel);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004e98:	edd3 7a00 	vldr	s15, [r3]
 8004e9c:	eef1 7a67 	vneg.f32	s15, s15
 8004ea0:	eeb0 0a67 	vmov.f32	s0, s15
 8004ea4:	f003 fe09 	bl	8008aba <float_swap_endian>
 8004ea8:	eef0 7a40 	vmov.f32	s15, s0
 8004eac:	edc7 7a06 	vstr	s15, [r7, #24]
 8004eb0:	e019      	b.n	8004ee6 <main_comm_response+0xc4>
    }
    else {
        pos_vel.pos = float_swap_endian(encoder->pos);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8004eb8:	edd3 7a00 	vldr	s15, [r3]
 8004ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8004ec0:	f003 fdfb 	bl	8008aba <float_swap_endian>
 8004ec4:	eef0 7a40 	vmov.f32	s15, s0
 8004ec8:	edc7 7a05 	vstr	s15, [r7, #20]
        pos_vel.vel = float_swap_endian(encoder->vel);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8004ed2:	edd3 7a00 	vldr	s15, [r3]
 8004ed6:	eeb0 0a67 	vmov.f32	s0, s15
 8004eda:	f003 fdee 	bl	8008aba <float_swap_endian>
 8004ede:	eef0 7a40 	vmov.f32	s15, s0
 8004ee2:	edc7 7a06 	vstr	s15, [r7, #24]
    }
    pos_vel.status_code = SWAP_32(task->statusword_new.status.status_code);
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	691b      	ldr	r3, [r3, #16]
 8004eea:	061a      	lsls	r2, r3, #24
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	021b      	lsls	r3, r3, #8
 8004ef2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	0a1b      	lsrs	r3, r3, #8
 8004efe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004f02:	431a      	orrs	r2, r3
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	0e1b      	lsrs	r3, r3, #24
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	61fb      	str	r3, [r7, #28]
    pos_vel.error_code = SWAP_32(task->statusword_new.errors.errors_code);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	695b      	ldr	r3, [r3, #20]
 8004f12:	061a      	lsls	r2, r3, #24
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	695b      	ldr	r3, [r3, #20]
 8004f24:	0a1b      	lsrs	r3, r3, #8
 8004f26:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8004f2a:	431a      	orrs	r2, r3
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	0e1b      	lsrs	r3, r3, #24
 8004f32:	4313      	orrs	r3, r2
 8004f34:	623b      	str	r3, [r7, #32]
    handle.data_len = sizeof(MAIN_COMM_RESPON_t);
 8004f36:	2310      	movs	r3, #16
 8004f38:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    memcpy(data_buff,&handle,sizeof(MAIN_COMM_HANDLE_t));
 8004f3c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f40:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8004f44:	6812      	ldr	r2, [r2, #0]
 8004f46:	4611      	mov	r1, r2
 8004f48:	8019      	strh	r1, [r3, #0]
 8004f4a:	3302      	adds	r3, #2
 8004f4c:	0c12      	lsrs	r2, r2, #16
 8004f4e:	701a      	strb	r2, [r3, #0]
    memcpy(data_buff + sizeof(MAIN_COMM_HANDLE_t),&pos_vel,handle.data_len);
 8004f50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f54:	3303      	adds	r3, #3
 8004f56:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8004f5a:	f107 0114 	add.w	r1, r7, #20
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f00c fb38 	bl	80115d4 <memcpy>
    crc.crc_16 = ModbusCRC16_Table(data_buff,sizeof(MAIN_COMM_HANDLE_t) + handle.data_len);
 8004f64:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f68:	3303      	adds	r3, #3
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f70:	4611      	mov	r1, r2
 8004f72:	4618      	mov	r0, r3
 8004f74:	f003 fd4e 	bl	8008a14 <ModbusCRC16_Table>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	84bb      	strh	r3, [r7, #36]	@ 0x24
    memcpy(data_buff + sizeof(MAIN_COMM_HANDLE_t) + handle.data_len,&crc.crc_16,sizeof(MAIN_COMM_CRC_t));
 8004f7c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f80:	3303      	adds	r3, #3
 8004f82:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8004f86:	4413      	add	r3, r2
 8004f88:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f8a:	801a      	strh	r2, [r3, #0]
    main_comm_send(comm,data_buff,handle.data_len + sizeof(MAIN_COMM_CRC_t) + sizeof(MAIN_COMM_HANDLE_t));
 8004f8c:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 8004f90:	3305      	adds	r3, #5
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f98:	4619      	mov	r1, r3
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f7ff ff00 	bl	8004da0 <main_comm_send>
    return 0;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3760      	adds	r7, #96	@ 0x60
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <main_comm_check_handle>:

int main_comm_check_handle(uint8_t *data , uint16_t len) 
{
 8004faa:	b480      	push	{r7}
 8004fac:	b085      	sub	sp, #20
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	460b      	mov	r3, r1
 8004fb4:	807b      	strh	r3, [r7, #2]
    uint16_t temp_data = data[0] << 8 | data[1];
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	781b      	ldrb	r3, [r3, #0]
 8004fba:	b21b      	sxth	r3, r3
 8004fbc:	021b      	lsls	r3, r3, #8
 8004fbe:	b21a      	sxth	r2, r3
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	b21b      	sxth	r3, r3
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	b21b      	sxth	r3, r3
 8004fcc:	81fb      	strh	r3, [r7, #14]
    if(temp_data == MAIN_COMM_POS_SPEED_TIME || temp_data == MAIN_COMM_POS || temp_data == MAIN_COMM_SPEED || temp_data == MAIN_COMM_CLEAR_ERROR)  {
 8004fce:	89fb      	ldrh	r3, [r7, #14]
 8004fd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fd4:	d00e      	beq.n	8004ff4 <main_comm_check_handle+0x4a>
 8004fd6:	89fb      	ldrh	r3, [r7, #14]
 8004fd8:	f244 0201 	movw	r2, #16385	@ 0x4001
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d009      	beq.n	8004ff4 <main_comm_check_handle+0x4a>
 8004fe0:	89fb      	ldrh	r3, [r7, #14]
 8004fe2:	f244 0202 	movw	r2, #16386	@ 0x4002
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	d004      	beq.n	8004ff4 <main_comm_check_handle+0x4a>
 8004fea:	89fb      	ldrh	r3, [r7, #14]
 8004fec:	f244 0203 	movw	r2, #16387	@ 0x4003
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d10a      	bne.n	800500a <main_comm_check_handle+0x60>
        if(len >= (sizeof(MAIN_COMM_HANDLE_t) + data[2] + sizeof(MAIN_COMM_CRC_t))) {
 8004ff4:	887a      	ldrh	r2, [r7, #2]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	3302      	adds	r3, #2
 8004ffa:	781b      	ldrb	r3, [r3, #0]
 8004ffc:	3305      	adds	r3, #5
 8004ffe:	429a      	cmp	r2, r3
 8005000:	d301      	bcc.n	8005006 <main_comm_check_handle+0x5c>
            return RECE_DATA_PROCESS_SUCCESS;
 8005002:	2301      	movs	r3, #1
 8005004:	e002      	b.n	800500c <main_comm_check_handle+0x62>
        }
        else{
            return RECE_DATA_PROCESS_WAIT;
 8005006:	2302      	movs	r3, #2
 8005008:	e000      	b.n	800500c <main_comm_check_handle+0x62>
        }
    }
    
    return RECE_DATA_PROCESS_FAIL;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3714      	adds	r7, #20
 8005010:	46bd      	mov	sp, r7
 8005012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005016:	4770      	bx	lr

08005018 <main_comm_data_process>:

int main_comm_data_process(struct MAIN_COMM_s* main_comm , uint8_t* data , uint16_t len ,uint16_t *rece_pack_len , struct USR_CONFIG_s* usr_config , struct TASK_s* task , struct ENCODER_s* encoder)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b08a      	sub	sp, #40	@ 0x28
 800501c:	af02      	add	r7, sp, #8
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	4613      	mov	r3, r2
 8005026:	80fb      	strh	r3, [r7, #6]
    MAIN_COMM_HANDLE_t *handle;
    MAIN_COMM_DATA_t *main_comm_data;
    MAIN_COMM_CRC_t *rece_crc;
    uint16_t pack_data_length = 0;
 8005028:	2300      	movs	r3, #0
 800502a:	83fb      	strh	r3, [r7, #30]
    uint16_t crc = 0;
 800502c:	2300      	movs	r3, #0
 800502e:	83bb      	strh	r3, [r7, #28]

    handle = (MAIN_COMM_HANDLE_t *)data;
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	61bb      	str	r3, [r7, #24]
    pack_data_length = handle->data_len + sizeof(MAIN_COMM_HANDLE_t) + sizeof(MAIN_COMM_CRC_t);
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	789b      	ldrb	r3, [r3, #2]
 8005038:	3305      	adds	r3, #5
 800503a:	83fb      	strh	r3, [r7, #30]
    if(len < pack_data_length) {
 800503c:	88fa      	ldrh	r2, [r7, #6]
 800503e:	8bfb      	ldrh	r3, [r7, #30]
 8005040:	429a      	cmp	r2, r3
 8005042:	d201      	bcs.n	8005048 <main_comm_data_process+0x30>
        return RECE_DATA_PROCESS_WAIT;
 8005044:	2302      	movs	r3, #2
 8005046:	e0d7      	b.n	80051f8 <main_comm_data_process+0x1e0>
    }
    rece_crc = (MAIN_COMM_CRC_t *)(data + sizeof(MAIN_COMM_HANDLE_t) + handle->data_len);
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	789b      	ldrb	r3, [r3, #2]
 800504c:	3303      	adds	r3, #3
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	4413      	add	r3, r2
 8005052:	617b      	str	r3, [r7, #20]
    crc = ModbusCRC16_Table(data,sizeof(MAIN_COMM_HANDLE_t) + handle->data_len);
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	789b      	ldrb	r3, [r3, #2]
 8005058:	3303      	adds	r3, #3
 800505a:	b29b      	uxth	r3, r3
 800505c:	4619      	mov	r1, r3
 800505e:	68b8      	ldr	r0, [r7, #8]
 8005060:	f003 fcd8 	bl	8008a14 <ModbusCRC16_Table>
 8005064:	4603      	mov	r3, r0
 8005066:	83bb      	strh	r3, [r7, #28]

    if(crc != rece_crc->crc_16) {
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	881b      	ldrh	r3, [r3, #0]
 800506c:	b29b      	uxth	r3, r3
 800506e:	8bba      	ldrh	r2, [r7, #28]
 8005070:	429a      	cmp	r2, r3
 8005072:	d001      	beq.n	8005078 <main_comm_data_process+0x60>
        return RECE_DATA_PROCESS_FAIL;
 8005074:	2300      	movs	r3, #0
 8005076:	e0bf      	b.n	80051f8 <main_comm_data_process+0x1e0>
    }

    main_comm_data = (MAIN_COMM_DATA_t *)(data + sizeof(MAIN_COMM_HANDLE_t));
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	3303      	adds	r3, #3
 800507c:	613b      	str	r3, [r7, #16]
    handle->cw = SWAP_16(handle->cw);
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	881b      	ldrh	r3, [r3, #0]
 8005082:	b29b      	uxth	r3, r3
 8005084:	b21b      	sxth	r3, r3
 8005086:	021b      	lsls	r3, r3, #8
 8005088:	b21a      	sxth	r2, r3
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	881b      	ldrh	r3, [r3, #0]
 800508e:	b29b      	uxth	r3, r3
 8005090:	0a1b      	lsrs	r3, r3, #8
 8005092:	b29b      	uxth	r3, r3
 8005094:	b21b      	sxth	r3, r3
 8005096:	4313      	orrs	r3, r2
 8005098:	b21b      	sxth	r3, r3
 800509a:	b29a      	uxth	r2, r3
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	801a      	strh	r2, [r3, #0]
    switch(handle->cw) {
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	881b      	ldrh	r3, [r3, #0]
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80050aa:	2b03      	cmp	r3, #3
 80050ac:	f200 809f 	bhi.w	80051ee <main_comm_data_process+0x1d6>
 80050b0:	a201      	add	r2, pc, #4	@ (adr r2, 80050b8 <main_comm_data_process+0xa0>)
 80050b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b6:	bf00      	nop
 80050b8:	080050c9 	.word	0x080050c9
 80050bc:	08005135 	.word	0x08005135
 80050c0:	08005175 	.word	0x08005175
 80050c4:	080051b5 	.word	0x080051b5
        case MAIN_COMM_POS_SPEED_TIME: {
            if(handle->data_len != 12) {
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	789b      	ldrb	r3, [r3, #2]
 80050cc:	2b0c      	cmp	r3, #12
 80050ce:	d001      	beq.n	80050d4 <main_comm_data_process+0xbc>
                return RECE_DATA_PROCESS_FAIL;
 80050d0:	2300      	movs	r3, #0
 80050d2:	e091      	b.n	80051f8 <main_comm_data_process+0x1e0>
            }
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	b299      	uxth	r1, r3
 80050da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050dc:	9300      	str	r3, [sp, #0]
 80050de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e2:	68f8      	ldr	r0, [r7, #12]
 80050e4:	f7ff fe9d 	bl	8004e22 <main_comm_response>
            main_comm->target_cw = CONTROL_MODE_POSITION_PROFILE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2203      	movs	r2, #3
 80050ec:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
            main_comm->target_pos = float_swap_endian(main_comm_data->pos);
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	ee00 3a10 	vmov	s0, r3
 80050f8:	f003 fcdf 	bl	8008aba <float_swap_endian>
 80050fc:	eef0 7a40 	vmov.f32	s15, s0
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	edc3 7a88 	vstr	s15, [r3, #544]	@ 0x220
            main_comm->target_vel = float_swap_endian(main_comm_data->vel);
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	685b      	ldr	r3, [r3, #4]
 800510a:	ee00 3a10 	vmov	s0, r3
 800510e:	f003 fcd4 	bl	8008aba <float_swap_endian>
 8005112:	eef0 7a40 	vmov.f32	s15, s0
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
            main_comm->control_time = float_swap_endian(main_comm_data->time);
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	ee00 3a10 	vmov	s0, r3
 8005124:	f003 fcc9 	bl	8008aba <float_swap_endian>
 8005128:	eef0 7a40 	vmov.f32	s15, s0
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	edc3 7a8a 	vstr	s15, [r3, #552]	@ 0x228
            
            break;
 8005132:	e05d      	b.n	80051f0 <main_comm_data_process+0x1d8>
        }
        case MAIN_COMM_POS: {
            if(handle->data_len != 4) {
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	789b      	ldrb	r3, [r3, #2]
 8005138:	2b04      	cmp	r3, #4
 800513a:	d001      	beq.n	8005140 <main_comm_data_process+0x128>
                return RECE_DATA_PROCESS_FAIL;
 800513c:	2300      	movs	r3, #0
 800513e:	e05b      	b.n	80051f8 <main_comm_data_process+0x1e0>
            }
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	881b      	ldrh	r3, [r3, #0]
 8005144:	b299      	uxth	r1, r3
 8005146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005148:	9300      	str	r3, [sp, #0]
 800514a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800514c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f7ff fe67 	bl	8004e22 <main_comm_response>
            main_comm->target_cw = CONTROL_MODE_POSITION_FILTER;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2202      	movs	r2, #2
 8005158:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
            main_comm->target_pos = float_swap_endian(main_comm_data->pos);
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	ee00 3a10 	vmov	s0, r3
 8005164:	f003 fca9 	bl	8008aba <float_swap_endian>
 8005168:	eef0 7a40 	vmov.f32	s15, s0
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	edc3 7a88 	vstr	s15, [r3, #544]	@ 0x220
            break;
 8005172:	e03d      	b.n	80051f0 <main_comm_data_process+0x1d8>
        }
        case MAIN_COMM_SPEED: {
            if(handle->data_len != 4) {
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	789b      	ldrb	r3, [r3, #2]
 8005178:	2b04      	cmp	r3, #4
 800517a:	d001      	beq.n	8005180 <main_comm_data_process+0x168>
                return RECE_DATA_PROCESS_FAIL;
 800517c:	2300      	movs	r3, #0
 800517e:	e03b      	b.n	80051f8 <main_comm_data_process+0x1e0>
            }
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 8005180:	69bb      	ldr	r3, [r7, #24]
 8005182:	881b      	ldrh	r3, [r3, #0]
 8005184:	b299      	uxth	r1, r3
 8005186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800518c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800518e:	68f8      	ldr	r0, [r7, #12]
 8005190:	f7ff fe47 	bl	8004e22 <main_comm_response>
            main_comm->target_cw = CONTROL_MODE_VELOCITY_RAMP;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2201      	movs	r2, #1
 8005198:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
            main_comm->target_vel = float_swap_endian(main_comm_data->pos);
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	ee00 3a10 	vmov	s0, r3
 80051a4:	f003 fc89 	bl	8008aba <float_swap_endian>
 80051a8:	eef0 7a40 	vmov.f32	s15, s0
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	edc3 7a89 	vstr	s15, [r3, #548]	@ 0x224
            break;
 80051b2:	e01d      	b.n	80051f0 <main_comm_data_process+0x1d8>
        }
        case MAIN_COMM_CLEAR_ERROR: {
            main_comm_response(main_comm,handle->cw,encoder,task,usr_config);
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	881b      	ldrh	r3, [r3, #0]
 80051b8:	b299      	uxth	r1, r3
 80051ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f7ff fe2d 	bl	8004e22 <main_comm_response>
            main_comm->error_clear_flg = true;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 222e 	strb.w	r2, [r3, #558]	@ 0x22e
            main_comm->target_vel = encoder->vel;
 80051d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d2:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
            main_comm->target_pos = encoder->pos;
 80051de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e0:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
            break;
 80051ec:	e000      	b.n	80051f0 <main_comm_data_process+0x1d8>
        }
        default:
        break;   
 80051ee:	bf00      	nop
    }
    *rece_pack_len = pack_data_length;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	8bfa      	ldrh	r2, [r7, #30]
 80051f4:	801a      	strh	r2, [r3, #0]
    return RECE_DATA_PROCESS_SUCCESS;
 80051f6:	2301      	movs	r3, #1
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	3720      	adds	r7, #32
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <main_comm_rece>:

int main_comm_rece(struct MAIN_COMM_s* main_comm,struct USR_CONFIG_s* usr_config , struct TASK_s* task,struct ENCODER_s* encoder)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b08c      	sub	sp, #48	@ 0x30
 8005204:	af04      	add	r7, sp, #16
 8005206:	60f8      	str	r0, [r7, #12]
 8005208:	60b9      	str	r1, [r7, #8]
 800520a:	607a      	str	r2, [r7, #4]
 800520c:	603b      	str	r3, [r7, #0]
    int result = 0;
 800520e:	2300      	movs	r3, #0
 8005210:	617b      	str	r3, [r7, #20]
    int rece_start_idx = 0;
 8005212:	2300      	movs	r3, #0
 8005214:	61fb      	str	r3, [r7, #28]
    int rece_idx = 0;
 8005216:	2300      	movs	r3, #0
 8005218:	61bb      	str	r3, [r7, #24]
    uint16_t rece_pack_len = 0;
 800521a:	2300      	movs	r3, #0
 800521c:	827b      	strh	r3, [r7, #18]
    main_comm->cur_analysis_len = main_comm->cur_rece_len;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    if(main_comm->cur_analysis_len <= 0) {
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005230:	2b00      	cmp	r3, #0
 8005232:	d159      	bne.n	80052e8 <main_comm_rece+0xe8>
        return 0;
 8005234:	2300      	movs	r3, #0
 8005236:	e079      	b.n	800532c <main_comm_rece+0x12c>
    }
    while(main_comm->cur_analysis_len > 1) {
        result = main_comm_check_handle(&main_comm->rcve_buf[rece_idx],main_comm->cur_analysis_len);
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	69bb      	ldr	r3, [r7, #24]
 800523c:	4413      	add	r3, r2
 800523e:	1d1a      	adds	r2, r3, #4
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005246:	b29b      	uxth	r3, r3
 8005248:	4619      	mov	r1, r3
 800524a:	4610      	mov	r0, r2
 800524c:	f7ff fead 	bl	8004faa <main_comm_check_handle>
 8005250:	6178      	str	r0, [r7, #20]
        if(result == RECE_DATA_PROCESS_WAIT) {
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2b02      	cmp	r3, #2
 8005256:	d102      	bne.n	800525e <main_comm_rece+0x5e>
            rece_start_idx = rece_idx;
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	61fb      	str	r3, [r7, #28]
            break;
 800525c:	e049      	b.n	80052f2 <main_comm_rece+0xf2>
        }
        else if(result == RECE_DATA_PROCESS_FAIL) {
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d10a      	bne.n	800527a <main_comm_rece+0x7a>
            main_comm->cur_analysis_len -= 1;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800526a:	1e5a      	subs	r2, r3, #1
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            rece_idx += 1;
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	3301      	adds	r3, #1
 8005276:	61bb      	str	r3, [r7, #24]
            continue;
 8005278:	e036      	b.n	80052e8 <main_comm_rece+0xe8>
        }
        result = main_comm_data_process(main_comm,&main_comm->rcve_buf[rece_idx],main_comm->cur_analysis_len,&rece_pack_len , usr_config,task,encoder);
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	4413      	add	r3, r2
 8005280:	1d19      	adds	r1, r3, #4
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8005288:	b29a      	uxth	r2, r3
 800528a:	f107 0012 	add.w	r0, r7, #18
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	9302      	str	r3, [sp, #8]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	9301      	str	r3, [sp, #4]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	9300      	str	r3, [sp, #0]
 800529a:	4603      	mov	r3, r0
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f7ff febb 	bl	8005018 <main_comm_data_process>
 80052a2:	6178      	str	r0, [r7, #20]

        if(result == RECE_DATA_PROCESS_SUCCESS) {
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d10d      	bne.n	80052c6 <main_comm_rece+0xc6>
            rece_idx += rece_pack_len;
 80052aa:	8a7b      	ldrh	r3, [r7, #18]
 80052ac:	461a      	mov	r2, r3
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	4413      	add	r3, r2
 80052b2:	61bb      	str	r3, [r7, #24]
            main_comm->cur_analysis_len -= rece_pack_len;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80052ba:	8a7a      	ldrh	r2, [r7, #18]
 80052bc:	1a9a      	subs	r2, r3, r2
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 80052c4:	e010      	b.n	80052e8 <main_comm_rece+0xe8>
        }
        else if(result == RECE_DATA_PROCESS_WAIT) {
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2b02      	cmp	r3, #2
 80052ca:	d102      	bne.n	80052d2 <main_comm_rece+0xd2>
            rece_start_idx = rece_idx;
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	61fb      	str	r3, [r7, #28]
            break;
 80052d0:	e00f      	b.n	80052f2 <main_comm_rece+0xf2>
        }
        else {
            rece_idx += 1;
 80052d2:	69bb      	ldr	r3, [r7, #24]
 80052d4:	3301      	adds	r3, #1
 80052d6:	61bb      	str	r3, [r7, #24]
            main_comm->cur_analysis_len -= 1;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80052de:	1e5a      	subs	r2, r3, #1
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
            continue;
 80052e6:	bf00      	nop
    while(main_comm->cur_analysis_len > 1) {
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d8a2      	bhi.n	8005238 <main_comm_rece+0x38>
        }
    }
    if(main_comm->cur_analysis_len > 0){
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d012      	beq.n	8005322 <main_comm_rece+0x122>
        memcpy(main_comm->rcve_buf,main_comm->rcve_buf+rece_start_idx,main_comm->cur_analysis_len);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	1d18      	adds	r0, r3, #4
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	1d1a      	adds	r2, r3, #4
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	18d1      	adds	r1, r2, r3
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800530e:	461a      	mov	r2, r3
 8005310:	f00c f960 	bl	80115d4 <memcpy>
        main_comm->cur_rece_len = main_comm->cur_analysis_len;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
 8005320:	e003      	b.n	800532a <main_comm_rece+0x12a>
    }
    else{
        main_comm->cur_rece_len = 0;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2200      	movs	r2, #0
 8005326:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    }
    return 0;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3720      	adds	r7, #32
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <main_comm_data_deal>:

int main_comm_data_deal(struct MAIN_COMM_s* main_comm,struct USR_CONFIG_s* usr_config , struct TASK_s* task,struct CONTROLLER_s* controller,struct ENABLE_s *enable)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b084      	sub	sp, #16
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
 8005340:	603b      	str	r3, [r7, #0]
    // if(main_comm->rece_delay_time >= 1000) {
    //     task->statecmd = IDLE;
    //     task->set_state(task,enable,usr_config);
    //     return 0;
    // }
    if(task->statusword_new.errors.errors_code == 0) {
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	695b      	ldr	r3, [r3, #20]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d16f      	bne.n	800542a <main_comm_data_deal+0xf6>
        if(task->fsm.state == IDLE && usr_config->calib_valid == false) {
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005350:	b2db      	uxtb	r3, r3
 8005352:	2b01      	cmp	r3, #1
 8005354:	d10e      	bne.n	8005374 <main_comm_data_deal+0x40>
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d109      	bne.n	8005374 <main_comm_data_deal+0x40>
            task->statecmd = CALIBRATION;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2203      	movs	r2, #3
 8005364:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	69b9      	ldr	r1, [r7, #24]
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	4798      	blx	r3
 8005372:	e072      	b.n	800545a <main_comm_data_deal+0x126>
        }
        else if(task->fsm.state == IDLE && usr_config->calib_valid == true && usr_config->zero_calib_valid == false) {
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3020 	ldrb.w	r3, [r3, #32]
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b01      	cmp	r3, #1
 800537e:	d113      	bne.n	80053a8 <main_comm_data_deal+0x74>
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005386:	2b01      	cmp	r3, #1
 8005388:	d10e      	bne.n	80053a8 <main_comm_data_deal+0x74>
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005390:	2b00      	cmp	r3, #0
 8005392:	d109      	bne.n	80053a8 <main_comm_data_deal+0x74>
            task->statecmd = ZERO_CAILBRATION;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2204      	movs	r2, #4
 8005398:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800539e:	68ba      	ldr	r2, [r7, #8]
 80053a0:	69b9      	ldr	r1, [r7, #24]
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	4798      	blx	r3
 80053a6:	e058      	b.n	800545a <main_comm_data_deal+0x126>
        }
        else if(task->fsm.state == IDLE && usr_config->calib_valid == true && usr_config->zero_calib_valid == true) {
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b01      	cmp	r3, #1
 80053b2:	d119      	bne.n	80053e8 <main_comm_data_deal+0xb4>
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d114      	bne.n	80053e8 <main_comm_data_deal+0xb4>
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d10f      	bne.n	80053e8 <main_comm_data_deal+0xb4>
            usr_config->control_mode = main_comm->target_cw;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f8b3 321c 	ldrh.w	r3, [r3, #540]	@ 0x21c
 80053ce:	461a      	mov	r2, r3
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	631a      	str	r2, [r3, #48]	@ 0x30
            task->statecmd = RUN;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053de:	68ba      	ldr	r2, [r7, #8]
 80053e0:	69b9      	ldr	r1, [r7, #24]
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	4798      	blx	r3
 80053e6:	e038      	b.n	800545a <main_comm_data_deal+0x126>
        }
        else if(task->fsm.state == RUN && usr_config->calib_valid == true && usr_config->zero_calib_valid == true && usr_config->control_mode != main_comm->target_cw) {
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d132      	bne.n	800545a <main_comm_data_deal+0x126>
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d12d      	bne.n	800545a <main_comm_data_deal+0x126>
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005404:	2b01      	cmp	r3, #1
 8005406:	d128      	bne.n	800545a <main_comm_data_deal+0x126>
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	f8b2 221c 	ldrh.w	r2, [r2, #540]	@ 0x21c
 8005412:	4293      	cmp	r3, r2
 8005414:	d021      	beq.n	800545a <main_comm_data_deal+0x126>
            task->statecmd = IDLE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2201      	movs	r2, #1
 800541a:	73da      	strb	r2, [r3, #15]
            task->set_state(task,enable,usr_config);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	69b9      	ldr	r1, [r7, #24]
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	4798      	blx	r3
 8005428:	e017      	b.n	800545a <main_comm_data_deal+0x126>
        }
    }
    else {
        if(main_comm->error_clear_flg && task->fsm.state == IDLE) {
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f893 322e 	ldrb.w	r3, [r3, #558]	@ 0x22e
 8005430:	2b00      	cmp	r3, #0
 8005432:	d012      	beq.n	800545a <main_comm_data_deal+0x126>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f893 3020 	ldrb.w	r3, [r3, #32]
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b01      	cmp	r3, #1
 800543e:	d10c      	bne.n	800545a <main_comm_data_deal+0x126>
            task->statecmd = ERRORCLEAR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2206      	movs	r2, #6
 8005444:	73da      	strb	r2, [r3, #15]
            main_comm->error_clear_flg = false;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 222e 	strb.w	r2, [r3, #558]	@ 0x22e
            task->set_state(task,enable,usr_config);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005452:	68ba      	ldr	r2, [r7, #8]
 8005454:	69b9      	ldr	r1, [r7, #24]
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	4798      	blx	r3
        }
    }
    
    if(task->fsm.state == RUN) {
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005460:	b2db      	uxtb	r3, r3
 8005462:	2b02      	cmp	r3, #2
 8005464:	f040 80fc 	bne.w	8005660 <main_comm_data_deal+0x32c>
        if(usr_config->invert_motor_dir) {
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	f000 8088 	beq.w	8005582 <main_comm_data_deal+0x24e>
            controller->input_position_buffer = -main_comm->target_pos;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 8005478:	eef1 7a67 	vneg.f32	s15, s15
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	edc3 7a04 	vstr	s15, [r3, #16]
            controller->input_position_buffer = CLAMP(controller->input_position_buffer,-usr_config->position_limit,0);
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	ed93 7a04 	vldr	s14, [r3, #16]
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800548e:	eef1 7a67 	vneg.f32	s15, s15
 8005492:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005496:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800549a:	dd0b      	ble.n	80054b4 <main_comm_data_deal+0x180>
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	edd3 7a04 	vldr	s15, [r3, #16]
 80054a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054aa:	bfcc      	ite	gt
 80054ac:	2301      	movgt	r3, #1
 80054ae:	2300      	movle	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	e00a      	b.n	80054ca <main_comm_data_deal+0x196>
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80054ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80054be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054c2:	bf4c      	ite	mi
 80054c4:	2301      	movmi	r3, #1
 80054c6:	2300      	movpl	r3, #0
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d002      	beq.n	80054d4 <main_comm_data_deal+0x1a0>
 80054ce:	eddf 7a67 	vldr	s15, [pc, #412]	@ 800566c <main_comm_data_deal+0x338>
 80054d2:	e015      	b.n	8005500 <main_comm_data_deal+0x1cc>
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	ed93 7a04 	vldr	s14, [r3, #16]
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80054e0:	eef1 7a67 	vneg.f32	s15, s15
 80054e4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ec:	dd03      	ble.n	80054f6 <main_comm_data_deal+0x1c2>
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	edd3 7a04 	vldr	s15, [r3, #16]
 80054f4:	e004      	b.n	8005500 <main_comm_data_deal+0x1cc>
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80054fc:	eef1 7a67 	vneg.f32	s15, s15
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	edc3 7a04 	vstr	s15, [r3, #16]
            controller->input_velocity_buffer = -CLAMP(main_comm->target_vel,-usr_config->velocity_limit,usr_config->velocity_limit);
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	ed93 7a08 	vldr	s14, [r3, #32]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	edd3 7a08 	vldr	s15, [r3, #32]
 8005518:	eef1 7a67 	vneg.f32	s15, s15
 800551c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005524:	dd03      	ble.n	800552e <main_comm_data_deal+0x1fa>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 800552c:	e004      	b.n	8005538 <main_comm_data_deal+0x204>
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	edd3 7a08 	vldr	s15, [r3, #32]
 8005534:	eef1 7a67 	vneg.f32	s15, s15
 8005538:	eef4 7ac7 	vcmpe.f32	s15, s14
 800553c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005540:	dd05      	ble.n	800554e <main_comm_data_deal+0x21a>
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	edd3 7a08 	vldr	s15, [r3, #32]
 8005548:	eef1 7a67 	vneg.f32	s15, s15
 800554c:	e015      	b.n	800557a <main_comm_data_deal+0x246>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	edd3 7a08 	vldr	s15, [r3, #32]
 800555a:	eef1 7a67 	vneg.f32	s15, s15
 800555e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005566:	dd05      	ble.n	8005574 <main_comm_data_deal+0x240>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 800556e:	eef1 7a67 	vneg.f32	s15, s15
 8005572:	e002      	b.n	800557a <main_comm_data_deal+0x246>
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	edd3 7a08 	vldr	s15, [r3, #32]
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	edc3 7a05 	vstr	s15, [r3, #20]
 8005580:	e063      	b.n	800564a <main_comm_data_deal+0x316>
        }
        else {
            controller->input_position_buffer = CLAMP(main_comm->target_pos,0,usr_config->position_limit);
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 800558e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005596:	dd03      	ble.n	80055a0 <main_comm_data_deal+0x26c>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 800559e:	e001      	b.n	80055a4 <main_comm_data_deal+0x270>
 80055a0:	eddf 7a32 	vldr	s15, [pc, #200]	@ 800566c <main_comm_data_deal+0x338>
 80055a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ac:	dd02      	ble.n	80055b4 <main_comm_data_deal+0x280>
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055b2:	e00d      	b.n	80055d0 <main_comm_data_deal+0x29c>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	edd3 7a88 	vldr	s15, [r3, #544]	@ 0x220
 80055ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80055be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c2:	dd03      	ble.n	80055cc <main_comm_data_deal+0x298>
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80055ca:	e001      	b.n	80055d0 <main_comm_data_deal+0x29c>
 80055cc:	f04f 0300 	mov.w	r3, #0
 80055d0:	683a      	ldr	r2, [r7, #0]
 80055d2:	6113      	str	r3, [r2, #16]
            controller->input_velocity_buffer = CLAMP(main_comm->target_vel,-usr_config->velocity_limit,usr_config->velocity_limit);
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	ed93 7a08 	vldr	s14, [r3, #32]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	edd3 6a89 	vldr	s13, [r3, #548]	@ 0x224
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	edd3 7a08 	vldr	s15, [r3, #32]
 80055e6:	eef1 7a67 	vneg.f32	s15, s15
 80055ea:	eef4 6ae7 	vcmpe.f32	s13, s15
 80055ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055f2:	dd03      	ble.n	80055fc <main_comm_data_deal+0x2c8>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 80055fa:	e004      	b.n	8005606 <main_comm_data_deal+0x2d2>
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	edd3 7a08 	vldr	s15, [r3, #32]
 8005602:	eef1 7a67 	vneg.f32	s15, s15
 8005606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800560a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800560e:	dd03      	ble.n	8005618 <main_comm_data_deal+0x2e4>
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	edd3 7a08 	vldr	s15, [r3, #32]
 8005616:	e015      	b.n	8005644 <main_comm_data_deal+0x310>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	ed93 7a89 	vldr	s14, [r3, #548]	@ 0x224
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	edd3 7a08 	vldr	s15, [r3, #32]
 8005624:	eef1 7a67 	vneg.f32	s15, s15
 8005628:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800562c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005630:	dd03      	ble.n	800563a <main_comm_data_deal+0x306>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	edd3 7a89 	vldr	s15, [r3, #548]	@ 0x224
 8005638:	e004      	b.n	8005644 <main_comm_data_deal+0x310>
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	edd3 7a08 	vldr	s15, [r3, #32]
 8005640:	eef1 7a67 	vneg.f32	s15, s15
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	edc3 7a05 	vstr	s15, [r3, #20]
        }
        // controller->input_position_buffer = main_comm->target_pos;
        // controller->input_velocity_buffer = main_comm->target_vel;
        controller->input_time_buffer = main_comm->control_time;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f8d3 2228 	ldr.w	r2, [r3, #552]	@ 0x228
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	61da      	str	r2, [r3, #28]
        controller->sync_callback(controller,usr_config,task);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	68b9      	ldr	r1, [r7, #8]
 800565c:	6838      	ldr	r0, [r7, #0]
 800565e:	4798      	blx	r3
    }
    return 0;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	00000000 	.word	0x00000000

08005670 <main_communication_tx_cp>:




void main_communication_tx_cp(struct MAIN_COMM_s *comm)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
    comm->tc_flg = true;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    int diff_len = comm->need_send_len - comm->cur_send_len;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	60fb      	str	r3, [r7, #12]
    if(diff_len > 0) {
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	dd17      	ble.n	80056c6 <main_communication_tx_cp+0x56>
        memcpy(comm->send_buf, &comm->send_buf[comm->cur_send_len], diff_len);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f503 7082 	add.w	r0, r3, #260	@ 0x104
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f8d3 3208 	ldr.w	r3, [r3, #520]	@ 0x208
 80056a2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80056a6:	687a      	ldr	r2, [r7, #4]
 80056a8:	4413      	add	r3, r2
 80056aa:	3304      	adds	r3, #4
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	4619      	mov	r1, r3
 80056b0:	f00b ff90 	bl	80115d4 <memcpy>
        comm->need_send_len = diff_len;
 80056b4:	68fa      	ldr	r2, [r7, #12]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
        comm->cur_send_len = 0;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    }
    else {
        comm->need_send_len = 0;
    }
}
 80056c4:	e003      	b.n	80056ce <main_communication_tx_cp+0x5e>
        comm->need_send_len = 0;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
}
 80056ce:	bf00      	nop
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <main_communication_rx_idle>:

void main_communication_rx_idle(struct MAIN_COMM_s *comm)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b084      	sub	sp, #16
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
    if(__HAL_UART_GET_FLAG(comm->usart,UART_FLAG_IDLE)) {
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	69db      	ldr	r3, [r3, #28]
 80056e6:	f003 0310 	and.w	r3, r3, #16
 80056ea:	2b10      	cmp	r3, #16
 80056ec:	d152      	bne.n	8005794 <main_communication_rx_idle+0xbe>
        __HAL_UART_CLEAR_IDLEFLAG(comm->usart);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2210      	movs	r2, #16
 80056f6:	621a      	str	r2, [r3, #32]
        uint16_t cnt = MAIN_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(comm->usart->hdmarx) - comm->rx_idx;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	b29a      	uxth	r2, r3
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800570a:	b29b      	uxth	r3, r3
 800570c:	4413      	add	r3, r2
 800570e:	b29b      	uxth	r3, r3
 8005710:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005714:	81fb      	strh	r3, [r7, #14]
        if(cnt > ENC_RECE_BUFF_SIZE) {
 8005716:	89fb      	ldrh	r3, [r7, #14]
 8005718:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800571c:	d908      	bls.n	8005730 <main_communication_rx_idle+0x5a>
            comm->cur_rece_len = 0;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            comm->rx_idx = 0;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            return;
 800572e:	e031      	b.n	8005794 <main_communication_rx_idle+0xbe>
        }
        uint16_t all_len = cnt + comm->cur_rece_len;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005736:	b29a      	uxth	r2, r3
 8005738:	89fb      	ldrh	r3, [r7, #14]
 800573a:	4413      	add	r3, r2
 800573c:	81bb      	strh	r3, [r7, #12]
        if(all_len <= MAIN_RECE_BUFF_SIZE) {
 800573e:	89bb      	ldrh	r3, [r7, #12]
 8005740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005744:	d826      	bhi.n	8005794 <main_communication_rx_idle+0xbe>
            memcpy(&comm->rcve_buf[comm->cur_rece_len],&comm->usart->pRxBuffPtr[comm->rx_idx],cnt);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	4413      	add	r3, r2
 8005750:	1d18      	adds	r0, r3, #4
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800575e:	4413      	add	r3, r2
 8005760:	89fa      	ldrh	r2, [r7, #14]
 8005762:	4619      	mov	r1, r3
 8005764:	f00b ff36 	bl	80115d4 <memcpy>
            comm->cur_rece_len = all_len;
 8005768:	89ba      	ldrh	r2, [r7, #12]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
            comm->rx_idx = MAIN_RECE_BUFF_SIZE - __HAL_DMA_GET_COUNTER(comm->usart->hdmarx);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f5c3 7280 	rsb	r2, r3, #256	@ 0x100
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
            comm->rx_flg = true;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2201      	movs	r2, #1
 8005788:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
            comm->rece_delay_time = 0;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
        }
        else {
            //to do 
        }
    }
}
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <main_communication_rx_half>:

void main_communication_rx_half(struct MAIN_COMM_s *comm)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b084      	sub	sp, #16
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
    uint16_t cnt = MAIN_HALF_RECE_BUFF_SIZE - comm->rx_idx;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80057ae:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + comm->cur_rece_len;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	89fb      	ldrh	r3, [r7, #14]
 80057ba:	4413      	add	r3, r2
 80057bc:	81bb      	strh	r3, [r7, #12]
    if(all_len <= MAIN_RECE_BUFF_SIZE){
 80057be:	89bb      	ldrh	r3, [r7, #12]
 80057c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057c4:	d820      	bhi.n	8005808 <main_communication_rx_half+0x6e>
        memcpy(&comm->rcve_buf[comm->cur_rece_len],&comm->usart->pRxBuffPtr[comm->rx_idx],cnt);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80057cc:	687a      	ldr	r2, [r7, #4]
 80057ce:	4413      	add	r3, r2
 80057d0:	1d18      	adds	r0, r3, #4
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80057de:	4413      	add	r3, r2
 80057e0:	89fa      	ldrh	r2, [r7, #14]
 80057e2:	4619      	mov	r1, r3
 80057e4:	f00b fef6 	bl	80115d4 <memcpy>
        comm->cur_rece_len = all_len;
 80057e8:	89ba      	ldrh	r2, [r7, #12]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        comm->rx_idx = 0;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        comm->rx_flg = true;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
        comm->rece_delay_time = 0;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    }
    else{
        //to do 
    }
}
 8005808:	bf00      	nop
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <main_communication_rx_cp>:

void main_communication_rx_cp(struct MAIN_COMM_s *comm)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
    uint16_t cnt = MAIN_RECE_BUFF_SIZE - comm->rx_idx;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800581e:	b29b      	uxth	r3, r3
 8005820:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005824:	81fb      	strh	r3, [r7, #14]
    uint16_t all_len = cnt + comm->cur_rece_len;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800582c:	b29a      	uxth	r2, r3
 800582e:	89fb      	ldrh	r3, [r7, #14]
 8005830:	4413      	add	r3, r2
 8005832:	81bb      	strh	r3, [r7, #12]
    if(all_len <= MAIN_RECE_BUFF_SIZE){
 8005834:	89bb      	ldrh	r3, [r7, #12]
 8005836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800583a:	d820      	bhi.n	800587e <main_communication_rx_cp+0x6e>
        memcpy(&comm->rcve_buf[comm->cur_rece_len],&comm->usart->pRxBuffPtr[comm->rx_idx],cnt);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	4413      	add	r3, r2
 8005846:	1d18      	adds	r0, r3, #4
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8005854:	4413      	add	r3, r2
 8005856:	89fa      	ldrh	r2, [r7, #14]
 8005858:	4619      	mov	r1, r3
 800585a:	f00b febb 	bl	80115d4 <memcpy>
        comm->cur_rece_len = all_len;
 800585e:	89ba      	ldrh	r2, [r7, #12]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
        comm->rx_idx = 0;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
        comm->rx_flg = true;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
        comm->rece_delay_time = 0;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    }
    else{
        //to do 
    }
}
 800587e:	bf00      	nop
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}

08005886 <main_communication_loop>:

void main_communication_loop(struct MAIN_COMM_s *comm , struct USR_CONFIG_s *config, struct TASK_s *task,struct ENCODER_s* encoder , struct CONTROLLER_s* controller,struct ENABLE_s *enable)
{
 8005886:	b580      	push	{r7, lr}
 8005888:	b086      	sub	sp, #24
 800588a:	af02      	add	r7, sp, #8
 800588c:	60f8      	str	r0, [r7, #12]
 800588e:	60b9      	str	r1, [r7, #8]
 8005890:	607a      	str	r2, [r7, #4]
 8005892:	603b      	str	r3, [r7, #0]
    comm->rece_delay_time++;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f8b3 322c 	ldrh.w	r3, [r3, #556]	@ 0x22c
 800589a:	3301      	adds	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    if(comm->rece_delay_time > 1000) {
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f8b3 322c 	ldrh.w	r3, [r3, #556]	@ 0x22c
 80058aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80058ae:	d904      	bls.n	80058ba <main_communication_loop+0x34>
        comm->rece_delay_time = 1000;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80058b6:	f8a3 222c 	strh.w	r2, [r3, #556]	@ 0x22c
    }
    main_comm_rece(comm,config,task,encoder);
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	68b9      	ldr	r1, [r7, #8]
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f7ff fc9d 	bl	8005200 <main_comm_rece>
    main_comm_data_deal(comm,config,task,controller,enable);
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	68b9      	ldr	r1, [r7, #8]
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f7ff fd2f 	bl	8005334 <main_comm_data_deal>
}
 80058d6:	bf00      	nop
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <main_communication_init>:
void main_communication_init(struct MAIN_COMM_s *comm)
{
 80058de:	b480      	push	{r7}
 80058e0:	b083      	sub	sp, #12
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
    comm->cur_send_len = 0;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    comm->tc_flg = false;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204
    comm->rx_flg = false;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2205 	strb.w	r2, [r3, #517]	@ 0x205
    comm->rx_idx = 0;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218
    comm->cur_send_len = 0;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
    comm->need_send_len = 0;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c
    comm->cur_rece_len = 0;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210
    comm->cur_analysis_len = 0;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    comm->target_cw = CONTROL_MODE_POSITION_FILTER;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2202      	movs	r2, #2
 800592a:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
    comm->target_pos = 0;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	f04f 0200 	mov.w	r2, #0
 8005934:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
    comm->target_vel = 0;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f04f 0200 	mov.w	r2, #0
 800593e:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
    comm->control_time = 0;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f04f 0200 	mov.w	r2, #0
 8005948:	f8c3 2228 	str.w	r2, [r3, #552]	@ 0x228

    comm->error_clear_flg = false;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 222e 	strb.w	r2, [r3, #558]	@ 0x22e

}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <open_loop_start>:
#include "open_loop.h"

void open_loop_start(struct OPEN_LOOP_s *open_loop ,struct FOC_s *foc, struct PWM_GEN_s *pwm_gen ,struct USR_CONFIG_s *usr_config)
{
 8005960:	b480      	push	{r7}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
 8005966:	60f8      	str	r0, [r7, #12]
 8005968:	60b9      	str	r1, [r7, #8]
 800596a:	607a      	str	r2, [r7, #4]
 800596c:	603b      	str	r3, [r7, #0]
    open_loop->voltage = usr_config->calib_voltage;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	601a      	str	r2, [r3, #0]
    usr_config->encoder_dir = 1;
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2201      	movs	r2, #1
 800597a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

}
 800597e:	bf00      	nop
 8005980:	3714      	adds	r7, #20
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr

0800598a <open_loop_end>:

void open_loop_end(struct OPEN_LOOP_s *open_loop , struct FOC_s *foc , struct PWM_GEN_s *pwm_gen)
{
 800598a:	b480      	push	{r7}
 800598c:	b085      	sub	sp, #20
 800598e:	af00      	add	r7, sp, #0
 8005990:	60f8      	str	r0, [r7, #12]
 8005992:	60b9      	str	r1, [r7, #8]
 8005994:	607a      	str	r2, [r7, #4]

}
 8005996:	bf00      	nop
 8005998:	3714      	adds	r7, #20
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr
	...

080059a4 <open_loop_loop>:

void open_loop_loop(struct MOTOR_s *motor)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
    motor->open_loop.phase_set += M_2PI * CURRENT_MEASURE_PERIOD * 16;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059b2:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 80059b6:	edd3 7a00 	vldr	s15, [r3]
 80059ba:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8005a5c <open_loop_loop+0xb8>
 80059be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059c8:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 80059cc:	edc3 7a00 	vstr	s15, [r3]
    if(motor->open_loop.phase_set >= M_2PI)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059d6:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 80059da:	edd3 7a00 	vldr	s15, [r3]
 80059de:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8005a60 <open_loop_loop+0xbc>
 80059e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059ea:	db11      	blt.n	8005a10 <open_loop_loop+0x6c>
    {
        motor->open_loop.phase_set -= M_2PI;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80059f2:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 80059f6:	edd3 7a00 	vldr	s15, [r3]
 80059fa:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8005a60 <open_loop_loop+0xbc>
 80059fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a08:	f203 533c 	addw	r3, r3, #1340	@ 0x53c
 8005a0c:	edc3 7a00 	vstr	s15, [r3]
    }

    motor->foc.voltage(&motor->foc,motor->open_loop.voltage,0,motor->open_loop.phase_set,&motor->pwm_gen);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005a16:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005a20:	3308      	adds	r3, #8
 8005a22:	6879      	ldr	r1, [r7, #4]
 8005a24:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8005a28:	f501 61a7 	add.w	r1, r1, #1336	@ 0x538
 8005a2c:	edd1 7a00 	vldr	s15, [r1]
 8005a30:	6879      	ldr	r1, [r7, #4]
 8005a32:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8005a36:	f201 513c 	addw	r1, r1, #1340	@ 0x53c
 8005a3a:	ed91 7a00 	vldr	s14, [r1]
 8005a3e:	6879      	ldr	r1, [r7, #4]
 8005a40:	312c      	adds	r1, #44	@ 0x2c
 8005a42:	eeb0 1a47 	vmov.f32	s2, s14
 8005a46:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8005a64 <open_loop_loop+0xc0>
 8005a4a:	eeb0 0a67 	vmov.f32	s0, s15
 8005a4e:	4618      	mov	r0, r3
 8005a50:	4790      	blx	r2
}
 8005a52:	bf00      	nop
 8005a54:	3708      	adds	r7, #8
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	3ba4b5be 	.word	0x3ba4b5be
 8005a60:	40c90fdb 	.word	0x40c90fdb
 8005a64:	00000000 	.word	0x00000000

08005a68 <read_vbus>:
#define SWAP_64(x) ((uint64_t)SWAP_32((x) >> 32) | \
                   ((uint64_t)SWAP_32((x) & 0xFFFFFFFF) << 32))



static inline float read_vbus(void) {
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0
    // return (float)(((uint16_t)ADC1->JDR3)) * VBUS_CONVERSION_FACTOR;
    return 24.0f;
 8005a6c:	4b04      	ldr	r3, [pc, #16]	@ (8005a80 <read_vbus+0x18>)
 8005a6e:	ee07 3a90 	vmov	s15, r3
} 
 8005a72:	eeb0 0a67 	vmov.f32	s0, s15
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr
 8005a7e:	bf00      	nop
 8005a80:	41c00000 	.word	0x41c00000

08005a84 <task_init>:
#include "task.h"


void task_init(struct TASK_s *task)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
    task->fsm.state = BOOT_UP;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 2020 	strb.w	r2, [r3, #32]
    task->fsm.state_next = BOOT_UP;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    task->fsm.state_next_ready = 0;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    task->statusword_new.status.status_code = 0;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	611a      	str	r2, [r3, #16]
    task->statusword_new.errors.errors_code = 0;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	615a      	str	r2, [r3, #20]
    task->statusword_old = task->statusword_new;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	3318      	adds	r3, #24
 8005ab6:	3210      	adds	r2, #16
 8005ab8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005abc:	e883 0003 	stmia.w	r3, {r0, r1}

}
 8005ac0:	bf00      	nop
 8005ac2:	370c      	adds	r7, #12
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aca:	4770      	bx	lr

08005acc <task_reset_error>:

void task_reset_error(struct TASK_s *task)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
    task->statusword_new.errors.errors_code &= 0;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	615a      	str	r2, [r3, #20]
    task->statusword_old.errors.errors_code &= 0;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	61da      	str	r2, [r3, #28]
}
 8005ae8:	bf00      	nop
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <task_set_state>:

int task_set_state(struct TASK_s *task,struct ENABLE_s *enable,struct USR_CONFIG_s *usrconfig)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b086      	sub	sp, #24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
    int ret = 0;
 8005b00:	2300      	movs	r3, #0
 8005b02:	617b      	str	r3, [r7, #20]

    if(task->fsm.state_next == task->statecmd && task->charge_boot_cat_delay != 0){
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	7bdb      	ldrb	r3, [r3, #15]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d105      	bne.n	8005b20 <task_set_state+0x2c>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	899b      	ldrh	r3, [r3, #12]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d001      	beq.n	8005b20 <task_set_state+0x2c>
        return ret;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	e0cd      	b.n	8005cbc <task_set_state+0x1c8>
    }

    switch (task->fsm.state){
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b26:	b2db      	uxtb	r3, r3
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d002      	beq.n	8005b32 <task_set_state+0x3e>
 8005b2c:	2b01      	cmp	r3, #1
 8005b2e:	d00d      	beq.n	8005b4c <task_set_state+0x58>
 8005b30:	e0af      	b.n	8005c92 <task_set_state+0x19e>
        case BOOT_UP:{
            if(task->statecmd == IDLE){
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	7bdb      	ldrb	r3, [r3, #15]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d104      	bne.n	8005b44 <task_set_state+0x50>
                task->fsm.state_next = IDLE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            }
            else{
                ret = -1;
            }
            break;
 8005b42:	e0b6      	b.n	8005cb2 <task_set_state+0x1be>
                ret = -1;
 8005b44:	f04f 33ff 	mov.w	r3, #4294967295
 8005b48:	617b      	str	r3, [r7, #20]
            break;
 8005b4a:	e0b2      	b.n	8005cb2 <task_set_state+0x1be>
        }
        case IDLE:{
            switch (task->statecmd){
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	7bdb      	ldrb	r3, [r3, #15]
 8005b50:	3b01      	subs	r3, #1
 8005b52:	2b05      	cmp	r3, #5
 8005b54:	f200 8098 	bhi.w	8005c88 <task_set_state+0x194>
 8005b58:	a201      	add	r2, pc, #4	@ (adr r2, 8005b60 <task_set_state+0x6c>)
 8005b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5e:	bf00      	nop
 8005b60:	08005b79 	.word	0x08005b79
 8005b64:	08005b89 	.word	0x08005b89
 8005b68:	08005bd7 	.word	0x08005bd7
 8005b6c:	08005c01 	.word	0x08005c01
 8005b70:	08005c5d 	.word	0x08005c5d
 8005b74:	08005c3d 	.word	0x08005c3d
                case IDLE:{
                    task->charge_boot_cat_delay = 0;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	819a      	strh	r2, [r3, #12]
                    task->fsm.state_next = IDLE;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2201      	movs	r2, #1
 8005b82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                    break;
 8005b86:	e083      	b.n	8005c90 <task_set_state+0x19c>
                }
                case RUN:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d003      	beq.n	8005b98 <task_set_state+0xa4>
                        ret = -2;
 8005b90:	f06f 0301 	mvn.w	r3, #1
 8005b94:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = RUN;
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
                        enable->boost_enable(enable,true);
                    }
                    break;
 8005b96:	e07b      	b.n	8005c90 <task_set_state+0x19c>
                    else if(!usrconfig->calib_valid){
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d103      	bne.n	8005baa <task_set_state+0xb6>
                        ret = -3;
 8005ba2:	f06f 0302 	mvn.w	r3, #2
 8005ba6:	617b      	str	r3, [r7, #20]
                    break;
 8005ba8:	e072      	b.n	8005c90 <task_set_state+0x19c>
                    else if(!usrconfig->zero_calib_valid){
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d103      	bne.n	8005bbc <task_set_state+0xc8>
                        ret = -4;
 8005bb4:	f06f 0303 	mvn.w	r3, #3
 8005bb8:	617b      	str	r3, [r7, #20]
                    break;
 8005bba:	e069      	b.n	8005c90 <task_set_state+0x19c>
                        task->fsm.state_next = RUN;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2202      	movs	r2, #2
 8005bc0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	22c8      	movs	r2, #200	@ 0xc8
 8005bc8:	819a      	strh	r2, [r3, #12]
                        enable->boost_enable(enable,true);
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	69db      	ldr	r3, [r3, #28]
 8005bce:	2101      	movs	r1, #1
 8005bd0:	68b8      	ldr	r0, [r7, #8]
 8005bd2:	4798      	blx	r3
                    break;
 8005bd4:	e05c      	b.n	8005c90 <task_set_state+0x19c>
                }
                case CALIBRATION:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <task_set_state+0xf2>
                        ret = -2;
 8005bde:	f06f 0301 	mvn.w	r3, #1
 8005be2:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = CALIBRATION;
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
                        enable->boost_enable(enable,true);
                    }
                    break;
 8005be4:	e054      	b.n	8005c90 <task_set_state+0x19c>
                        task->fsm.state_next = CALIBRATION;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2203      	movs	r2, #3
 8005bea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	22c8      	movs	r2, #200	@ 0xc8
 8005bf2:	819a      	strh	r2, [r3, #12]
                        enable->boost_enable(enable,true);
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	69db      	ldr	r3, [r3, #28]
 8005bf8:	2101      	movs	r1, #1
 8005bfa:	68b8      	ldr	r0, [r7, #8]
 8005bfc:	4798      	blx	r3
                    break;
 8005bfe:	e047      	b.n	8005c90 <task_set_state+0x19c>
                }
                case ZERO_CAILBRATION:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d003      	beq.n	8005c10 <task_set_state+0x11c>
                        ret = -2;
 8005c08:	f06f 0301 	mvn.w	r3, #1
 8005c0c:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = ZERO_CAILBRATION;
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
                        enable->boost_enable(enable,true);
                    }
                    break;
 8005c0e:	e03f      	b.n	8005c90 <task_set_state+0x19c>
                    else if(!usrconfig->calib_valid) {
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d103      	bne.n	8005c22 <task_set_state+0x12e>
                        ret = -3;
 8005c1a:	f06f 0302 	mvn.w	r3, #2
 8005c1e:	617b      	str	r3, [r7, #20]
                    break;
 8005c20:	e036      	b.n	8005c90 <task_set_state+0x19c>
                        task->fsm.state_next = ZERO_CAILBRATION;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2204      	movs	r2, #4
 8005c26:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        task->charge_boot_cat_delay = CHARGE_BOOT_CAP_TICKS;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	22c8      	movs	r2, #200	@ 0xc8
 8005c2e:	819a      	strh	r2, [r3, #12]
                        enable->boost_enable(enable,true);
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	69db      	ldr	r3, [r3, #28]
 8005c34:	2101      	movs	r1, #1
 8005c36:	68b8      	ldr	r0, [r7, #8]
 8005c38:	4798      	blx	r3
                    break;
 8005c3a:	e029      	b.n	8005c90 <task_set_state+0x19c>
                }
                case ERRORCLEAR:{
                    if(task->statusword_new.errors.errors_code == 0){
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	695b      	ldr	r3, [r3, #20]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d103      	bne.n	8005c4c <task_set_state+0x158>
                        ret = -1;
 8005c44:	f04f 33ff 	mov.w	r3, #4294967295
 8005c48:	617b      	str	r3, [r7, #20]
                    }
                    else{
                        task->charge_boot_cat_delay = 0;
                        task->fsm.state_next = ERRORCLEAR;
                    }
                    break;
 8005c4a:	e021      	b.n	8005c90 <task_set_state+0x19c>
                        task->charge_boot_cat_delay = 0;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	819a      	strh	r2, [r3, #12]
                        task->fsm.state_next = ERRORCLEAR;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2206      	movs	r2, #6
 8005c56:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                    break;
 8005c5a:	e019      	b.n	8005c90 <task_set_state+0x19c>
                }
                case OPEN_LOOP_RUN:{
                    if(task->statusword_new.errors.errors_code != 0){
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d003      	beq.n	8005c6c <task_set_state+0x178>
                        ret = -1;
 8005c64:	f04f 33ff 	mov.w	r3, #4294967295
 8005c68:	617b      	str	r3, [r7, #20]
                    else{
                        task->fsm.state_next = OPEN_LOOP_RUN;
                        enable->boost_enable(enable,true);
                        task->charge_boot_cat_delay = CHARGE_MOTOR_ENABLE_CAP_TICKS;
                    }
                    break;
 8005c6a:	e011      	b.n	8005c90 <task_set_state+0x19c>
                        task->fsm.state_next = OPEN_LOOP_RUN;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2205      	movs	r2, #5
 8005c70:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
                        enable->boost_enable(enable,true);
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	69db      	ldr	r3, [r3, #28]
 8005c78:	2101      	movs	r1, #1
 8005c7a:	68b8      	ldr	r0, [r7, #8]
 8005c7c:	4798      	blx	r3
                        task->charge_boot_cat_delay = CHARGE_MOTOR_ENABLE_CAP_TICKS;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8005c84:	819a      	strh	r2, [r3, #12]
                    break;
 8005c86:	e003      	b.n	8005c90 <task_set_state+0x19c>
                }

                default:{
                    ret = -1;
 8005c88:	f04f 33ff 	mov.w	r3, #4294967295
 8005c8c:	617b      	str	r3, [r7, #20]
                    break;
 8005c8e:	bf00      	nop
                }
            }
            break;
 8005c90:	e00f      	b.n	8005cb2 <task_set_state+0x1be>
        }
        default:{
            if(task->statecmd == IDLE){
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	7bdb      	ldrb	r3, [r3, #15]
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d107      	bne.n	8005caa <task_set_state+0x1b6>
                task->charge_boot_cat_delay = 0;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	819a      	strh	r2, [r3, #12]
                task->fsm.state_next = IDLE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            }
            else{
                ret = -1;
            }
            break;
 8005ca8:	e002      	b.n	8005cb0 <task_set_state+0x1bc>
                ret = -1;
 8005caa:	f04f 33ff 	mov.w	r3, #4294967295
 8005cae:	617b      	str	r3, [r7, #20]
            break;
 8005cb0:	bf00      	nop
        }
    }
    task->fsm.state_next_ready = 0;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

    return ret;
 8005cba:	697b      	ldr	r3, [r7, #20]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3718      	adds	r7, #24
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <task_enter_state>:


void task_enter_state(struct MOTOR_s *motor)
{
 8005cc4:	b590      	push	{r4, r7, lr}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
    switch(motor->task.fsm.state_next){
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005cd2:	f893 356d 	ldrb.w	r3, [r3, #1389]	@ 0x56d
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	2b06      	cmp	r3, #6
 8005cda:	f200 80f4 	bhi.w	8005ec6 <task_enter_state+0x202>
 8005cde:	a201      	add	r2, pc, #4	@ (adr r2, 8005ce4 <task_enter_state+0x20>)
 8005ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ce4:	08005ec7 	.word	0x08005ec7
 8005ce8:	08005ec7 	.word	0x08005ec7
 8005cec:	08005d01 	.word	0x08005d01
 8005cf0:	08005dd5 	.word	0x08005dd5
 8005cf4:	08005e11 	.word	0x08005e11
 8005cf8:	08005d87 	.word	0x08005d87
 8005cfc:	08005eaf 	.word	0x08005eaf
        }
        case IDLE:{
            break;
        }
        case RUN:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d06:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005d10:	3308      	adds	r3, #8
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005d18:	3110      	adds	r1, #16
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	322c      	adds	r2, #44	@ 0x2c
 8005d1e:	4618      	mov	r0, r3
 8005d20:	47a0      	blx	r4
            motor->controller.reset(&motor->controller,&motor->encoder,&motor->traj,&motor->usrconfig);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f8d3 4b0c 	ldr.w	r4, [r3, #2828]	@ 0xb0c
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f603 3118 	addw	r1, r3, #2840	@ 0xb18
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	f503 52ac 	add.w	r2, r3, #5504	@ 0x1580
 8005d3a:	3214      	adds	r2, #20
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005d42:	3308      	adds	r3, #8
 8005d44:	47a0      	blx	r4
            motor->task.statusword_new.status.operation_enabled = 1;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005d52:	f043 0302 	orr.w	r3, r3, #2
 8005d56:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.current_limit_active = 0;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d60:	461a      	mov	r2, r3
 8005d62:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005d66:	f023 0310 	bic.w	r3, r3, #16
 8005d6a:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_old.status = motor->task.statusword_new.status;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d74:	461a      	mov	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d7c:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8005d80:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564

            break;
 8005d84:	e0a0      	b.n	8005ec8 <task_enter_state+0x204>
        }
        case OPEN_LOOP_RUN:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005d8c:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005d96:	3308      	adds	r3, #8
 8005d98:	687a      	ldr	r2, [r7, #4]
 8005d9a:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005d9e:	3110      	adds	r1, #16
 8005da0:	687a      	ldr	r2, [r7, #4]
 8005da2:	322c      	adds	r2, #44	@ 0x2c
 8005da4:	4618      	mov	r0, r3
 8005da6:	47a0      	blx	r4
            motor->open_loop.start(&motor->open_loop,&motor->foc , &motor->pwm_gen ,&motor->usrconfig);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005dae:	f8d3 4540 	ldr.w	r4, [r3, #1344]	@ 0x540
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f503 50a9 	add.w	r0, r3, #5408	@ 0x1520
 8005db8:	3018      	adds	r0, #24
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f503 51a4 	add.w	r1, r3, #5248	@ 0x1480
 8005dc0:	3108      	adds	r1, #8
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005dce:	3308      	adds	r3, #8
 8005dd0:	47a0      	blx	r4
            break;
 8005dd2:	e079      	b.n	8005ec8 <task_enter_state+0x204>
        }
        case CALIBRATION:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005dda:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005de4:	3308      	adds	r3, #8
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005dec:	3110      	adds	r1, #16
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	322c      	adds	r2, #44	@ 0x2c
 8005df2:	4618      	mov	r0, r3
 8005df4:	47a0      	blx	r4
            motor->calibration.calibration_start(&motor->calibration,&motor->usrconfig);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f8d3 2a88 	ldr.w	r2, [r3, #2696]	@ 0xa88
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005e08:	3308      	adds	r3, #8
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	4790      	blx	r2
            break;
 8005e0e:	e05b      	b.n	8005ec8 <task_enter_state+0x204>
        }
        case ZERO_CAILBRATION:{
            motor->foc.arm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e16:	f8d3 4500 	ldr.w	r4, [r3, #1280]	@ 0x500
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005e20:	3308      	adds	r3, #8
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005e28:	3110      	adds	r1, #16
 8005e2a:	687a      	ldr	r2, [r7, #4]
 8005e2c:	322c      	adds	r2, #44	@ 0x2c
 8005e2e:	4618      	mov	r0, r3
 8005e30:	47a0      	blx	r4
            motor->zero_cailbration.start(&motor->zero_cailbration,&motor->usrconfig);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f8d3 2a9c 	ldr.w	r2, [r3, #2716]	@ 0xa9c
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f603 2098 	addw	r0, r3, #2712	@ 0xa98
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005e44:	3308      	adds	r3, #8
 8005e46:	4619      	mov	r1, r3
 8005e48:	4790      	blx	r2
            motor->controller.reset(&motor->controller,&motor->encoder,&motor->traj,&motor->usrconfig);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f8d3 4b0c 	ldr.w	r4, [r3, #2828]	@ 0xb0c
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f603 3118 	addw	r1, r3, #2840	@ 0xb18
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f503 52ac 	add.w	r2, r3, #5504	@ 0x1580
 8005e62:	3214      	adds	r2, #20
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8005e6a:	3308      	adds	r3, #8
 8005e6c:	47a0      	blx	r4
            motor->task.statusword_new.status.operation_enabled = 1;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e74:	461a      	mov	r2, r3
 8005e76:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005e7a:	f043 0302 	orr.w	r3, r3, #2
 8005e7e:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.current_limit_active = 0;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e88:	461a      	mov	r2, r3
 8005e8a:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005e8e:	f023 0310 	bic.w	r3, r3, #16
 8005e92:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_old.status = motor->task.statusword_new.status;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ea4:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8005ea8:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564
            break;
 8005eac:	e00c      	b.n	8005ec8 <task_enter_state+0x204>
        }
        case ERRORCLEAR:{
            motor->task.reset_error(&motor->task);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005eb4:	f8d3 2578 	ldr.w	r2, [r3, #1400]	@ 0x578
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	4790      	blx	r2
            break;
 8005ec4:	e000      	b.n	8005ec8 <task_enter_state+0x204>
        }
        default:
            break;
 8005ec6:	bf00      	nop
    }
}
 8005ec8:	bf00      	nop
 8005eca:	370c      	adds	r7, #12
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd90      	pop	{r4, r7, pc}

08005ed0 <task_exit_state>:

void task_exit_state(struct MOTOR_s *motor)
{
 8005ed0:	b590      	push	{r4, r7, lr}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
    switch(motor->task.fsm.state)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ede:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	2b06      	cmp	r3, #6
 8005ee6:	f200 8104 	bhi.w	80060f2 <task_exit_state+0x222>
 8005eea:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef0 <task_exit_state+0x20>)
 8005eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef0:	08005f0d 	.word	0x08005f0d
 8005ef4:	08005f1b 	.word	0x08005f1b
 8005ef8:	08005f73 	.word	0x08005f73
 8005efc:	08006047 	.word	0x08006047
 8005f00:	08006093 	.word	0x08006093
 8005f04:	08005ff5 	.word	0x08005ff5
 8005f08:	080060e5 	.word	0x080060e5
    {
        case BOOT_UP:
        {
            motor->task.fsm.state_next_ready = 1;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005f18:	e0eb      	b.n	80060f2 <task_exit_state+0x222>
        }
        case IDLE:
        {
            if(motor->task.charge_boot_cat_delay){
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f20:	f8b3 3558 	ldrh.w	r3, [r3, #1368]	@ 0x558
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d00c      	beq.n	8005f42 <task_exit_state+0x72>
                motor->task.charge_boot_cat_delay--;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f2e:	f8b3 3558 	ldrh.w	r3, [r3, #1368]	@ 0x558
 8005f32:	3b01      	subs	r3, #1
 8005f34:	b29a      	uxth	r2, r3
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f3c:	f8a3 2558 	strh.w	r2, [r3, #1368]	@ 0x558
            }
            else{
                motor->task.fsm.state_next_ready = 1;
                motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
            }
            break;
 8005f40:	e0d7      	b.n	80060f2 <task_exit_state+0x222>
                motor->task.fsm.state_next_ready = 1;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f48:	2201      	movs	r2, #1
 8005f4a:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
                motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f54:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005f5e:	3308      	adds	r3, #8
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005f66:	3110      	adds	r1, #16
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	322c      	adds	r2, #44	@ 0x2c
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	47a0      	blx	r4
            break;
 8005f70:	e0bf      	b.n	80060f2 <task_exit_state+0x222>
        }
        case RUN:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f78:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8005f82:	3308      	adds	r3, #8
 8005f84:	687a      	ldr	r2, [r7, #4]
 8005f86:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8005f8a:	3110      	adds	r1, #16
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	322c      	adds	r2, #44	@ 0x2c
 8005f90:	4618      	mov	r0, r3
 8005f92:	47a0      	blx	r4
            motor->task.statusword_new.status.operation_enabled = 0;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005fa0:	f023 0302 	bic.w	r3, r3, #2
 8005fa4:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.target_reached = 0;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fae:	461a      	mov	r2, r3
 8005fb0:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005fb4:	f023 0308 	bic.w	r3, r3, #8
 8005fb8:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_new.status.current_limit_active = 0;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	f8d2 355c 	ldr.w	r3, [r2, #1372]	@ 0x55c
 8005fc8:	f023 0310 	bic.w	r3, r3, #16
 8005fcc:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
            motor->task.statusword_old.status = motor->task.statusword_new.status;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fde:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8005fe2:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564
            motor->task.fsm.state_next_ready = 1;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8005ff2:	e07e      	b.n	80060f2 <task_exit_state+0x222>
        }
        case OPEN_LOOP_RUN:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ffa:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8006004:	3308      	adds	r3, #8
 8006006:	687a      	ldr	r2, [r7, #4]
 8006008:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800600c:	3110      	adds	r1, #16
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	322c      	adds	r2, #44	@ 0x2c
 8006012:	4618      	mov	r0, r3
 8006014:	47a0      	blx	r4
            motor->open_loop.end(&motor->open_loop,&motor->foc,&motor->pwm_gen);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800601c:	f8d3 4544 	ldr.w	r4, [r3, #1348]	@ 0x544
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	f503 53a9 	add.w	r3, r3, #5408	@ 0x1520
 8006026:	3318      	adds	r3, #24
 8006028:	687a      	ldr	r2, [r7, #4]
 800602a:	f502 51a4 	add.w	r1, r2, #5248	@ 0x1480
 800602e:	3108      	adds	r1, #8
 8006030:	687a      	ldr	r2, [r7, #4]
 8006032:	322c      	adds	r2, #44	@ 0x2c
 8006034:	4618      	mov	r0, r3
 8006036:	47a0      	blx	r4
            motor->task.fsm.state_next_ready = 1;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800603e:	2201      	movs	r2, #1
 8006040:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8006044:	e055      	b.n	80060f2 <task_exit_state+0x222>
        }
        case CALIBRATION:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800604c:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8006056:	3308      	adds	r3, #8
 8006058:	687a      	ldr	r2, [r7, #4]
 800605a:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800605e:	3110      	adds	r1, #16
 8006060:	687a      	ldr	r2, [r7, #4]
 8006062:	322c      	adds	r2, #44	@ 0x2c
 8006064:	4618      	mov	r0, r3
 8006066:	47a0      	blx	r4
            motor->calibration.calibration_end(&motor->calibration,&motor->foc,&motor->pwm_gen);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 4a8c 	ldr.w	r4, [r3, #2700]	@ 0xa8c
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f103 0048 	add.w	r0, r3, #72	@ 0x48
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 800607a:	3308      	adds	r3, #8
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	322c      	adds	r2, #44	@ 0x2c
 8006080:	4619      	mov	r1, r3
 8006082:	47a0      	blx	r4
            motor->task.fsm.state_next_ready = 1;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800608a:	2201      	movs	r2, #1
 800608c:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 8006090:	e02f      	b.n	80060f2 <task_exit_state+0x222>
        }
        case ZERO_CAILBRATION:
        {
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006098:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 80060a2:	3308      	adds	r3, #8
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 80060aa:	3110      	adds	r1, #16
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	322c      	adds	r2, #44	@ 0x2c
 80060b0:	4618      	mov	r0, r3
 80060b2:	47a0      	blx	r4
            motor->zero_cailbration.end(&motor->zero_cailbration,&motor->controller,&motor->usrconfig,&motor->encoder);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f8d3 4aa0 	ldr.w	r4, [r3, #2720]	@ 0xaa0
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f603 2098 	addw	r0, r3, #2712	@ 0xa98
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f603 21a8 	addw	r1, r3, #2728	@ 0xaa8
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f503 52af 	add.w	r2, r3, #5600	@ 0x15e0
 80060cc:	3208      	adds	r2, #8
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f603 3318 	addw	r3, r3, #2840	@ 0xb18
 80060d4:	47a0      	blx	r4
            motor->task.fsm.state_next_ready = 1;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 80060e2:	e006      	b.n	80060f2 <task_exit_state+0x222>
        }
        case ERRORCLEAR:
        {
            motor->task.fsm.state_next_ready = 1;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 256e 	strb.w	r2, [r3, #1390]	@ 0x56e
            break;
 80060f0:	bf00      	nop
        }
    }
}
 80060f2:	bf00      	nop
 80060f4:	370c      	adds	r7, #12
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd90      	pop	{r4, r7, pc}
 80060fa:	bf00      	nop

080060fc <task_safety_task>:

void task_safety_task(struct TASK_s *task , struct USR_CONFIG_s *usr_config,struct FOC_s *foc)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b085      	sub	sp, #20
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
    if(task->fsm.state != BOOT_UP){
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b00      	cmp	r3, #0
 8006112:	d020      	beq.n	8006156 <task_safety_task+0x5a>
        if(foc->v_bus > usr_config->protect_over_voltage){
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	ed93 7a01 	vldr	s14, [r3, #4]
 800611a:	68bb      	ldr	r3, [r7, #8]
 800611c:	edd3 7a1b 	vldr	s15, [r3, #108]	@ 0x6c
 8006120:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006128:	dd04      	ble.n	8006134 <task_safety_task+0x38>
            task->statusword_new.errors.over_voltage = 1;
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	6953      	ldr	r3, [r2, #20]
 800612e:	f043 0310 	orr.w	r3, r3, #16
 8006132:	6153      	str	r3, [r2, #20]
        }

        if(foc->v_bus < usr_config->protect_under_voltage){
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	ed93 7a01 	vldr	s14, [r3, #4]
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 8006140:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006148:	d400      	bmi.n	800614c <task_safety_task+0x50>
            task->statusword_new.errors.under_voltage = 1;
        }
    }
}
 800614a:	e004      	b.n	8006156 <task_safety_task+0x5a>
            task->statusword_new.errors.under_voltage = 1;
 800614c:	68fa      	ldr	r2, [r7, #12]
 800614e:	6953      	ldr	r3, [r2, #20]
 8006150:	f043 0320 	orr.w	r3, r3, #32
 8006154:	6153      	str	r3, [r2, #20]
}
 8006156:	bf00      	nop
 8006158:	3714      	adds	r7, #20
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr

08006162 <task_low_priority_task>:

void task_low_priority_task(struct MOTOR_s *motor)
{
 8006162:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006164:	b085      	sub	sp, #20
 8006166:	af02      	add	r7, sp, #8
 8006168:	6078      	str	r0, [r7, #4]
    if(motor->task.statusword_old.status.status_code != motor->task.statusword_new.status.status_code){
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006170:	f8d3 2564 	ldr.w	r2, [r3, #1380]	@ 0x564
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800617a:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 800617e:	429a      	cmp	r2, r3
 8006180:	d00a      	beq.n	8006198 <task_low_priority_task+0x36>
        motor->task.statusword_old.status = motor->task.statusword_new.status;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006188:	461a      	mov	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006190:	f8d3 355c 	ldr.w	r3, [r3, #1372]	@ 0x55c
 8006194:	f8c2 3564 	str.w	r3, [r2, #1380]	@ 0x564
    }

    if(motor->task.statusword_old.errors.errors_code != motor->task.statusword_new.errors.errors_code){
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800619e:	f8d3 2568 	ldr.w	r2, [r3, #1384]	@ 0x568
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061a8:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d03a      	beq.n	8006226 <task_low_priority_task+0xc4>
        if(motor->task.statusword_new.errors.errors_code == 0){
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061b6:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d129      	bne.n	8006212 <task_low_priority_task+0xb0>
            motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061c4:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 80061ce:	3308      	adds	r3, #8
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 80061d6:	3110      	adds	r1, #16
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	322c      	adds	r2, #44	@ 0x2c
 80061dc:	4618      	mov	r0, r3
 80061de:	47a0      	blx	r4
            motor->task.statecmd = IDLE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80061f2:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80061fc:	330c      	adds	r3, #12
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8006204:	3110      	adds	r1, #16
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 800620c:	3208      	adds	r2, #8
 800620e:	4618      	mov	r0, r3
 8006210:	47a0      	blx	r4
        }
        motor->task.statusword_old.errors.errors_code = motor->task.statusword_new.errors.errors_code;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006218:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006222:	f8c2 3568 	str.w	r3, [r2, #1384]	@ 0x568
    // motor->encoder.loop(&motor->encoder,&motor->usrconfig,&motor->task);
    // if(motor->task.fsm.state == RUN) {
    //     motor->controller.loop(motor);
    // }

    motor->main_comm.loop(&motor->main_comm,&motor->usrconfig,&motor->task,&motor->encoder,&motor->controller,&motor->enable);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800622c:	f8d3 4474 	ldr.w	r4, [r3, #1140]	@ 0x474
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f503 5592 	add.w	r5, r3, #4672	@ 0x1240
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f503 51af 	add.w	r1, r3, #5600	@ 0x15e0
 800623c:	3108      	adds	r1, #8
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f503 52aa 	add.w	r2, r3, #5440	@ 0x1540
 8006244:	320c      	adds	r2, #12
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f603 3618 	addw	r6, r3, #2840	@ 0xb18
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f503 53a8 	add.w	r3, r3, #5376	@ 0x1500
 8006258:	3310      	adds	r3, #16
 800625a:	9301      	str	r3, [sp, #4]
 800625c:	9000      	str	r0, [sp, #0]
 800625e:	4633      	mov	r3, r6
 8006260:	4628      	mov	r0, r5
 8006262:	47a0      	blx	r4
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800626c:	0000      	movs	r0, r0
	...

08006270 <task_high_frequency_task>:

void task_high_frequency_task(struct MOTOR_s *motor)
{
 8006270:	b590      	push	{r4, r7, lr}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
    if(motor->task.fsm.state_next != motor->task.fsm.state){
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800627e:	f893 356d 	ldrb.w	r3, [r3, #1389]	@ 0x56d
 8006282:	b2da      	uxtb	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800628a:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 800628e:	b2db      	uxtb	r3, r3
 8006290:	429a      	cmp	r2, r3
 8006292:	d020      	beq.n	80062d6 <task_high_frequency_task+0x66>
        motor->task.exit_state(motor);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800629a:	f8d3 3584 	ldr.w	r3, [r3, #1412]	@ 0x584
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	4798      	blx	r3
        if(motor->task.fsm.state_next_ready){
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062a8:	f893 356e 	ldrb.w	r3, [r3, #1390]	@ 0x56e
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d011      	beq.n	80062d6 <task_high_frequency_task+0x66>
            motor->task.fsm.state = motor->task.fsm.state_next;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062b8:	f893 356d 	ldrb.w	r3, [r3, #1389]	@ 0x56d
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062c4:	f883 256c 	strb.w	r2, [r3, #1388]	@ 0x56c
            motor->task.enter_state(motor);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062ce:	f8d3 3580 	ldr.w	r3, [r3, #1408]	@ 0x580
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	4798      	blx	r3
        }
    }
    motor->encoder.loop(&motor->encoder,&motor->usrconfig,&motor->task);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8d3 4fa8 	ldr.w	r4, [r3, #4008]	@ 0xfa8
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f603 3018 	addw	r0, r3, #2840	@ 0xb18
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 80062e8:	3308      	adds	r3, #8
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	f502 52aa 	add.w	r2, r2, #5440	@ 0x1540
 80062f0:	320c      	adds	r2, #12
 80062f2:	4619      	mov	r1, r3
 80062f4:	47a0      	blx	r4

    motor->foc.v_bus = read_vbus();
 80062f6:	f7ff fbb7 	bl	8005a68 <read_vbus>
 80062fa:	eef0 7a40 	vmov.f32	s15, s0
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006304:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006308:	edc3 7a00 	vstr	s15, [r3]
    UTILS_LP_FAST(motor->foc.v_bus_filt,motor->foc.v_bus,0.05f);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006312:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 8006316:	ed93 7a00 	vldr	s14, [r3]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006320:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 8006324:	edd3 6a00 	vldr	s13, [r3]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800632e:	f203 438c 	addw	r3, r3, #1164	@ 0x48c
 8006332:	edd3 7a00 	vldr	s15, [r3]
 8006336:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800633a:	eddf 6acf 	vldr	s13, [pc, #828]	@ 8006678 <task_high_frequency_task+0x408>
 800633e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006342:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800634c:	f503 6392 	add.w	r3, r3, #1168	@ 0x490
 8006350:	edc3 7a00 	vstr	s15, [r3]

    motor->task.test_error_code = motor->task.statusword_new.errors.errors_code;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800635a:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006364:	f8c2 3570 	str.w	r3, [r2, #1392]	@ 0x570

    motor->foc.i_a = motor->adc_sensor.read_iphase_c(&motor->adc_sensor);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800636c:	687a      	ldr	r2, [r7, #4]
 800636e:	3204      	adds	r2, #4
 8006370:	4610      	mov	r0, r2
 8006372:	4798      	blx	r3
 8006374:	eef0 7a40 	vmov.f32	s15, s0
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800637e:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 8006382:	edc3 7a00 	vstr	s15, [r3]
    motor->foc.i_b = motor->adc_sensor.read_iphase_b(&motor->adc_sensor);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	3204      	adds	r2, #4
 800638e:	4610      	mov	r0, r2
 8006390:	4798      	blx	r3
 8006392:	eef0 7a40 	vmov.f32	s15, s0
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800639c:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 80063a0:	edc3 7a00 	vstr	s15, [r3]
    motor->foc.i_c = -(motor->foc.i_a + motor->foc.i_b);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063aa:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 80063ae:	ed93 7a00 	vldr	s14, [r3]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063b8:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 80063bc:	edd3 7a00 	vldr	s15, [r3]
 80063c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063c4:	eef1 7a67 	vneg.f32	s15, s15
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80063d2:	edc3 7a00 	vstr	s15, [r3]
    

    motor->foc.i_sq = 0.6666667 * (SQ(motor->foc.i_a) + SQ(motor->foc.i_b) + SQ(motor->foc.i_c));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063dc:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 80063e0:	ed93 7a00 	vldr	s14, [r3]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063ea:	f203 4394 	addw	r3, r3, #1172	@ 0x494
 80063ee:	edd3 7a00 	vldr	s15, [r3]
 80063f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80063fc:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 8006400:	edd3 6a00 	vldr	s13, [r3]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800640a:	f503 6393 	add.w	r3, r3, #1176	@ 0x498
 800640e:	edd3 7a00 	vldr	s15, [r3]
 8006412:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006416:	ee37 7a27 	vadd.f32	s14, s14, s15
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006420:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006424:	edd3 6a00 	vldr	s13, [r3]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800642e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006432:	edd3 7a00 	vldr	s15, [r3]
 8006436:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800643a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800643e:	ee17 0a90 	vmov	r0, s15
 8006442:	f7fa f839 	bl	80004b8 <__aeabi_f2d>
 8006446:	a38a      	add	r3, pc, #552	@ (adr r3, 8006670 <task_high_frequency_task+0x400>)
 8006448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800644c:	f7fa f88c 	bl	8000568 <__aeabi_dmul>
 8006450:	4602      	mov	r2, r0
 8006452:	460b      	mov	r3, r1
 8006454:	4610      	mov	r0, r2
 8006456:	4619      	mov	r1, r3
 8006458:	f7fa fb20 	bl	8000a9c <__aeabi_d2f>
 800645c:	4602      	mov	r2, r0
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006464:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 8006468:	601a      	str	r2, [r3, #0]
    // UTILS_LP_FAST(motor->foc.i_sq_filt,motor->foc.i_sq,0.01f);

    switch(motor->task.fsm.state)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006470:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b06      	cmp	r3, #6
 8006478:	f200 81a1 	bhi.w	80067be <task_high_frequency_task+0x54e>
 800647c:	a201      	add	r2, pc, #4	@ (adr r2, 8006484 <task_high_frequency_task+0x214>)
 800647e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006482:	bf00      	nop
 8006484:	080067bf 	.word	0x080067bf
 8006488:	080064a1 	.word	0x080064a1
 800648c:	080065af 	.word	0x080065af
 8006490:	080064b1 	.word	0x080064b1
 8006494:	080064bd 	.word	0x080064bd
 8006498:	080066a5 	.word	0x080066a5
 800649c:	08006767 	.word	0x08006767
    {
        case BOOT_UP:
            break;
        case IDLE:
        {
            motor->foc.over_current_time = 0;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064a6:	461a      	mov	r2, r3
 80064a8:	2300      	movs	r3, #0
 80064aa:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
            break;
 80064ae:	e18f      	b.n	80067d0 <task_high_frequency_task+0x560>
        }
        case CALIBRATION:
        {
            motor->calibration.calibration_loop(motor);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	f8d3 3a90 	ldr.w	r3, [r3, #2704]	@ 0xa90
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	4798      	blx	r3
            break;
 80064ba:	e189      	b.n	80067d0 <task_high_frequency_task+0x560>
        }
        case ZERO_CAILBRATION:
        {
            motor->zero_cailbration.loop(motor);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8d3 3aa4 	ldr.w	r3, [r3, #2724]	@ 0xaa4
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	4798      	blx	r3
            motor->controller.loop(motor);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	4798      	blx	r3
            if(motor->foc.i_sq > motor->usrconfig.protect_over_current) {
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064d6:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 80064da:	ed93 7a00 	vldr	s14, [r3]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064e4:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 80064e8:	edd3 7a00 	vldr	s15, [r3]
 80064ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064f4:	dd47      	ble.n	8006586 <task_high_frequency_task+0x316>
                motor->foc.over_current_time++;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064fc:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8006500:	3301      	adds	r3, #1
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006508:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
                if(motor->foc.over_current_time >= 10) {
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006512:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8006516:	2b09      	cmp	r3, #9
 8006518:	f240 8153 	bls.w	80067c2 <task_high_frequency_task+0x552>
                    motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006522:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 800652c:	3308      	adds	r3, #8
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8006534:	3110      	adds	r1, #16
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	322c      	adds	r2, #44	@ 0x2c
 800653a:	4618      	mov	r0, r3
 800653c:	47a0      	blx	r4
                    motor->task.statecmd = IDLE;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006544:	2201      	movs	r2, #1
 8006546:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
                    motor->task.statusword_new.errors.over_phasecurrent = 1;
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006550:	461a      	mov	r2, r3
 8006552:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 8006556:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800655a:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
                    motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006564:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800656e:	330c      	adds	r3, #12
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8006576:	3110      	adds	r1, #16
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 800657e:	3208      	adds	r2, #8
 8006580:	4618      	mov	r0, r3
 8006582:	47a0      	blx	r4
                }
            }
            else if(motor->foc.over_current_time > 0) {
                motor->foc.over_current_time--;
            }
            break;
 8006584:	e11d      	b.n	80067c2 <task_high_frequency_task+0x552>
            else if(motor->foc.over_current_time > 0) {
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800658c:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 8116 	beq.w	80067c2 <task_high_frequency_task+0x552>
                motor->foc.over_current_time--;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800659c:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 80065a0:	3b01      	subs	r3, #1
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80065a8:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
            break;
 80065ac:	e109      	b.n	80067c2 <task_high_frequency_task+0x552>
        }
        case RUN:
        {
            motor->controller.loop(motor);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	4798      	blx	r3
            if(motor->foc.i_sq > motor->usrconfig.protect_over_current) {
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065be:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 80065c2:	ed93 7a00 	vldr	s14, [r3]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065cc:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 80065d0:	edd3 7a00 	vldr	s15, [r3]
 80065d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80065d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065dc:	dd4e      	ble.n	800667c <task_high_frequency_task+0x40c>
                motor->foc.over_current_time++;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065e4:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 80065e8:	3301      	adds	r3, #1
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80065f0:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
                if(motor->foc.over_current_time >= 10) {
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065fa:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 80065fe:	2b09      	cmp	r3, #9
 8006600:	f240 80e1 	bls.w	80067c6 <task_high_frequency_task+0x556>
                    motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800660a:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8006614:	3308      	adds	r3, #8
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800661c:	3110      	adds	r1, #16
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	322c      	adds	r2, #44	@ 0x2c
 8006622:	4618      	mov	r0, r3
 8006624:	47a0      	blx	r4
                    motor->task.statecmd = IDLE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800662c:	2201      	movs	r2, #1
 800662e:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
                    motor->task.statusword_new.errors.over_phasecurrent = 1;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006638:	461a      	mov	r2, r3
 800663a:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 800663e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006642:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
                    motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800664c:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8006656:	330c      	adds	r3, #12
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800665e:	3110      	adds	r1, #16
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 8006666:	3208      	adds	r2, #8
 8006668:	4618      	mov	r0, r3
 800666a:	47a0      	blx	r4
                }
            }
            else if(motor->foc.over_current_time > 0) {
                motor->foc.over_current_time--;
            }
            break;
 800666c:	e0ab      	b.n	80067c6 <task_high_frequency_task+0x556>
 800666e:	bf00      	nop
 8006670:	673aa1bc 	.word	0x673aa1bc
 8006674:	3fe55555 	.word	0x3fe55555
 8006678:	3d4ccccd 	.word	0x3d4ccccd
            else if(motor->foc.over_current_time > 0) {
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006682:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8006686:	2b00      	cmp	r3, #0
 8006688:	f000 809d 	beq.w	80067c6 <task_high_frequency_task+0x556>
                motor->foc.over_current_time--;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006692:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8006696:	3b01      	subs	r3, #1
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800669e:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
            break;
 80066a2:	e090      	b.n	80067c6 <task_high_frequency_task+0x556>
        }
        case OPEN_LOOP_RUN:
        {
            motor->open_loop.loop(motor);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066aa:	f8d3 3548 	ldr.w	r3, [r3, #1352]	@ 0x548
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	4798      	blx	r3
            if(motor->foc.i_sq > motor->usrconfig.protect_over_current) {
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066b8:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 80066bc:	ed93 7a00 	vldr	s14, [r3]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066c6:	f503 63cb 	add.w	r3, r3, #1624	@ 0x658
 80066ca:	edd3 7a00 	vldr	s15, [r3]
 80066ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80066d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066d6:	dd33      	ble.n	8006740 <task_high_frequency_task+0x4d0>
                motor->foc.over_current_time++;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066de:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 80066e2:	3301      	adds	r3, #1
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80066ea:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
                if(motor->foc.over_current_time >= 100) {
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066f4:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 80066f8:	2b63      	cmp	r3, #99	@ 0x63
 80066fa:	d966      	bls.n	80067ca <task_high_frequency_task+0x55a>
                    motor->foc.disarm(&motor->foc,&motor->enable,&motor->pwm_gen);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006702:	f8d3 4504 	ldr.w	r4, [r3, #1284]	@ 0x504
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 800670c:	3308      	adds	r3, #8
 800670e:	687a      	ldr	r2, [r7, #4]
 8006710:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 8006714:	3110      	adds	r1, #16
 8006716:	687a      	ldr	r2, [r7, #4]
 8006718:	322c      	adds	r2, #44	@ 0x2c
 800671a:	4618      	mov	r0, r3
 800671c:	47a0      	blx	r4
                    motor->task.statecmd = IDLE;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006724:	2201      	movs	r2, #1
 8006726:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
                    motor->task.statusword_new.errors.over_phasecurrent = 1;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006730:	461a      	mov	r2, r3
 8006732:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 8006736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800673a:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
                }
            }
            else if(motor->foc.over_current_time > 0){
                motor->foc.over_current_time--;
            }
            break;
 800673e:	e044      	b.n	80067ca <task_high_frequency_task+0x55a>
            else if(motor->foc.over_current_time > 0){
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006746:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 800674a:	2b00      	cmp	r3, #0
 800674c:	d03d      	beq.n	80067ca <task_high_frequency_task+0x55a>
                motor->foc.over_current_time--;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006754:	f8d3 34e8 	ldr.w	r3, [r3, #1256]	@ 0x4e8
 8006758:	3b01      	subs	r3, #1
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006760:	f8c2 34e8 	str.w	r3, [r2, #1256]	@ 0x4e8
            break;
 8006764:	e031      	b.n	80067ca <task_high_frequency_task+0x55a>
        }
        case ERRORCLEAR:
        {
            motor->task.reset_error(&motor->task);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800676c:	f8d3 2578 	ldr.w	r2, [r3, #1400]	@ 0x578
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8006776:	330c      	adds	r3, #12
 8006778:	4618      	mov	r0, r3
 800677a:	4790      	blx	r2
            if(motor->task.statusword_new.errors.errors_code == 0){
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006782:	f8d3 3560 	ldr.w	r3, [r3, #1376]	@ 0x560
 8006786:	2b00      	cmp	r3, #0
 8006788:	d121      	bne.n	80067ce <task_high_frequency_task+0x55e>
                motor->task.statecmd = IDLE;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006790:	2201      	movs	r2, #1
 8006792:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
                motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800679c:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80067a6:	330c      	adds	r3, #12
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 80067ae:	3110      	adds	r1, #16
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 80067b6:	3208      	adds	r2, #8
 80067b8:	4618      	mov	r0, r3
 80067ba:	47a0      	blx	r4
            }
            break;
 80067bc:	e007      	b.n	80067ce <task_high_frequency_task+0x55e>
        }
        default:
            break;
 80067be:	bf00      	nop
 80067c0:	e006      	b.n	80067d0 <task_high_frequency_task+0x560>
            break;
 80067c2:	bf00      	nop
 80067c4:	e004      	b.n	80067d0 <task_high_frequency_task+0x560>
            break;
 80067c6:	bf00      	nop
 80067c8:	e002      	b.n	80067d0 <task_high_frequency_task+0x560>
            break;
 80067ca:	bf00      	nop
 80067cc:	e000      	b.n	80067d0 <task_high_frequency_task+0x560>
            break;
 80067ce:	bf00      	nop
    }
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd90      	pop	{r4, r7, pc}

080067d8 <traj_plan>:
#include "trap_traj.h"


int traj_plan(struct TRAJ_s* traj,float t_pos,float s_pos, float t_vel, float s_vel, float time,float max_accel,float max_decel,float max_vel)
{
 80067d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80067dc:	b092      	sub	sp, #72	@ 0x48
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6278      	str	r0, [r7, #36]	@ 0x24
 80067e2:	ed87 0a08 	vstr	s0, [r7, #32]
 80067e6:	edc7 0a07 	vstr	s1, [r7, #28]
 80067ea:	ed87 1a06 	vstr	s2, [r7, #24]
 80067ee:	edc7 1a05 	vstr	s3, [r7, #20]
 80067f2:	ed87 2a04 	vstr	s4, [r7, #16]
 80067f6:	edc7 2a03 	vstr	s5, [r7, #12]
 80067fa:	ed87 3a02 	vstr	s6, [r7, #8]
 80067fe:	edc7 3a01 	vstr	s7, [r7, #4]
    float delta_pos = t_pos - s_pos;
 8006802:	ed97 7a08 	vldr	s14, [r7, #32]
 8006806:	edd7 7a07 	vldr	s15, [r7, #28]
 800680a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800680e:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    if(t_vel > max_vel) {
 8006812:	ed97 7a06 	vldr	s14, [r7, #24]
 8006816:	edd7 7a01 	vldr	s15, [r7, #4]
 800681a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800681e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006822:	dd01      	ble.n	8006828 <traj_plan+0x50>
        t_vel = max_vel;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	61bb      	str	r3, [r7, #24]
    }
    if(ABS(delta_pos) <= 0.1 || time == 0 || t_vel == 0 || max_accel == 0 || max_decel == 0) {
 8006828:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800682c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006834:	dd01      	ble.n	800683a <traj_plan+0x62>
 8006836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006838:	e005      	b.n	8006846 <traj_plan+0x6e>
 800683a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800683e:	eef1 7a67 	vneg.f32	s15, s15
 8006842:	ee17 3a90 	vmov	r3, s15
 8006846:	4618      	mov	r0, r3
 8006848:	f7f9 fe36 	bl	80004b8 <__aeabi_f2d>
 800684c:	f20f 431c 	addw	r3, pc, #1052	@ 0x41c
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	f7fa f904 	bl	8000a60 <__aeabi_dcmple>
 8006858:	4603      	mov	r3, r0
 800685a:	2b00      	cmp	r3, #0
 800685c:	d11b      	bne.n	8006896 <traj_plan+0xbe>
 800685e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006862:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800686a:	d014      	beq.n	8006896 <traj_plan+0xbe>
 800686c:	edd7 7a06 	vldr	s15, [r7, #24]
 8006870:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006878:	d00d      	beq.n	8006896 <traj_plan+0xbe>
 800687a:	edd7 7a03 	vldr	s15, [r7, #12]
 800687e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006886:	d006      	beq.n	8006896 <traj_plan+0xbe>
 8006888:	edd7 7a02 	vldr	s15, [r7, #8]
 800688c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006894:	d102      	bne.n	800689c <traj_plan+0xc4>
        return -1;
 8006896:	f04f 33ff 	mov.w	r3, #4294967295
 800689a:	e331      	b.n	8006f00 <traj_plan+0x728>
    }
    float vel_diff = t_vel - s_vel;
 800689c:	ed97 7a06 	vldr	s14, [r7, #24]
 80068a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80068a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068a8:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    traj->distance = ABS(delta_pos);
 80068ac:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80068b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068b8:	dd02      	ble.n	80068c0 <traj_plan+0xe8>
 80068ba:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80068be:	e003      	b.n	80068c8 <traj_plan+0xf0>
 80068c0:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80068c4:	eef1 7a67 	vneg.f32	s15, s15
 80068c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ca:	edc3 7a08 	vstr	s15, [r3, #32]
    traj->dir_flg = delta_pos > 0 ? 1 : -1;
 80068ce:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80068d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068da:	dd01      	ble.n	80068e0 <traj_plan+0x108>
 80068dc:	2201      	movs	r2, #1
 80068de:	e001      	b.n	80068e4 <traj_plan+0x10c>
 80068e0:	f04f 32ff 	mov.w	r2, #4294967295
 80068e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e6:	645a      	str	r2, [r3, #68]	@ 0x44

    float max_acc_time = ABS(vel_diff) / max_accel;
 80068e8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80068ec:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80068f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068f4:	dd02      	ble.n	80068fc <traj_plan+0x124>
 80068f6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80068fa:	e003      	b.n	8006904 <traj_plan+0x12c>
 80068fc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8006900:	eef1 7a67 	vneg.f32	s15, s15
 8006904:	edd7 6a03 	vldr	s13, [r7, #12]
 8006908:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800690c:	ed87 7a0c 	vstr	s14, [r7, #48]	@ 0x30
    float max_dec_time = ABS(t_vel) / max_decel;
 8006910:	edd7 7a06 	vldr	s15, [r7, #24]
 8006914:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006918:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800691c:	dd02      	ble.n	8006924 <traj_plan+0x14c>
 800691e:	edd7 7a06 	vldr	s15, [r7, #24]
 8006922:	e003      	b.n	800692c <traj_plan+0x154>
 8006924:	edd7 7a06 	vldr	s15, [r7, #24]
 8006928:	eef1 7a67 	vneg.f32	s15, s15
 800692c:	edd7 6a02 	vldr	s13, [r7, #8]
 8006930:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006934:	ed87 7a0b 	vstr	s14, [r7, #44]	@ 0x2c

    float max_acc_distance = 0;
 8006938:	f04f 0300 	mov.w	r3, #0
 800693c:	647b      	str	r3, [r7, #68]	@ 0x44
    float max_dec_distance = 0;
 800693e:	f04f 0300 	mov.w	r3, #0
 8006942:	643b      	str	r3, [r7, #64]	@ 0x40
    float max_keep_distance = 0;
 8006944:	f04f 0300 	mov.w	r3, #0
 8006948:	63fb      	str	r3, [r7, #60]	@ 0x3c

    float more_time = time - (max_acc_time + max_dec_time);
 800694a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800694e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006952:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006956:	ed97 7a04 	vldr	s14, [r7, #16]
 800695a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800695e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    if(more_time < 0) {
 8006962:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8006966:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800696a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800696e:	d57b      	bpl.n	8006a68 <traj_plan+0x290>
        max_acc_distance = 0.5 * max_accel * SQ(time * max_acc_time/(max_acc_time + max_dec_time));
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f7f9 fda1 	bl	80004b8 <__aeabi_f2d>
 8006976:	f04f 0200 	mov.w	r2, #0
 800697a:	4bb9      	ldr	r3, [pc, #740]	@ (8006c60 <traj_plan+0x488>)
 800697c:	f7f9 fdf4 	bl	8000568 <__aeabi_dmul>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	4614      	mov	r4, r2
 8006986:	461d      	mov	r5, r3
 8006988:	ed97 7a04 	vldr	s14, [r7, #16]
 800698c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006990:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006994:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006998:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800699c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069a4:	edd7 6a04 	vldr	s13, [r7, #16]
 80069a8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80069ac:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80069b0:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80069b4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80069b8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80069bc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80069c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069c4:	ee17 0a90 	vmov	r0, s15
 80069c8:	f7f9 fd76 	bl	80004b8 <__aeabi_f2d>
 80069cc:	4602      	mov	r2, r0
 80069ce:	460b      	mov	r3, r1
 80069d0:	4620      	mov	r0, r4
 80069d2:	4629      	mov	r1, r5
 80069d4:	f7f9 fdc8 	bl	8000568 <__aeabi_dmul>
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	4610      	mov	r0, r2
 80069de:	4619      	mov	r1, r3
 80069e0:	f7fa f85c 	bl	8000a9c <__aeabi_d2f>
 80069e4:	4603      	mov	r3, r0
 80069e6:	647b      	str	r3, [r7, #68]	@ 0x44
        max_dec_distance = 0.5 * max_decel * SQ(time * max_dec_time/(max_acc_time + max_dec_time));
 80069e8:	68b8      	ldr	r0, [r7, #8]
 80069ea:	f7f9 fd65 	bl	80004b8 <__aeabi_f2d>
 80069ee:	f04f 0200 	mov.w	r2, #0
 80069f2:	4b9b      	ldr	r3, [pc, #620]	@ (8006c60 <traj_plan+0x488>)
 80069f4:	f7f9 fdb8 	bl	8000568 <__aeabi_dmul>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4614      	mov	r4, r2
 80069fe:	461d      	mov	r5, r3
 8006a00:	ed97 7a04 	vldr	s14, [r7, #16]
 8006a04:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006a08:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006a0c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006a10:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a1c:	edd7 6a04 	vldr	s13, [r7, #16]
 8006a20:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006a24:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006a28:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8006a2c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006a30:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006a34:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006a38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a3c:	ee17 0a90 	vmov	r0, s15
 8006a40:	f7f9 fd3a 	bl	80004b8 <__aeabi_f2d>
 8006a44:	4602      	mov	r2, r0
 8006a46:	460b      	mov	r3, r1
 8006a48:	4620      	mov	r0, r4
 8006a4a:	4629      	mov	r1, r5
 8006a4c:	f7f9 fd8c 	bl	8000568 <__aeabi_dmul>
 8006a50:	4602      	mov	r2, r0
 8006a52:	460b      	mov	r3, r1
 8006a54:	4610      	mov	r0, r2
 8006a56:	4619      	mov	r1, r3
 8006a58:	f7fa f820 	bl	8000a9c <__aeabi_d2f>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	643b      	str	r3, [r7, #64]	@ 0x40
        max_keep_distance = 0;
 8006a60:	f04f 0300 	mov.w	r3, #0
 8006a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a66:	e053      	b.n	8006b10 <traj_plan+0x338>
    }
    else {
        max_acc_distance = 0.5 * max_accel * SQ(max_acc_time);
 8006a68:	68f8      	ldr	r0, [r7, #12]
 8006a6a:	f7f9 fd25 	bl	80004b8 <__aeabi_f2d>
 8006a6e:	f04f 0200 	mov.w	r2, #0
 8006a72:	4b7b      	ldr	r3, [pc, #492]	@ (8006c60 <traj_plan+0x488>)
 8006a74:	f7f9 fd78 	bl	8000568 <__aeabi_dmul>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4614      	mov	r4, r2
 8006a7e:	461d      	mov	r5, r3
 8006a80:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006a84:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006a88:	ee17 0a90 	vmov	r0, s15
 8006a8c:	f7f9 fd14 	bl	80004b8 <__aeabi_f2d>
 8006a90:	4602      	mov	r2, r0
 8006a92:	460b      	mov	r3, r1
 8006a94:	4620      	mov	r0, r4
 8006a96:	4629      	mov	r1, r5
 8006a98:	f7f9 fd66 	bl	8000568 <__aeabi_dmul>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	4610      	mov	r0, r2
 8006aa2:	4619      	mov	r1, r3
 8006aa4:	f7f9 fffa 	bl	8000a9c <__aeabi_d2f>
 8006aa8:	4603      	mov	r3, r0
 8006aaa:	647b      	str	r3, [r7, #68]	@ 0x44
        max_dec_distance = 0.5 * max_decel * SQ(max_dec_time);
 8006aac:	68b8      	ldr	r0, [r7, #8]
 8006aae:	f7f9 fd03 	bl	80004b8 <__aeabi_f2d>
 8006ab2:	f04f 0200 	mov.w	r2, #0
 8006ab6:	4b6a      	ldr	r3, [pc, #424]	@ (8006c60 <traj_plan+0x488>)
 8006ab8:	f7f9 fd56 	bl	8000568 <__aeabi_dmul>
 8006abc:	4602      	mov	r2, r0
 8006abe:	460b      	mov	r3, r1
 8006ac0:	4614      	mov	r4, r2
 8006ac2:	461d      	mov	r5, r3
 8006ac4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006ac8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006acc:	ee17 0a90 	vmov	r0, s15
 8006ad0:	f7f9 fcf2 	bl	80004b8 <__aeabi_f2d>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	460b      	mov	r3, r1
 8006ad8:	4620      	mov	r0, r4
 8006ada:	4629      	mov	r1, r5
 8006adc:	f7f9 fd44 	bl	8000568 <__aeabi_dmul>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	f7f9 ffd8 	bl	8000a9c <__aeabi_d2f>
 8006aec:	4603      	mov	r3, r0
 8006aee:	643b      	str	r3, [r7, #64]	@ 0x40
        max_keep_distance = t_vel * (time - max_acc_time - max_dec_time);
 8006af0:	ed97 7a04 	vldr	s14, [r7, #16]
 8006af4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8006af8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006afc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006b00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b04:	ed97 7a06 	vldr	s14, [r7, #24]
 8006b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b0c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    }

    if((max_acc_distance + max_dec_distance + max_keep_distance) < traj->distance) {
 8006b10:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8006b14:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8006b18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b1c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8006b20:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b26:	edd3 7a08 	vldr	s15, [r3, #32]
 8006b2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b32:	d502      	bpl.n	8006b3a <traj_plan+0x362>
        return -1;
 8006b34:	f04f 33ff 	mov.w	r3, #4294967295
 8006b38:	e1e2      	b.n	8006f00 <traj_plan+0x728>
    }

    if(more_time < (max_acc_time + max_dec_time)) {
 8006b3a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8006b3e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8006b42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006b46:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8006b4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b52:	f140 8108 	bpl.w	8006d66 <traj_plan+0x58e>
        traj->accel_time = time /2;
 8006b56:	ed97 7a04 	vldr	s14, [r7, #16]
 8006b5a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006b5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b64:	edc3 7a02 	vstr	s15, [r3, #8]
        traj->decel_time = traj->accel_time;
 8006b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6a:	689a      	ldr	r2, [r3, #8]
 8006b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6e:	60da      	str	r2, [r3, #12]
        traj->cur_accel = 4.0 * (traj->distance - 0.75 * s_vel * time) / SQ(time);
 8006b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	4618      	mov	r0, r3
 8006b76:	f7f9 fc9f 	bl	80004b8 <__aeabi_f2d>
 8006b7a:	4604      	mov	r4, r0
 8006b7c:	460d      	mov	r5, r1
 8006b7e:	6978      	ldr	r0, [r7, #20]
 8006b80:	f7f9 fc9a 	bl	80004b8 <__aeabi_f2d>
 8006b84:	f04f 0200 	mov.w	r2, #0
 8006b88:	4b36      	ldr	r3, [pc, #216]	@ (8006c64 <traj_plan+0x48c>)
 8006b8a:	f7f9 fced 	bl	8000568 <__aeabi_dmul>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	460b      	mov	r3, r1
 8006b92:	4690      	mov	r8, r2
 8006b94:	4699      	mov	r9, r3
 8006b96:	6938      	ldr	r0, [r7, #16]
 8006b98:	f7f9 fc8e 	bl	80004b8 <__aeabi_f2d>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	460b      	mov	r3, r1
 8006ba0:	4640      	mov	r0, r8
 8006ba2:	4649      	mov	r1, r9
 8006ba4:	f7f9 fce0 	bl	8000568 <__aeabi_dmul>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	460b      	mov	r3, r1
 8006bac:	4620      	mov	r0, r4
 8006bae:	4629      	mov	r1, r5
 8006bb0:	f7f9 fb22 	bl	80001f8 <__aeabi_dsub>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	4610      	mov	r0, r2
 8006bba:	4619      	mov	r1, r3
 8006bbc:	f04f 0200 	mov.w	r2, #0
 8006bc0:	4b29      	ldr	r3, [pc, #164]	@ (8006c68 <traj_plan+0x490>)
 8006bc2:	f7f9 fcd1 	bl	8000568 <__aeabi_dmul>
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	460b      	mov	r3, r1
 8006bca:	4614      	mov	r4, r2
 8006bcc:	461d      	mov	r5, r3
 8006bce:	edd7 7a04 	vldr	s15, [r7, #16]
 8006bd2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006bd6:	ee17 0a90 	vmov	r0, s15
 8006bda:	f7f9 fc6d 	bl	80004b8 <__aeabi_f2d>
 8006bde:	4602      	mov	r2, r0
 8006be0:	460b      	mov	r3, r1
 8006be2:	4620      	mov	r0, r4
 8006be4:	4629      	mov	r1, r5
 8006be6:	f7f9 fde9 	bl	80007bc <__aeabi_ddiv>
 8006bea:	4602      	mov	r2, r0
 8006bec:	460b      	mov	r3, r1
 8006bee:	4610      	mov	r0, r2
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	f7f9 ff53 	bl	8000a9c <__aeabi_d2f>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfa:	601a      	str	r2, [r3, #0]
        traj->peak_vel = s_vel + traj->cur_accel * traj->accel_time;
 8006bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bfe:	ed93 7a00 	vldr	s14, [r3]
 8006c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c04:	edd3 7a02 	vldr	s15, [r3, #8]
 8006c08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8006c10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c16:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

        traj->cur_decel = traj->peak_vel / traj->decel_time;
 8006c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c1c:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c22:	ed93 7a03 	vldr	s14, [r3, #12]
 8006c26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2c:	edc3 7a01 	vstr	s15, [r3, #4]
        if(traj->cur_accel > max_accel || traj->cur_decel > max_decel) {
 8006c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c32:	edd3 7a00 	vldr	s15, [r3]
 8006c36:	ed97 7a03 	vldr	s14, [r7, #12]
 8006c3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c42:	d409      	bmi.n	8006c58 <traj_plan+0x480>
 8006c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c46:	edd3 7a01 	vldr	s15, [r3, #4]
 8006c4a:	ed97 7a02 	vldr	s14, [r7, #8]
 8006c4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c56:	d50d      	bpl.n	8006c74 <traj_plan+0x49c>
            return -1;
 8006c58:	f04f 33ff 	mov.w	r3, #4294967295
 8006c5c:	e150      	b.n	8006f00 <traj_plan+0x728>
 8006c5e:	bf00      	nop
 8006c60:	3fe00000 	.word	0x3fe00000
 8006c64:	3fe80000 	.word	0x3fe80000
 8006c68:	40100000 	.word	0x40100000
 8006c6c:	9999999a 	.word	0x9999999a
 8006c70:	3fb99999 	.word	0x3fb99999
        }

        traj->keep_distance = 0;
 8006c74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	629a      	str	r2, [r3, #40]	@ 0x28
        traj->keep_time = 0;
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c7e:	f04f 0200 	mov.w	r2, #0
 8006c82:	63da      	str	r2, [r3, #60]	@ 0x3c

        traj->acc_distance = 0.5 * traj->cur_accel * SQ(traj->accel_time);
 8006c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7f9 fc15 	bl	80004b8 <__aeabi_f2d>
 8006c8e:	f04f 0200 	mov.w	r2, #0
 8006c92:	4b9e      	ldr	r3, [pc, #632]	@ (8006f0c <traj_plan+0x734>)
 8006c94:	f7f9 fc68 	bl	8000568 <__aeabi_dmul>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	4614      	mov	r4, r2
 8006c9e:	461d      	mov	r5, r3
 8006ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca2:	ed93 7a02 	vldr	s14, [r3, #8]
 8006ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca8:	edd3 7a02 	vldr	s15, [r3, #8]
 8006cac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cb0:	ee17 0a90 	vmov	r0, s15
 8006cb4:	f7f9 fc00 	bl	80004b8 <__aeabi_f2d>
 8006cb8:	4602      	mov	r2, r0
 8006cba:	460b      	mov	r3, r1
 8006cbc:	4620      	mov	r0, r4
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	f7f9 fc52 	bl	8000568 <__aeabi_dmul>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	4610      	mov	r0, r2
 8006cca:	4619      	mov	r1, r3
 8006ccc:	f7f9 fee6 	bl	8000a9c <__aeabi_d2f>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd4:	625a      	str	r2, [r3, #36]	@ 0x24
        traj->dec_distance = 0.5 * traj->cur_decel * SQ(traj->decel_time);
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7f9 fbec 	bl	80004b8 <__aeabi_f2d>
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	4b89      	ldr	r3, [pc, #548]	@ (8006f0c <traj_plan+0x734>)
 8006ce6:	f7f9 fc3f 	bl	8000568 <__aeabi_dmul>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4614      	mov	r4, r2
 8006cf0:	461d      	mov	r5, r3
 8006cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf4:	ed93 7a03 	vldr	s14, [r3, #12]
 8006cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cfa:	edd3 7a03 	vldr	s15, [r3, #12]
 8006cfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d02:	ee17 0a90 	vmov	r0, s15
 8006d06:	f7f9 fbd7 	bl	80004b8 <__aeabi_f2d>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4620      	mov	r0, r4
 8006d10:	4629      	mov	r1, r5
 8006d12:	f7f9 fc29 	bl	8000568 <__aeabi_dmul>
 8006d16:	4602      	mov	r2, r0
 8006d18:	460b      	mov	r3, r1
 8006d1a:	4610      	mov	r0, r2
 8006d1c:	4619      	mov	r1, r3
 8006d1e:	f7f9 febd 	bl	8000a9c <__aeabi_d2f>
 8006d22:	4602      	mov	r2, r0
 8006d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d26:	62da      	str	r2, [r3, #44]	@ 0x2c

        // traj->acc_distance_inc = traj->acc_distance / traj->accel_time * traj->dir_flg;
        // traj->dec_distance_inc = traj->dec_distance / traj->decel_time * traj->dir_flg;
        // traj->keep_distance_inc = 0;

        traj->cur_accel = traj->cur_accel * traj->dir_flg;
 8006d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d2a:	ed93 7a00 	vldr	s14, [r3]
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d32:	ee07 3a90 	vmov	s15, r3
 8006d36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d40:	edc3 7a00 	vstr	s15, [r3]
        traj->cur_decel = -traj->cur_decel * traj->dir_flg;
 8006d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d46:	edd3 7a01 	vldr	s15, [r3, #4]
 8006d4a:	eeb1 7a67 	vneg.f32	s14, s15
 8006d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d52:	ee07 3a90 	vmov	s15, r3
 8006d56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d60:	edc3 7a01 	vstr	s15, [r3, #4]
 8006d64:	e0bb      	b.n	8006ede <traj_plan+0x706>
    }

    else {
        traj->keep_time = time / 3;
 8006d66:	ed97 7a04 	vldr	s14, [r7, #16]
 8006d6a:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8006d6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
        traj->accel_time = traj->keep_time;
 8006d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7e:	609a      	str	r2, [r3, #8]
        traj->decel_time = traj->keep_time;
 8006d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d86:	60da      	str	r2, [r3, #12]

        traj->peak_vel = 3 * traj->distance / (2 * time);
 8006d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d8a:	edd3 7a08 	vldr	s15, [r3, #32]
 8006d8e:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8006d92:	ee67 6a87 	vmul.f32	s13, s15, s14
 8006d96:	edd7 7a04 	vldr	s15, [r7, #16]
 8006d9a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006d9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da4:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
        traj->cur_accel = traj->peak_vel / traj->accel_time;
 8006da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006daa:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db0:	ed93 7a02 	vldr	s14, [r3, #8]
 8006db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dba:	edc3 7a00 	vstr	s15, [r3]
        traj->cur_decel = traj->peak_vel / traj->decel_time;
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc6:	ed93 7a03 	vldr	s14, [r3, #12]
 8006dca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd0:	edc3 7a01 	vstr	s15, [r3, #4]

        traj->keep_distance = traj->peak_vel * traj->keep_time;
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd6:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8006dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ddc:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8006de0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
        traj->acc_distance = 0.5 * traj->cur_accel * SQ(traj->accel_time);
 8006dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4618      	mov	r0, r3
 8006df0:	f7f9 fb62 	bl	80004b8 <__aeabi_f2d>
 8006df4:	f04f 0200 	mov.w	r2, #0
 8006df8:	4b44      	ldr	r3, [pc, #272]	@ (8006f0c <traj_plan+0x734>)
 8006dfa:	f7f9 fbb5 	bl	8000568 <__aeabi_dmul>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	4614      	mov	r4, r2
 8006e04:	461d      	mov	r5, r3
 8006e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e08:	ed93 7a02 	vldr	s14, [r3, #8]
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0e:	edd3 7a02 	vldr	s15, [r3, #8]
 8006e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e16:	ee17 0a90 	vmov	r0, s15
 8006e1a:	f7f9 fb4d 	bl	80004b8 <__aeabi_f2d>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	4620      	mov	r0, r4
 8006e24:	4629      	mov	r1, r5
 8006e26:	f7f9 fb9f 	bl	8000568 <__aeabi_dmul>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4610      	mov	r0, r2
 8006e30:	4619      	mov	r1, r3
 8006e32:	f7f9 fe33 	bl	8000a9c <__aeabi_d2f>
 8006e36:	4602      	mov	r2, r0
 8006e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3a:	625a      	str	r2, [r3, #36]	@ 0x24
        traj->dec_distance = 0.5 * traj->cur_decel * SQ(traj->decel_time);
 8006e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7f9 fb39 	bl	80004b8 <__aeabi_f2d>
 8006e46:	f04f 0200 	mov.w	r2, #0
 8006e4a:	4b30      	ldr	r3, [pc, #192]	@ (8006f0c <traj_plan+0x734>)
 8006e4c:	f7f9 fb8c 	bl	8000568 <__aeabi_dmul>
 8006e50:	4602      	mov	r2, r0
 8006e52:	460b      	mov	r3, r1
 8006e54:	4614      	mov	r4, r2
 8006e56:	461d      	mov	r5, r3
 8006e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5a:	ed93 7a03 	vldr	s14, [r3, #12]
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e60:	edd3 7a03 	vldr	s15, [r3, #12]
 8006e64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e68:	ee17 0a90 	vmov	r0, s15
 8006e6c:	f7f9 fb24 	bl	80004b8 <__aeabi_f2d>
 8006e70:	4602      	mov	r2, r0
 8006e72:	460b      	mov	r3, r1
 8006e74:	4620      	mov	r0, r4
 8006e76:	4629      	mov	r1, r5
 8006e78:	f7f9 fb76 	bl	8000568 <__aeabi_dmul>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4610      	mov	r0, r2
 8006e82:	4619      	mov	r1, r3
 8006e84:	f7f9 fe0a 	bl	8000a9c <__aeabi_d2f>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8c:	62da      	str	r2, [r3, #44]	@ 0x2c

        // traj->acc_distance_inc = traj->acc_distance / traj->accel_time * traj->dir_flg;
        // traj->dec_distance_inc = traj->dec_distance / traj->decel_time * traj->dir_flg;
        // traj->keep_distance_inc = traj->keep_distance / traj->keep_time * traj->dir_flg;

        traj->cur_accel = traj->peak_vel / traj->accel_time * traj->dir_flg;
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	edd3 6a10 	vldr	s13, [r3, #64]	@ 0x40
 8006e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e96:	edd3 7a02 	vldr	s15, [r3, #8]
 8006e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea2:	ee07 3a90 	vmov	s15, r3
 8006ea6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb0:	edc3 7a00 	vstr	s15, [r3]
        traj->cur_decel = -traj->peak_vel / traj->decel_time * traj->dir_flg;
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb6:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8006eba:	eef1 6a67 	vneg.f32	s13, s15
 8006ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec0:	edd3 7a03 	vldr	s15, [r3, #12]
 8006ec4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ecc:	ee07 3a90 	vmov	s15, r3
 8006ed0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	edc3 7a01 	vstr	s15, [r3, #4]

    }

    traj->input_pos = t_pos;
 8006ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee0:	6a3a      	ldr	r2, [r7, #32]
 8006ee2:	611a      	str	r2, [r3, #16]
    traj->vel_set = s_vel;
 8006ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	615a      	str	r2, [r3, #20]
    traj->stop_flg = false;
 8006eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eec:	2200      	movs	r2, #0
 8006eee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    traj->vel_set_point = s_vel;
 8006ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	619a      	str	r2, [r3, #24]
    traj->pos_set_point = s_pos;
 8006ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006efa:	69fa      	ldr	r2, [r7, #28]
 8006efc:	61da      	str	r2, [r3, #28]


    return 0;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3748      	adds	r7, #72	@ 0x48
 8006f04:	46bd      	mov	sp, r7
 8006f06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006f0a:	bf00      	nop
 8006f0c:	3fe00000 	.word	0x3fe00000

08006f10 <traj_eval>:

void traj_eval(struct TRAJ_s* traj,struct ENCODER_s* encoder,struct CONTROLLER_s* controller,struct USR_CONFIG_s *usr_config)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b08b      	sub	sp, #44	@ 0x2c
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	607a      	str	r2, [r7, #4]
 8006f1c:	603b      	str	r3, [r7, #0]
    float deltal_pos = traj->input_pos - encoder->pos;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	ed93 7a04 	vldr	s14, [r3, #16]
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 8006f2a:	edd3 7a00 	vldr	s15, [r3]
 8006f2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f32:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if(traj->stop_flg) {
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d05d      	beq.n	8006ffc <traj_eval+0xec>
        float target_pos_deltal = traj->input_pos - traj->pos_set_point;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	ed93 7a04 	vldr	s14, [r3, #16]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	edd3 7a07 	vldr	s15, [r3, #28]
 8006f4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f50:	edc7 7a08 	vstr	s15, [r7, #32]
        float deltal_vel = traj->vel_set - traj->vel_set_point;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	ed93 7a05 	vldr	s14, [r3, #20]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	edd3 7a06 	vldr	s15, [r3, #24]
 8006f60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f64:	edc7 7a07 	vstr	s15, [r7, #28]
        float max_accel = controller->input_pos_filter_kp * target_pos_deltal + controller->input_pos_filter_ki * deltal_vel;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8006f6e:	edd7 7a08 	vldr	s15, [r7, #32]
 8006f72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8006f7c:	edd7 7a07 	vldr	s15, [r7, #28]
 8006f80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006f84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f88:	edc7 7a06 	vstr	s15, [r7, #24]
        traj->vel_set_point += encoder->time_diff * max_accel;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	ed93 7a06 	vldr	s14, [r3, #24]
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8006f98:	edd3 6a00 	vldr	s13, [r3]
 8006f9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8006fa0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	edc3 7a06 	vstr	s15, [r3, #24]
        traj->pos_set_point += encoder->time_diff * traj->vel_set_point;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	ed93 7a07 	vldr	s14, [r3, #28]
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8006fba:	edd3 6a00 	vldr	s13, [r3]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	edd3 7a06 	vldr	s15, [r3, #24]
 8006fc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006fc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	edc3 7a07 	vstr	s15, [r3, #28]
        float pos_err = traj->pos_set_point - controller->pos_meas;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	ed93 7a07 	vldr	s14, [r3, #28]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8006fde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006fe2:	edc7 7a05 	vstr	s15, [r7, #20]
        controller->vel_des = usr_config->pos_gain * pos_err;
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8006fec:	edd7 7a05 	vldr	s15, [r7, #20]
 8006ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
            traj->vel_set = 0;
            traj->pos_set_point = encoder->pos;
            traj->vel_set_point = encoder->vel;
        }  
    }
}
 8006ffa:	e0d0      	b.n	800719e <traj_eval+0x28e>
    else if((deltal_pos * traj->dir_flg) > traj->dec_distance + traj->keep_distance) {
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007000:	ee07 3a90 	vmov	s15, r3
 8007004:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007008:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800700c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800701c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007020:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007028:	dd3e      	ble.n	80070a8 <traj_eval+0x198>
        if(ABS(traj->vel_set) < traj->peak_vel) {
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	edd3 7a05 	vldr	s15, [r3, #20]
 8007030:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007038:	dd03      	ble.n	8007042 <traj_eval+0x132>
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	edd3 7a05 	vldr	s15, [r3, #20]
 8007040:	e004      	b.n	800704c <traj_eval+0x13c>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	edd3 7a05 	vldr	s15, [r3, #20]
 8007048:	eef1 7a67 	vneg.f32	s15, s15
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8007052:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800705a:	d512      	bpl.n	8007082 <traj_eval+0x172>
            traj->vel_set += traj->cur_accel * encoder->time_diff;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	ed93 7a05 	vldr	s14, [r3, #20]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	edd3 6a00 	vldr	s13, [r3]
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 800706e:	edd3 7a00 	vldr	s15, [r3]
 8007072:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007076:	ee77 7a27 	vadd.f32	s15, s14, s15
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	edc3 7a05 	vstr	s15, [r3, #20]
 8007080:	e00d      	b.n	800709e <traj_eval+0x18e>
            traj->vel_set = traj->peak_vel * traj->dir_flg;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800708c:	ee07 3a90 	vmov	s15, r3
 8007090:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	edc3 7a05 	vstr	s15, [r3, #20]
        controller->vel_des = traj->vel_set;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	695a      	ldr	r2, [r3, #20]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80070a6:	e07a      	b.n	800719e <traj_eval+0x28e>
    else if((deltal_pos * traj->dir_flg) > traj->dec_distance) {
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070ac:	ee07 3a90 	vmov	s15, r3
 80070b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80070b4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80070b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80070c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80070c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ca:	dd12      	ble.n	80070f2 <traj_eval+0x1e2>
        traj->vel_set = traj->peak_vel * traj->dir_flg;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070d6:	ee07 3a90 	vmov	s15, r3
 80070da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	edc3 7a05 	vstr	s15, [r3, #20]
        controller->vel_des = traj->vel_set;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	695a      	ldr	r2, [r3, #20]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80070f0:	e055      	b.n	800719e <traj_eval+0x28e>
        traj->vel_set += traj->cur_decel * encoder->time_diff;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	ed93 7a05 	vldr	s14, [r3, #20]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	edd3 6a01 	vldr	s13, [r3, #4]
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	f203 432c 	addw	r3, r3, #1068	@ 0x42c
 8007104:	edd3 7a00 	vldr	s15, [r3]
 8007108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800710c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	edc3 7a05 	vstr	s15, [r3, #20]
        controller->vel_des = traj->vel_set;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	695a      	ldr	r2, [r3, #20]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	641a      	str	r2, [r3, #64]	@ 0x40
        if(ABS(traj->vel_set) < usr_config->target_velcity_window || (deltal_pos * traj->dir_flg) < usr_config->target_position_window) {
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	edd3 7a05 	vldr	s15, [r3, #20]
 8007124:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800712c:	dd03      	ble.n	8007136 <traj_eval+0x226>
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	edd3 7a05 	vldr	s15, [r3, #20]
 8007134:	e004      	b.n	8007140 <traj_eval+0x230>
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	edd3 7a05 	vldr	s15, [r3, #20]
 800713c:	eef1 7a67 	vneg.f32	s15, s15
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8007146:	eef4 7ac7 	vcmpe.f32	s15, s14
 800714a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800714e:	d412      	bmi.n	8007176 <traj_eval+0x266>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007154:	ee07 3a90 	vmov	s15, r3
 8007158:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800715c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8007160:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800716a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800716e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007172:	d400      	bmi.n	8007176 <traj_eval+0x266>
}
 8007174:	e013      	b.n	800719e <traj_eval+0x28e>
            traj->stop_flg = true;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2201      	movs	r2, #1
 800717a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
            traj->vel_set = 0;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f04f 0200 	mov.w	r2, #0
 8007184:	615a      	str	r2, [r3, #20]
            traj->pos_set_point = encoder->pos;
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	f203 4364 	addw	r3, r3, #1124	@ 0x464
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	61da      	str	r2, [r3, #28]
            traj->vel_set_point = encoder->vel;
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	f503 638d 	add.w	r3, r3, #1128	@ 0x468
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	619a      	str	r2, [r3, #24]
}
 800719e:	bf00      	nop
 80071a0:	372c      	adds	r7, #44	@ 0x2c
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr
	...

080071ac <usr_config_set_default_config>:
#include "usr_config.h"

void usr_config_set_default_config(struct USR_CONFIG_s *usr_config)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
    usr_config->cailb_current = 1.0f;           //
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80071ba:	629a      	str	r2, [r3, #40]	@ 0x28
    usr_config->calib_voltage = 2.4f;           //
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	4a57      	ldr	r2, [pc, #348]	@ (800731c <usr_config_set_default_config+0x170>)
 80071c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    usr_config->calib_valid = false;                //
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
    usr_config->zero_calib_valid = false;                //
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    usr_config->encoder_gr = 1.0f;              //
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80071d8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    usr_config->encoder_cnt_limit = 524288;    //
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80071e2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

    usr_config->invert_motor_dir = 1;           //
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2201      	movs	r2, #1
 80071ea:	601a      	str	r2, [r3, #0]
    usr_config->inertia = 0.0f;                 //
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f04f 0200 	mov.w	r2, #0
 80071f2:	605a      	str	r2, [r3, #4]
    usr_config->torque_constant = 0.0601f;         // // 0.057  0.0601
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	4a4a      	ldr	r2, [pc, #296]	@ (8007320 <usr_config_set_default_config+0x174>)
 80071f8:	609a      	str	r2, [r3, #8]
    usr_config->motor_pole_pairs = 5;           // // 4  5
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	4a49      	ldr	r2, [pc, #292]	@ (8007324 <usr_config_set_default_config+0x178>)
 80071fe:	60da      	str	r2, [r3, #12]
    usr_config->motor_psi_f = 0.01f;                //
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	4a49      	ldr	r2, [pc, #292]	@ (8007328 <usr_config_set_default_config+0x17c>)
 8007204:	619a      	str	r2, [r3, #24]
    usr_config->motor_phase_resistance = 0.43f;     // // 0.8  0.43
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a48      	ldr	r2, [pc, #288]	@ (800732c <usr_config_set_default_config+0x180>)
 800720a:	611a      	str	r2, [r3, #16]
    usr_config->motor_phase_inductance = 0.000115f;     //// 0.00065  0.000115
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	4a48      	ldr	r2, [pc, #288]	@ (8007330 <usr_config_set_default_config+0x184>)
 8007210:	615a      	str	r2, [r3, #20]

    usr_config->current_limit = 5.0f;           //
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	4a43      	ldr	r2, [pc, #268]	@ (8007324 <usr_config_set_default_config+0x178>)
 8007216:	61da      	str	r2, [r3, #28]
    usr_config->velocity_limit = 50.0f;          //
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a46      	ldr	r2, [pc, #280]	@ (8007334 <usr_config_set_default_config+0x188>)
 800721c:	621a      	str	r2, [r3, #32]
    usr_config->position_limit = 12.5f;         //
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	4a45      	ldr	r2, [pc, #276]	@ (8007338 <usr_config_set_default_config+0x18c>)
 8007222:	625a      	str	r2, [r3, #36]	@ 0x24

    usr_config->control_mode = CONTROL_MODE_VELOCITY_RAMP;               //
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	631a      	str	r2, [r3, #48]	@ 0x30
    usr_config->pos_gain = 10.0f;                //  //        5.0f
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a43      	ldr	r2, [pc, #268]	@ (800733c <usr_config_set_default_config+0x190>)
 800722e:	635a      	str	r2, [r3, #52]	@ 0x34
    usr_config->vel_gain = 0.05f;                // //        0.05f
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a43      	ldr	r2, [pc, #268]	@ (8007340 <usr_config_set_default_config+0x194>)
 8007234:	639a      	str	r2, [r3, #56]	@ 0x38
    usr_config->vel_integrator_gain = 0.5f;     // //        0.5f
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800723c:	63da      	str	r2, [r3, #60]	@ 0x3c
    usr_config->current_ctrl_bw = 100.0f;            //   
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4a40      	ldr	r2, [pc, #256]	@ (8007344 <usr_config_set_default_config+0x198>)
 8007242:	641a      	str	r2, [r3, #64]	@ 0x40
    usr_config->sync_target_enable = 0  ;         //
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2200      	movs	r2, #0
 8007248:	645a      	str	r2, [r3, #68]	@ 0x44
    usr_config->encoder_offset = 0;            //
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
    usr_config->encoder_ele_offest = 0.0f;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f04f 0200 	mov.w	r2, #0
 8007258:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

    usr_config->target_velcity_window = 0.5f;   //
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 8007262:	649a      	str	r2, [r3, #72]	@ 0x48
    usr_config->target_position_window = 0.1f;  //
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	4a38      	ldr	r2, [pc, #224]	@ (8007348 <usr_config_set_default_config+0x19c>)
 8007268:	64da      	str	r2, [r3, #76]	@ 0x4c
    usr_config->torque_ramp_rate = 10.0f;       //
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a33      	ldr	r2, [pc, #204]	@ (800733c <usr_config_set_default_config+0x190>)
 800726e:	651a      	str	r2, [r3, #80]	@ 0x50
    usr_config->velocity_ramp_rate = 100.0f;    //
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	4a34      	ldr	r2, [pc, #208]	@ (8007344 <usr_config_set_default_config+0x198>)
 8007274:	655a      	str	r2, [r3, #84]	@ 0x54
    usr_config->position_filter_bw = 200.0f;        //
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a34      	ldr	r2, [pc, #208]	@ (800734c <usr_config_set_default_config+0x1a0>)
 800727a:	659a      	str	r2, [r3, #88]	@ 0x58
    
    usr_config->profile_velocity = 50/usr_config->encoder_gr;     //
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	ed93 7a2d 	vldr	s14, [r3, #180]	@ 0xb4
 8007282:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8007350 <usr_config_set_default_config+0x1a4>
 8007286:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    usr_config->profile_accel = 100/usr_config->encoder_gr;        //
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	ed93 7a2d 	vldr	s14, [r3, #180]	@ 0xb4
 8007296:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8007354 <usr_config_set_default_config+0x1a8>
 800729a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
    usr_config->profile_decel = 100/usr_config->encoder_gr;        //
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	ed93 7a2d 	vldr	s14, [r3, #180]	@ 0xb4
 80072aa:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8007354 <usr_config_set_default_config+0x1a8>
 80072ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64

    usr_config->protect_under_voltage = 18;      //
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	4a27      	ldr	r2, [pc, #156]	@ (8007358 <usr_config_set_default_config+0x1ac>)
 80072bc:	669a      	str	r2, [r3, #104]	@ 0x68
    usr_config->protect_over_voltage = 27;       //
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	4a26      	ldr	r2, [pc, #152]	@ (800735c <usr_config_set_default_config+0x1b0>)
 80072c2:	66da      	str	r2, [r3, #108]	@ 0x6c
    usr_config->protect_over_current = SQ(8.4);       //
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	4a26      	ldr	r2, [pc, #152]	@ (8007360 <usr_config_set_default_config+0x1b4>)
 80072c8:	671a      	str	r2, [r3, #112]	@ 0x70
    usr_config->protect_i_bus_max = 1.0;          //
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80072d0:	675a      	str	r2, [r3, #116]	@ 0x74
    usr_config->protect_i_leak_max = 1.0;         //
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80072d8:	679a      	str	r2, [r3, #120]	@ 0x78

    usr_config->protect_temp_mcu_high = 65.0f;      //MCU
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4a21      	ldr	r2, [pc, #132]	@ (8007364 <usr_config_set_default_config+0x1b8>)
 80072de:	67da      	str	r2, [r3, #124]	@ 0x7c
    usr_config->protect_temp_mcu_low = 0.0f;       //MCU
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f04f 0200 	mov.w	r2, #0
 80072e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    usr_config->protect_temp_ntcdrive_high = 105.0f;    //
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4a1e      	ldr	r2, [pc, #120]	@ (8007368 <usr_config_set_default_config+0x1bc>)
 80072ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    usr_config->protect_temp_ntcdrive_low = 0.0f;     //
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f04f 0200 	mov.w	r2, #0
 80072f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    usr_config->protect_temp_ntcmotor_high = 85.0f;      //
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a1b      	ldr	r2, [pc, #108]	@ (800736c <usr_config_set_default_config+0x1c0>)
 8007300:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    usr_config->protect_temp_ntcmotor_low = 0.0f;       //
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f04f 0200 	mov.w	r2, #0
 800730a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 800730e:	bf00      	nop
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr
 800731a:	bf00      	nop
 800731c:	4019999a 	.word	0x4019999a
 8007320:	3d762b6b 	.word	0x3d762b6b
 8007324:	40a00000 	.word	0x40a00000
 8007328:	3c23d70a 	.word	0x3c23d70a
 800732c:	3edc28f6 	.word	0x3edc28f6
 8007330:	38f12c28 	.word	0x38f12c28
 8007334:	42480000 	.word	0x42480000
 8007338:	41480000 	.word	0x41480000
 800733c:	41200000 	.word	0x41200000
 8007340:	3d4ccccd 	.word	0x3d4ccccd
 8007344:	42c80000 	.word	0x42c80000
 8007348:	3dcccccd 	.word	0x3dcccccd
 800734c:	43480000 	.word	0x43480000
 8007350:	42480000 	.word	0x42480000
 8007354:	42c80000 	.word	0x42c80000
 8007358:	41900000 	.word	0x41900000
 800735c:	41d80000 	.word	0x41d80000
 8007360:	428d1eb8 	.word	0x428d1eb8
 8007364:	42820000 	.word	0x42820000
 8007368:	42d20000 	.word	0x42d20000
 800736c:	42aa0000 	.word	0x42aa0000

08007370 <usr_config_read_config>:
{
    return 0;
}

int usr_config_read_config(struct USR_CONFIG_s *usr_config)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
    return 0;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	370c      	adds	r7, #12
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <usr_config_write_config>:

int usr_config_write_config(struct USR_CONFIG_s *usr_config)
{
 8007386:	b480      	push	{r7}
 8007388:	b083      	sub	sp, #12
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
    return 0;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <usr_config_set_control_mode>:

int usr_config_set_control_mode(struct USR_CONFIG_s *usr_config , uint8_t mode)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	460b      	mov	r3, r1
 80073a6:	70fb      	strb	r3, [r7, #3]
    usr_config->control_mode = mode;
 80073a8:	78fa      	ldrb	r2, [r7, #3]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	631a      	str	r2, [r3, #48]	@ 0x30
    return 0;
 80073ae:	2300      	movs	r3, #0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <zero_cailbration_start>:
#include "zero_cailbration.h"


void zero_cailbration_start(struct ZERO_CAILBRATION_s *zero_cail,struct USR_CONFIG_s *usr_config)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
 80073c4:	6039      	str	r1, [r7, #0]
    zero_cail->current_limit_count = 0;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	801a      	strh	r2, [r3, #0]
    usr_config->control_mode = CONTROL_MODE_VELOCITY_RAMP;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	2201      	movs	r2, #1
 80073d0:	631a      	str	r2, [r3, #48]	@ 0x30
    usr_config->zero_calib_valid = false;   
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
	...

080073e8 <zero_cailbration_loop>:

void zero_cailbration_loop(struct MOTOR_s *motor)
{
 80073e8:	b590      	push	{r4, r7, lr}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
    motor->controller.input_velocity_buffer = 3;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f603 23bc 	addw	r3, r3, #2748	@ 0xabc
 80073f6:	4a5a      	ldr	r2, [pc, #360]	@ (8007560 <zero_cailbration_loop+0x178>)
 80073f8:	601a      	str	r2, [r3, #0]
    motor->zero_cailbration.cail_time_count++;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8b3 3a9a 	ldrh.w	r3, [r3, #2714]	@ 0xa9a
 8007400:	3301      	adds	r3, #1
 8007402:	b29a      	uxth	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f8a3 2a9a 	strh.w	r2, [r3, #2714]	@ 0xa9a
    if((motor->zero_cailbration.cail_time_count * motor->encoder.time_diff) > 3) {
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f8b3 3a9a 	ldrh.w	r3, [r3, #2714]	@ 0xa9a
 8007410:	ee07 3a90 	vmov	s15, r3
 8007414:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f603 7344 	addw	r3, r3, #3908	@ 0xf44
 800741e:	edd3 7a00 	vldr	s15, [r3]
 8007422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007426:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 800742a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800742e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007432:	dd09      	ble.n	8007448 <zero_cailbration_loop+0x60>
        motor->task.statusword_new.errors.zero_cailbration = true;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800743a:	461a      	mov	r2, r3
 800743c:	f8d2 3560 	ldr.w	r3, [r2, #1376]	@ 0x560
 8007440:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007444:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
    }

    if(motor->foc.i_sq > 2.0f && ABS(0 - motor->encoder.vel) < motor->usrconfig.target_velcity_window) {
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800744e:	f503 6394 	add.w	r3, r3, #1184	@ 0x4a0
 8007452:	edd3 7a00 	vldr	s15, [r3]
 8007456:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800745a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800745e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007462:	dd5c      	ble.n	800751e <zero_cailbration_loop+0x136>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 800746a:	edd3 7a00 	vldr	s15, [r3]
 800746e:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8007564 <zero_cailbration_loop+0x17c>
 8007472:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007476:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800747a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800747e:	dd09      	ble.n	8007494 <zero_cailbration_loop+0xac>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 8007486:	edd3 7a00 	vldr	s15, [r3]
 800748a:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8007564 <zero_cailbration_loop+0x17c>
 800748e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007492:	e00a      	b.n	80074aa <zero_cailbration_loop+0xc2>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f503 6378 	add.w	r3, r3, #3968	@ 0xf80
 800749a:	edd3 7a00 	vldr	s15, [r3]
 800749e:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8007564 <zero_cailbration_loop+0x17c>
 80074a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80074a6:	eef1 7a67 	vneg.f32	s15, s15
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074b0:	f503 63c6 	add.w	r3, r3, #1584	@ 0x630
 80074b4:	ed93 7a00 	vldr	s14, [r3]
 80074b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80074bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074c0:	d52d      	bpl.n	800751e <zero_cailbration_loop+0x136>
        motor->zero_cailbration.current_limit_count++;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 80074c8:	3301      	adds	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8a3 2a98 	strh.w	r2, [r3, #2712]	@ 0xa98
        if(motor->zero_cailbration.current_limit_count > 50) {
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 80074d8:	2b32      	cmp	r3, #50	@ 0x32
 80074da:	d92d      	bls.n	8007538 <zero_cailbration_loop+0x150>
            motor->usrconfig.zero_calib_valid = true;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074e2:	461a      	mov	r2, r3
 80074e4:	2301      	movs	r3, #1
 80074e6:	f8c2 368c 	str.w	r3, [r2, #1676]	@ 0x68c
            motor->task.statecmd = IDLE;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
            motor->task.set_state(&motor->task,&motor->enable,&motor->usrconfig);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80074fc:	f8d3 457c 	ldr.w	r4, [r3, #1404]	@ 0x57c
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8007506:	330c      	adds	r3, #12
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	f502 51a8 	add.w	r1, r2, #5376	@ 0x1500
 800750e:	3110      	adds	r1, #16
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	f502 52af 	add.w	r2, r2, #5600	@ 0x15e0
 8007516:	3208      	adds	r2, #8
 8007518:	4618      	mov	r0, r3
 800751a:	47a0      	blx	r4
        if(motor->zero_cailbration.current_limit_count > 50) {
 800751c:	e00c      	b.n	8007538 <zero_cailbration_loop+0x150>
        }
    }
    else if(motor->zero_cailbration.current_limit_count > 0){
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 8007524:	2b00      	cmp	r3, #0
 8007526:	d007      	beq.n	8007538 <zero_cailbration_loop+0x150>
        motor->zero_cailbration.current_limit_count--;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8b3 3a98 	ldrh.w	r3, [r3, #2712]	@ 0xa98
 800752e:	3b01      	subs	r3, #1
 8007530:	b29a      	uxth	r2, r3
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8a3 2a98 	strh.w	r2, [r3, #2712]	@ 0xa98
    }

    motor->controller.sync_callback(&motor->controller,&motor->usrconfig,&motor->task);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f8d3 4b00 	ldr.w	r4, [r3, #2816]	@ 0xb00
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f603 20a8 	addw	r0, r3, #2728	@ 0xaa8
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 800754a:	3308      	adds	r3, #8
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	f502 52aa 	add.w	r2, r2, #5440	@ 0x1540
 8007552:	320c      	adds	r2, #12
 8007554:	4619      	mov	r1, r3
 8007556:	47a0      	blx	r4
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	bd90      	pop	{r4, r7, pc}
 8007560:	40400000 	.word	0x40400000
 8007564:	00000000 	.word	0x00000000

08007568 <zero_cailbration_stop>:

void zero_cailbration_stop(struct ZERO_CAILBRATION_s *zero_cail,struct CONTROLLER_s *controller,struct USR_CONFIG_s *usr_config,struct ENCODER_s* encoder)
{
 8007568:	b480      	push	{r7}
 800756a:	b085      	sub	sp, #20
 800756c:	af00      	add	r7, sp, #0
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	607a      	str	r2, [r7, #4]
 8007574:	603b      	str	r3, [r7, #0]
    controller->input_velocity_buffer = 0;
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	f04f 0200 	mov.w	r2, #0
 800757c:	615a      	str	r2, [r3, #20]
    if(usr_config->zero_calib_valid) {
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007584:	2b00      	cmp	r3, #0
 8007586:	d009      	beq.n	800759c <zero_cailbration_stop+0x34>
        encoder->shadow_count = 1 * ENCODER_CPR;
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	f503 638a 	add.w	r3, r3, #1104	@ 0x450
 800758e:	4619      	mov	r1, r3
 8007590:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8007594:	f04f 0300 	mov.w	r3, #0
 8007598:	e941 2302 	strd	r2, r3, [r1, #-8]
    }
}
 800759c:	bf00      	nop
 800759e:	3714      	adds	r7, #20
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <bsp_read_iphase_a>:
#include "bsp_adc.h"


float bsp_read_iphase_a(struct ADC_SENSOR_s *adc_sensor)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b084      	sub	sp, #16
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
    int adc_value = adc_sensor->ADC_a->Instance->JDR1 - adc_sensor->phase_a_adc_offest;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	68d2      	ldr	r2, [r2, #12]
 80075be:	1a9b      	subs	r3, r3, r2
 80075c0:	60fb      	str	r3, [r7, #12]
    // if(ABS(adc_value) <= 5) {
    //     adc_value = 0;
    // }
    return (float)adc_value * SAMPLE_CURR_CON_FACTOR;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	ee07 3a90 	vmov	s15, r3
 80075c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075cc:	ee17 0a90 	vmov	r0, s15
 80075d0:	f7f8 ff72 	bl	80004b8 <__aeabi_f2d>
 80075d4:	a30a      	add	r3, pc, #40	@ (adr r3, 8007600 <bsp_read_iphase_a+0x58>)
 80075d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075da:	f7f8 ffc5 	bl	8000568 <__aeabi_dmul>
 80075de:	4602      	mov	r2, r0
 80075e0:	460b      	mov	r3, r1
 80075e2:	4610      	mov	r0, r2
 80075e4:	4619      	mov	r1, r3
 80075e6:	f7f9 fa59 	bl	8000a9c <__aeabi_d2f>
 80075ea:	4603      	mov	r3, r0
 80075ec:	ee07 3a90 	vmov	s15, r3
}
 80075f0:	eeb0 0a67 	vmov.f32	s0, s15
 80075f4:	3710      	adds	r7, #16
 80075f6:	46bd      	mov	sp, r7
 80075f8:	bd80      	pop	{r7, pc}
 80075fa:	bf00      	nop
 80075fc:	f3af 8000 	nop.w
 8007600:	175d75d9 	.word	0x175d75d9
 8007604:	3f94a14a 	.word	0x3f94a14a

08007608 <bsp_read_iphase_b>:

float bsp_read_iphase_b(struct ADC_SENSOR_s *adc_sensor)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
    int adc_value = adc_sensor->ADC_b->Instance->JDR2 - adc_sensor->phase_b_adc_offset;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	6912      	ldr	r2, [r2, #16]
 800761e:	1a9b      	subs	r3, r3, r2
 8007620:	60fb      	str	r3, [r7, #12]
    // if(ABS(adc_value) <= 5) {
    //     adc_value = 0;
    // }
    return (float)adc_value * SAMPLE_CURR_CON_FACTOR;
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	ee07 3a90 	vmov	s15, r3
 8007628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800762c:	ee17 0a90 	vmov	r0, s15
 8007630:	f7f8 ff42 	bl	80004b8 <__aeabi_f2d>
 8007634:	a30a      	add	r3, pc, #40	@ (adr r3, 8007660 <bsp_read_iphase_b+0x58>)
 8007636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763a:	f7f8 ff95 	bl	8000568 <__aeabi_dmul>
 800763e:	4602      	mov	r2, r0
 8007640:	460b      	mov	r3, r1
 8007642:	4610      	mov	r0, r2
 8007644:	4619      	mov	r1, r3
 8007646:	f7f9 fa29 	bl	8000a9c <__aeabi_d2f>
 800764a:	4603      	mov	r3, r0
 800764c:	ee07 3a90 	vmov	s15, r3
}
 8007650:	eeb0 0a67 	vmov.f32	s0, s15
 8007654:	3710      	adds	r7, #16
 8007656:	46bd      	mov	sp, r7
 8007658:	bd80      	pop	{r7, pc}
 800765a:	bf00      	nop
 800765c:	f3af 8000 	nop.w
 8007660:	175d75d9 	.word	0x175d75d9
 8007664:	3f94a14a 	.word	0x3f94a14a

08007668 <bsp_read_iphase_c>:

float bsp_read_iphase_c(struct ADC_SENSOR_s *adc_sensor)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
    int adc_value = adc_sensor->ADC_c->Instance->JDR3 - adc_sensor->phase_c_adc_offset;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	6952      	ldr	r2, [r2, #20]
 800767e:	1a9b      	subs	r3, r3, r2
 8007680:	60fb      	str	r3, [r7, #12]
    // if(ABS(adc_value) <= 5) {
    //     adc_value = 0;
    // }
    return (float)adc_value * SAMPLE_CURR_CON_FACTOR;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	ee07 3a90 	vmov	s15, r3
 8007688:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800768c:	ee17 0a90 	vmov	r0, s15
 8007690:	f7f8 ff12 	bl	80004b8 <__aeabi_f2d>
 8007694:	a30a      	add	r3, pc, #40	@ (adr r3, 80076c0 <bsp_read_iphase_c+0x58>)
 8007696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769a:	f7f8 ff65 	bl	8000568 <__aeabi_dmul>
 800769e:	4602      	mov	r2, r0
 80076a0:	460b      	mov	r3, r1
 80076a2:	4610      	mov	r0, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	f7f9 f9f9 	bl	8000a9c <__aeabi_d2f>
 80076aa:	4603      	mov	r3, r0
 80076ac:	ee07 3a90 	vmov	s15, r3
}
 80076b0:	eeb0 0a67 	vmov.f32	s0, s15
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	f3af 8000 	nop.w
 80076c0:	175d75d9 	.word	0x175d75d9
 80076c4:	3f94a14a 	.word	0x3f94a14a

080076c8 <pwmc_current_reading_polarization>:


int pwmc_current_reading_polarization(struct ADC_SENSOR_s *adc_sensor,struct PWM_GEN_s *pwm_gen)
{
 80076c8:	b480      	push	{r7}
 80076ca:	b089      	sub	sp, #36	@ 0x24
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
    int i = 0;
 80076d2:	2300      	movs	r3, #0
 80076d4:	61fb      	str	r3, [r7, #28]
    int adc_sum_a = 0;
 80076d6:	2300      	movs	r3, #0
 80076d8:	61bb      	str	r3, [r7, #24]
    int adc_sum_b = 0;
 80076da:	2300      	movs	r3, #0
 80076dc:	617b      	str	r3, [r7, #20]
    int adc_sum_c = 0;
 80076de:	2300      	movs	r3, #0
 80076e0:	613b      	str	r3, [r7, #16]
    
    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f06f 0201 	mvn.w	r2, #1
 80076ec:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){}
 80076ee:	bf00      	nop
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	691b      	ldr	r3, [r3, #16]
 80076f8:	f003 0301 	and.w	r3, r3, #1
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d1f7      	bne.n	80076f0 <pwmc_current_reading_polarization+0x28>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f06f 0201 	mvn.w	r2, #1
 800770a:	611a      	str	r2, [r3, #16]

    while(i < 1024){
 800770c:	e02e      	b.n	800776c <pwmc_current_reading_polarization+0xa4>
        while(SET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){
            __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f06f 0201 	mvn.w	r2, #1
 8007718:	611a      	str	r2, [r3, #16]
            
            i++;
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	3301      	adds	r3, #1
 800771e:	61fb      	str	r3, [r7, #28]

            adc_sum_a += (uint16_t)adc_sensor->ADC_a->Instance->JDR1;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800772a:	b29b      	uxth	r3, r3
 800772c:	461a      	mov	r2, r3
 800772e:	69bb      	ldr	r3, [r7, #24]
 8007730:	4413      	add	r3, r2
 8007732:	61bb      	str	r3, [r7, #24]
            adc_sum_b += (uint16_t)adc_sensor->ADC_b->Instance->JDR2;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800773e:	b29b      	uxth	r3, r3
 8007740:	461a      	mov	r2, r3
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	4413      	add	r3, r2
 8007746:	617b      	str	r3, [r7, #20]
            adc_sum_c += (uint16_t)adc_sensor->ADC_c->Instance->JDR3;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007752:	b29b      	uxth	r3, r3
 8007754:	461a      	mov	r2, r3
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	4413      	add	r3, r2
 800775a:	613b      	str	r3, [r7, #16]
        while(SET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	691b      	ldr	r3, [r3, #16]
 8007764:	f003 0301 	and.w	r3, r3, #1
 8007768:	2b01      	cmp	r3, #1
 800776a:	d0d0      	beq.n	800770e <pwmc_current_reading_polarization+0x46>
    while(i < 1024){
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007772:	dbf3      	blt.n	800775c <pwmc_current_reading_polarization+0x94>
        }
    }
    adc_sensor->phase_a_adc_offest = adc_sum_a / i;
 8007774:	69ba      	ldr	r2, [r7, #24]
 8007776:	69fb      	ldr	r3, [r7, #28]
 8007778:	fb92 f2f3 	sdiv	r2, r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	60da      	str	r2, [r3, #12]
    adc_sensor->phase_b_adc_offset = adc_sum_b / i;
 8007780:	697a      	ldr	r2, [r7, #20]
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	fb92 f2f3 	sdiv	r2, r2, r3
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	611a      	str	r2, [r3, #16]
    adc_sensor->phase_c_adc_offset = adc_sum_c / i;
 800778c:	693a      	ldr	r2, [r7, #16]
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	fb92 f2f3 	sdiv	r2, r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	615a      	str	r2, [r3, #20]

    const int v_out = 2048;
 8007798:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800779c:	60fb      	str	r3, [r7, #12]
    const int check_threshold = 75;
 800779e:	234b      	movs	r3, #75	@ 0x4b
 80077a0:	60bb      	str	r3, [r7, #8]

    if(adc_sensor->phase_a_adc_offest >(v_out + check_threshold) || adc_sensor->phase_a_adc_offest < (v_out - check_threshold)){
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68da      	ldr	r2, [r3, #12]
 80077a6:	68f9      	ldr	r1, [r7, #12]
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	440b      	add	r3, r1
 80077ac:	429a      	cmp	r2, r3
 80077ae:	dc06      	bgt.n	80077be <pwmc_current_reading_polarization+0xf6>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68da      	ldr	r2, [r3, #12]
 80077b4:	68f9      	ldr	r1, [r7, #12]
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	1acb      	subs	r3, r1, r3
 80077ba:	429a      	cmp	r2, r3
 80077bc:	da02      	bge.n	80077c4 <pwmc_current_reading_polarization+0xfc>
        return -1;
 80077be:	f04f 33ff 	mov.w	r3, #4294967295
 80077c2:	e022      	b.n	800780a <pwmc_current_reading_polarization+0x142>
    }
    if(adc_sensor->phase_b_adc_offset >(v_out + check_threshold) || adc_sensor->phase_b_adc_offset < (v_out - check_threshold)){
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	691a      	ldr	r2, [r3, #16]
 80077c8:	68f9      	ldr	r1, [r7, #12]
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	440b      	add	r3, r1
 80077ce:	429a      	cmp	r2, r3
 80077d0:	dc06      	bgt.n	80077e0 <pwmc_current_reading_polarization+0x118>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	691a      	ldr	r2, [r3, #16]
 80077d6:	68f9      	ldr	r1, [r7, #12]
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	1acb      	subs	r3, r1, r3
 80077dc:	429a      	cmp	r2, r3
 80077de:	da02      	bge.n	80077e6 <pwmc_current_reading_polarization+0x11e>
        return -1;
 80077e0:	f04f 33ff 	mov.w	r3, #4294967295
 80077e4:	e011      	b.n	800780a <pwmc_current_reading_polarization+0x142>
    }
    if(adc_sensor->phase_c_adc_offset >(v_out + check_threshold) || adc_sensor->phase_c_adc_offset < (v_out - check_threshold)){
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	695a      	ldr	r2, [r3, #20]
 80077ea:	68f9      	ldr	r1, [r7, #12]
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	440b      	add	r3, r1
 80077f0:	429a      	cmp	r2, r3
 80077f2:	dc06      	bgt.n	8007802 <pwmc_current_reading_polarization+0x13a>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	695a      	ldr	r2, [r3, #20]
 80077f8:	68f9      	ldr	r1, [r7, #12]
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	1acb      	subs	r3, r1, r3
 80077fe:	429a      	cmp	r2, r3
 8007800:	da02      	bge.n	8007808 <pwmc_current_reading_polarization+0x140>
        return -1;
 8007802:	f04f 33ff 	mov.w	r3, #4294967295
 8007806:	e000      	b.n	800780a <pwmc_current_reading_polarization+0x142>
    }

    return 0;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3724      	adds	r7, #36	@ 0x24
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
	...

08007818 <HAL_ADCEx_InjectedConvCpltCallback>:

extern MOTOR_t motor[NUM_MOTORS];

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007818:	b590      	push	{r4, r7, lr}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	4a2d      	ldr	r2, [pc, #180]	@ (80078dc <HAL_ADCEx_InjectedConvCpltCallback+0xc4>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d153      	bne.n	80078d2 <HAL_ADCEx_InjectedConvCpltCallback+0xba>
    {
        if(__HAL_ADC_GET_FLAG(hadc,ADC_FLAG_JEOC))
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0320 	and.w	r3, r3, #32
 8007834:	2b20      	cmp	r3, #32
 8007836:	d14c      	bne.n	80078d2 <HAL_ADCEx_InjectedConvCpltCallback+0xba>
        {
            for (int i = 0; i < NUM_MOTORS; i++) {
 8007838:	2300      	movs	r3, #0
 800783a:	60fb      	str	r3, [r7, #12]
 800783c:	e042      	b.n	80078c4 <HAL_ADCEx_InjectedConvCpltCallback+0xac>
                motor[i].task.high_frequency_task(&motor[i]);
 800783e:	4a28      	ldr	r2, [pc, #160]	@ (80078e0 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8007846:	fb01 f303 	mul.w	r3, r1, r3
 800784a:	4413      	add	r3, r2
 800784c:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 8007850:	3308      	adds	r3, #8
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	68fa      	ldr	r2, [r7, #12]
 8007856:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800785a:	fb01 f202 	mul.w	r2, r1, r2
 800785e:	4920      	ldr	r1, [pc, #128]	@ (80078e0 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 8007860:	440a      	add	r2, r1
 8007862:	4610      	mov	r0, r2
 8007864:	4798      	blx	r3
                motor[i].task.safety_task(&motor[i].task,&motor[i].usrconfig,&motor[i].foc);
 8007866:	4a1e      	ldr	r2, [pc, #120]	@ (80078e0 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800786e:	fb01 f303 	mul.w	r3, r1, r3
 8007872:	4413      	add	r3, r2
 8007874:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 8007878:	330c      	adds	r3, #12
 800787a:	681c      	ldr	r4, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 8007882:	fb02 f303 	mul.w	r3, r2, r3
 8007886:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800788a:	3308      	adds	r3, #8
 800788c:	4a14      	ldr	r2, [pc, #80]	@ (80078e0 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 800788e:	4413      	add	r3, r2
 8007890:	1d18      	adds	r0, r3, #4
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 8007898:	fb02 f303 	mul.w	r3, r2, r3
 800789c:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 80078a0:	3308      	adds	r3, #8
 80078a2:	4a0f      	ldr	r2, [pc, #60]	@ (80078e0 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 80078a4:	1899      	adds	r1, r3, r2
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 80078ac:	fb02 f303 	mul.w	r3, r2, r3
 80078b0:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 80078b4:	3308      	adds	r3, #8
 80078b6:	4a0a      	ldr	r2, [pc, #40]	@ (80078e0 <HAL_ADCEx_InjectedConvCpltCallback+0xc8>)
 80078b8:	4413      	add	r3, r2
 80078ba:	461a      	mov	r2, r3
 80078bc:	47a0      	blx	r4
            for (int i = 0; i < NUM_MOTORS; i++) {
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	3301      	adds	r3, #1
 80078c2:	60fb      	str	r3, [r7, #12]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	ddb9      	ble.n	800783e <HAL_ADCEx_InjectedConvCpltCallback+0x26>
            }
            __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2220      	movs	r2, #32
 80078d0:	601a      	str	r2, [r3, #0]
        }
    }
}
 80078d2:	bf00      	nop
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bd90      	pop	{r4, r7, pc}
 80078da:	bf00      	nop
 80078dc:	50040000 	.word	0x50040000
 80078e0:	20000108 	.word	0x20000108

080078e4 <bsp_adc_init>:


void bsp_adc_init(void)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	af00      	add	r7, sp, #0
    HAL_ADCEx_Calibration_Start(&hadc1,ADC_SINGLE_ENDED);
 80078e8:	217f      	movs	r1, #127	@ 0x7f
 80078ea:	4804      	ldr	r0, [pc, #16]	@ (80078fc <bsp_adc_init+0x18>)
 80078ec:	f003 ffa8 	bl	800b840 <HAL_ADCEx_Calibration_Start>

    HAL_ADCEx_InjectedStart_IT(&hadc1);
 80078f0:	4802      	ldr	r0, [pc, #8]	@ (80078fc <bsp_adc_init+0x18>)
 80078f2:	f004 f805 	bl	800b900 <HAL_ADCEx_InjectedStart_IT>
}
 80078f6:	bf00      	nop
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	20001e70 	.word	0x20001e70

08007900 <enable_motor_drive>:
#include "bsp_gpio.h"

void enable_motor_drive(struct ENABLE_s *enable ,bool is_enable)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	460b      	mov	r3, r1
 800790a:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 800790c:	78fb      	ldrb	r3, [r7, #3]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d008      	beq.n	8007924 <enable_motor_drive+0x24>
        HAL_GPIO_WritePin(enable->motor_enable_gpio, enable->motor_drive_pin, GPIO_PIN_SET);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6818      	ldr	r0, [r3, #0]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	8a1b      	ldrh	r3, [r3, #16]
 800791a:	2201      	movs	r2, #1
 800791c:	4619      	mov	r1, r3
 800791e:	f005 fbb9 	bl	800d094 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->motor_enable_gpio, enable->motor_drive_pin, GPIO_PIN_RESET);
    }
}
 8007922:	e007      	b.n	8007934 <enable_motor_drive+0x34>
        HAL_GPIO_WritePin(enable->motor_enable_gpio, enable->motor_drive_pin, GPIO_PIN_RESET);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6818      	ldr	r0, [r3, #0]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	8a1b      	ldrh	r3, [r3, #16]
 800792c:	2200      	movs	r2, #0
 800792e:	4619      	mov	r1, r3
 8007930:	f005 fbb0 	bl	800d094 <HAL_GPIO_WritePin>
}
 8007934:	bf00      	nop
 8007936:	3708      	adds	r7, #8
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <enable_boost>:

void enable_boost(struct ENABLE_s *enable ,bool is_enable)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	460b      	mov	r3, r1
 8007946:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 8007948:	78fb      	ldrb	r3, [r7, #3]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d008      	beq.n	8007960 <enable_boost+0x24>
        HAL_GPIO_WritePin(enable->motor_boost_gpio, enable->motor_boost_pin, GPIO_PIN_SET);   //test
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6858      	ldr	r0, [r3, #4]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	8a5b      	ldrh	r3, [r3, #18]
 8007956:	2201      	movs	r2, #1
 8007958:	4619      	mov	r1, r3
 800795a:	f005 fb9b 	bl	800d094 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->motor_boost_gpio, enable->motor_boost_pin, GPIO_PIN_RESET);
    }
}
 800795e:	e007      	b.n	8007970 <enable_boost+0x34>
        HAL_GPIO_WritePin(enable->motor_boost_gpio, enable->motor_boost_pin, GPIO_PIN_RESET);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6858      	ldr	r0, [r3, #4]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	8a5b      	ldrh	r3, [r3, #18]
 8007968:	2200      	movs	r2, #0
 800796a:	4619      	mov	r1, r3
 800796c:	f005 fb92 	bl	800d094 <HAL_GPIO_WritePin>
}
 8007970:	bf00      	nop
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <enable_encoder>:

void enable_encoder(struct ENABLE_s *enable ,bool is_enable)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b082      	sub	sp, #8
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
 8007980:	460b      	mov	r3, r1
 8007982:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 8007984:	78fb      	ldrb	r3, [r7, #3]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d008      	beq.n	800799c <enable_encoder+0x24>
        HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_SET);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6898      	ldr	r0, [r3, #8]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	8a9b      	ldrh	r3, [r3, #20]
 8007992:	2201      	movs	r2, #1
 8007994:	4619      	mov	r1, r3
 8007996:	f005 fb7d 	bl	800d094 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_RESET);
    }
}
 800799a:	e007      	b.n	80079ac <enable_encoder+0x34>
        HAL_GPIO_WritePin(enable->encoder_enable_gpio, enable->encoder_enable_pin, GPIO_PIN_RESET);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6898      	ldr	r0, [r3, #8]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	8a9b      	ldrh	r3, [r3, #20]
 80079a4:	2200      	movs	r2, #0
 80079a6:	4619      	mov	r1, r3
 80079a8:	f005 fb74 	bl	800d094 <HAL_GPIO_WritePin>
}
 80079ac:	bf00      	nop
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}

080079b4 <test_gpio>:

void test_gpio(struct ENABLE_s *enable ,bool is_enable)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b082      	sub	sp, #8
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	460b      	mov	r3, r1
 80079be:	70fb      	strb	r3, [r7, #3]
    if(is_enable){
 80079c0:	78fb      	ldrb	r3, [r7, #3]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d008      	beq.n	80079d8 <test_gpio+0x24>
        HAL_GPIO_WritePin(enable->test_gpio, enable->test_pin, GPIO_PIN_SET);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	68d8      	ldr	r0, [r3, #12]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	8adb      	ldrh	r3, [r3, #22]
 80079ce:	2201      	movs	r2, #1
 80079d0:	4619      	mov	r1, r3
 80079d2:	f005 fb5f 	bl	800d094 <HAL_GPIO_WritePin>
    }
    else{
        HAL_GPIO_WritePin(enable->test_gpio, enable->test_pin, GPIO_PIN_RESET);
    }
}
 80079d6:	e007      	b.n	80079e8 <test_gpio+0x34>
        HAL_GPIO_WritePin(enable->test_gpio, enable->test_pin, GPIO_PIN_RESET);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	68d8      	ldr	r0, [r3, #12]
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	8adb      	ldrh	r3, [r3, #22]
 80079e0:	2200      	movs	r2, #0
 80079e2:	4619      	mov	r1, r3
 80079e4:	f005 fb56 	bl	800d094 <HAL_GPIO_WritePin>
}
 80079e8:	bf00      	nop
 80079ea:	3708      	adds	r7, #8
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}

080079f0 <set_a_duty>:
#include "bsp_tim.h"


uint32_t duty_a ,duty_b ,duty_c;
void set_a_duty(struct PWM_GEN_s* pwm_gen,uint32_t duty)
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
    pwm_gen->motor_tim->Instance->CCR1 = duty;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	683a      	ldr	r2, [r7, #0]
 8007a02:	635a      	str	r2, [r3, #52]	@ 0x34
    duty_a = duty;
 8007a04:	4a04      	ldr	r2, [pc, #16]	@ (8007a18 <set_a_duty+0x28>)
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	6013      	str	r3, [r2, #0]
    // HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_1);
    // __HAL_TIM_SET_COMPARE(pwm_gen->motor_tim,TIM_CHANNEL_1,duty);
}
 8007a0a:	bf00      	nop
 8007a0c:	370c      	adds	r7, #12
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	20001a48 	.word	0x20001a48

08007a1c <set_b_duty>:

void set_b_duty(struct PWM_GEN_s* pwm_gen,uint32_t duty)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
    pwm_gen->motor_tim->Instance->CCR2 = duty;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	683a      	ldr	r2, [r7, #0]
 8007a2e:	639a      	str	r2, [r3, #56]	@ 0x38
    duty_b = duty;
 8007a30:	4a04      	ldr	r2, [pc, #16]	@ (8007a44 <set_b_duty+0x28>)
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	6013      	str	r3, [r2, #0]
    // HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_2);
}
 8007a36:	bf00      	nop
 8007a38:	370c      	adds	r7, #12
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	20001a4c 	.word	0x20001a4c

08007a48 <set_c_duty>:


void set_c_duty(struct PWM_GEN_s* pwm_gen,uint32_t duty)
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b083      	sub	sp, #12
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
    pwm_gen->motor_tim->Instance->CCR3 = duty;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	683a      	ldr	r2, [r7, #0]
 8007a5a:	63da      	str	r2, [r3, #60]	@ 0x3c
    duty_c = duty;
 8007a5c:	4a04      	ldr	r2, [pc, #16]	@ (8007a70 <set_c_duty+0x28>)
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	6013      	str	r3, [r2, #0]
    // HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_3);
}
 8007a62:	bf00      	nop
 8007a64:	370c      	adds	r7, #12
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	20001a50 	.word	0x20001a50

08007a74 <switch_on_pwm>:

void switch_on_pwm(struct PWM_GEN_s* pwm_gen)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
    set_a_duty(pwm_gen,TIM_PERIOD_CLOCK/2);
 8007a7c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f7ff ffb5 	bl	80079f0 <set_a_duty>
    set_b_duty(pwm_gen,TIM_PERIOD_CLOCK/2);
 8007a86:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f7ff ffc6 	bl	8007a1c <set_b_duty>
    set_c_duty(pwm_gen,TIM_PERIOD_CLOCK/2);
 8007a90:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f7ff ffd7 	bl	8007a48 <set_c_duty>

    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f06f 0201 	mvn.w	r2, #1
 8007aa4:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){};
 8007aa6:	bf00      	nop
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	f003 0301 	and.w	r3, r3, #1
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d1f7      	bne.n	8007aa8 <switch_on_pwm+0x34>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f06f 0201 	mvn.w	r2, #1
 8007ac2:	611a      	str	r2, [r3, #16]

    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_1);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2100      	movs	r1, #0
 8007aca:	4618      	mov	r0, r3
 8007acc:	f007 f854 	bl	800eb78 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_2);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	2104      	movs	r1, #4
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f007 f84e 	bl	800eb78 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_3);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2108      	movs	r1, #8
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f007 f848 	bl	800eb78 <HAL_TIM_OC_Start>

}
 8007ae8:	bf00      	nop
 8007aea:	3708      	adds	r7, #8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <switch_off_pwm>:

void switch_off_pwm(struct PWM_GEN_s* pwm_gen)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
	HAL_TIM_OC_Stop(pwm_gen->motor_tim, TIM_CHANNEL_1);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	2100      	movs	r1, #0
 8007afe:	4618      	mov	r0, r3
 8007b00:	f007 f940 	bl	800ed84 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(pwm_gen->motor_tim, TIM_CHANNEL_2);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2104      	movs	r1, #4
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f007 f93a 	bl	800ed84 <HAL_TIM_OC_Stop>
	HAL_TIM_OC_Stop(pwm_gen->motor_tim, TIM_CHANNEL_3);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2108      	movs	r1, #8
 8007b16:	4618      	mov	r0, r3
 8007b18:	f007 f934 	bl	800ed84 <HAL_TIM_OC_Stop>

    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f06f 0201 	mvn.w	r2, #1
 8007b26:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){};
 8007b28:	bf00      	nop
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	691b      	ldr	r3, [r3, #16]
 8007b32:	f003 0301 	and.w	r3, r3, #1
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d1f7      	bne.n	8007b2a <switch_off_pwm+0x3a>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f06f 0201 	mvn.w	r2, #1
 8007b44:	611a      	str	r2, [r3, #16]

}
 8007b46:	bf00      	nop
 8007b48:	3708      	adds	r7, #8
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	bd80      	pop	{r7, pc}

08007b4e <turn_on_low_sides_pwm>:

void turn_on_low_sides_pwm(struct PWM_GEN_s* pwm_gen)
{
 8007b4e:	b580      	push	{r7, lr}
 8007b50:	b082      	sub	sp, #8
 8007b52:	af00      	add	r7, sp, #0
 8007b54:	6078      	str	r0, [r7, #4]
    set_a_duty(pwm_gen,0);
 8007b56:	2100      	movs	r1, #0
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff ff49 	bl	80079f0 <set_a_duty>
    set_b_duty(pwm_gen,0);
 8007b5e:	2100      	movs	r1, #0
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7ff ff5b 	bl	8007a1c <set_b_duty>
    set_c_duty(pwm_gen,0);
 8007b66:	2100      	movs	r1, #0
 8007b68:	6878      	ldr	r0, [r7, #4]
 8007b6a:	f7ff ff6d 	bl	8007a48 <set_c_duty>

    __HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	f06f 0201 	mvn.w	r2, #1
 8007b78:	611a      	str	r2, [r3, #16]
    while(RESET == __HAL_TIM_GET_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE)){};
 8007b7a:	bf00      	nop
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	f003 0301 	and.w	r3, r3, #1
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d1f7      	bne.n	8007b7c <turn_on_low_sides_pwm+0x2e>
	__HAL_TIM_CLEAR_FLAG(pwm_gen->motor_tim,TIM_FLAG_UPDATE);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f06f 0201 	mvn.w	r2, #1
 8007b96:	611a      	str	r2, [r3, #16]

    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_1);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f006 ffea 	bl	800eb78 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_2);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2104      	movs	r1, #4
 8007baa:	4618      	mov	r0, r3
 8007bac:	f006 ffe4 	bl	800eb78 <HAL_TIM_OC_Start>
    HAL_TIM_OC_Start(pwm_gen->motor_tim,TIM_CHANNEL_3);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2108      	movs	r1, #8
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f006 ffde 	bl	800eb78 <HAL_TIM_OC_Start>
}
 8007bbc:	bf00      	nop
 8007bbe:	3708      	adds	r7, #8
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <bsp_tim_init>:


void bsp_tim_init(void)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start_IT(&htim1);
 8007bc8:	481d      	ldr	r0, [pc, #116]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007bca:	f006 ff03 	bl	800e9d4 <HAL_TIM_Base_Start_IT>

    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8007bce:	2100      	movs	r1, #0
 8007bd0:	481b      	ldr	r0, [pc, #108]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007bd2:	f007 f9c5 	bl	800ef60 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_2);
 8007bd6:	2104      	movs	r1, #4
 8007bd8:	4819      	ldr	r0, [pc, #100]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007bda:	f007 f9c1 	bl	800ef60 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_3);
 8007bde:	2108      	movs	r1, #8
 8007be0:	4817      	ldr	r0, [pc, #92]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007be2:	f007 f9bd 	bl	800ef60 <HAL_TIM_PWM_Start>

    HAL_TIM_OC_Start(&htim1,TIM_CHANNEL_4);
 8007be6:	210c      	movs	r1, #12
 8007be8:	4815      	ldr	r0, [pc, #84]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007bea:	f006 ffc5 	bl	800eb78 <HAL_TIM_OC_Start>

    __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(&htim1);
 8007bee:	4b14      	ldr	r3, [pc, #80]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bf4:	4b12      	ldr	r3, [pc, #72]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007bfc:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_DBGMCU_FREEZE_TIM1();
 8007bfe:	4b11      	ldr	r3, [pc, #68]	@ (8007c44 <bsp_tim_init+0x80>)
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	4a10      	ldr	r2, [pc, #64]	@ (8007c44 <bsp_tim_init+0x80>)
 8007c04:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8007c08:	6113      	str	r3, [r2, #16]
	__HAL_TIM_MOE_ENABLE(&htim1);
 8007c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c10:	4b0b      	ldr	r3, [pc, #44]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007c18:	645a      	str	r2, [r3, #68]	@ 0x44
    
	__HAL_TIM_ENABLE_IT(&htim1,TIM_IT_BREAK);
 8007c1a:	4b09      	ldr	r3, [pc, #36]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	68da      	ldr	r2, [r3, #12]
 8007c20:	4b07      	ldr	r3, [pc, #28]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007c28:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_IT(&htim1,TIM_IT_UPDATE);	
 8007c2a:	4b05      	ldr	r3, [pc, #20]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	68da      	ldr	r2, [r3, #12]
 8007c30:	4b03      	ldr	r3, [pc, #12]	@ (8007c40 <bsp_tim_init+0x7c>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f042 0201 	orr.w	r2, r2, #1
 8007c38:	60da      	str	r2, [r3, #12]
    
}
 8007c3a:	bf00      	nop
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	20001f24 	.word	0x20001f24
 8007c44:	e0042000 	.word	0xe0042000

08007c48 <bsp_usart_init>:
uint8_t usart3_dma_rx_buf[BAT_RECE_BUFF_SIZE];

extern MOTOR_t motor[NUM_MOTORS];

void bsp_usart_init()
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	af00      	add	r7, sp, #0
    HAL_UART_Receive_DMA (&huart1, usart1_dma_rx_buf,MAIN_RECE_BUFF_SIZE);
 8007c4c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c50:	4938      	ldr	r1, [pc, #224]	@ (8007d34 <bsp_usart_init+0xec>)
 8007c52:	4839      	ldr	r0, [pc, #228]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c54:	f008 f98a 	bl	800ff6c <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8007c58:	4b37      	ldr	r3, [pc, #220]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	4b36      	ldr	r3, [pc, #216]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f042 0210 	orr.w	r2, r2, #16
 8007c66:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_IDLEFLAG(&huart1);
 8007c68:	4b33      	ldr	r3, [pc, #204]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	2210      	movs	r2, #16
 8007c6e:	621a      	str	r2, [r3, #32]
    __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8007c70:	4b31      	ldr	r3, [pc, #196]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	681a      	ldr	r2, [r3, #0]
 8007c78:	4b2f      	ldr	r3, [pc, #188]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0204 	orr.w	r2, r2, #4
 8007c82:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_TC);
 8007c84:	4b2c      	ldr	r3, [pc, #176]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	681a      	ldr	r2, [r3, #0]
 8007c8c:	4b2a      	ldr	r3, [pc, #168]	@ (8007d38 <bsp_usart_init+0xf0>)
 8007c8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f042 0202 	orr.w	r2, r2, #2
 8007c96:	601a      	str	r2, [r3, #0]

    HAL_UART_Receive_DMA (&huart2, usart2_dma_rx_buf,ENC_RECE_BUFF_SIZE);
 8007c98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c9c:	4927      	ldr	r1, [pc, #156]	@ (8007d3c <bsp_usart_init+0xf4>)
 8007c9e:	4828      	ldr	r0, [pc, #160]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007ca0:	f008 f964 	bl	800ff6c <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8007ca4:	4b26      	ldr	r3, [pc, #152]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	4b25      	ldr	r3, [pc, #148]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f042 0210 	orr.w	r2, r2, #16
 8007cb2:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8007cb4:	4b22      	ldr	r3, [pc, #136]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	2210      	movs	r2, #16
 8007cba:	621a      	str	r2, [r3, #32]
    __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8007cbc:	4b20      	ldr	r3, [pc, #128]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007cbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	681a      	ldr	r2, [r3, #0]
 8007cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007cc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f042 0204 	orr.w	r2, r2, #4
 8007cce:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_TC);
 8007cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	4b19      	ldr	r3, [pc, #100]	@ (8007d40 <bsp_usart_init+0xf8>)
 8007cda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f042 0202 	orr.w	r2, r2, #2
 8007ce2:	601a      	str	r2, [r3, #0]
    // HAL_UART_Receive_IT(&huart1, usart2_dma_rx_buf, ENC_RECE_BUFF_SIZE);

    HAL_UART_Receive_DMA (&huart3, usart3_dma_rx_buf,BAT_RECE_BUFF_SIZE);
 8007ce4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007ce8:	4916      	ldr	r1, [pc, #88]	@ (8007d44 <bsp_usart_init+0xfc>)
 8007cea:	4817      	ldr	r0, [pc, #92]	@ (8007d48 <bsp_usart_init+0x100>)
 8007cec:	f008 f93e 	bl	800ff6c <HAL_UART_Receive_DMA>
    __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8007cf0:	4b15      	ldr	r3, [pc, #84]	@ (8007d48 <bsp_usart_init+0x100>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	4b14      	ldr	r3, [pc, #80]	@ (8007d48 <bsp_usart_init+0x100>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f042 0210 	orr.w	r2, r2, #16
 8007cfe:	601a      	str	r2, [r3, #0]
    __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8007d00:	4b11      	ldr	r3, [pc, #68]	@ (8007d48 <bsp_usart_init+0x100>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2210      	movs	r2, #16
 8007d06:	621a      	str	r2, [r3, #32]
    __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8007d08:	4b0f      	ldr	r3, [pc, #60]	@ (8007d48 <bsp_usart_init+0x100>)
 8007d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	4b0d      	ldr	r3, [pc, #52]	@ (8007d48 <bsp_usart_init+0x100>)
 8007d12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f042 0204 	orr.w	r2, r2, #4
 8007d1a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_TC);
 8007d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d48 <bsp_usart_init+0x100>)
 8007d1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681a      	ldr	r2, [r3, #0]
 8007d24:	4b08      	ldr	r3, [pc, #32]	@ (8007d48 <bsp_usart_init+0x100>)
 8007d26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f042 0202 	orr.w	r2, r2, #2
 8007d2e:	601a      	str	r2, [r3, #0]
}
 8007d30:	bf00      	nop
 8007d32:	bd80      	pop	{r7, pc}
 8007d34:	20001a54 	.word	0x20001a54
 8007d38:	20001f70 	.word	0x20001f70
 8007d3c:	20001b54 	.word	0x20001b54
 8007d40:	20001ff8 	.word	0x20001ff8
 8007d44:	20001d54 	.word	0x20001d54
 8007d48:	20002080 	.word	0x20002080

08007d4c <bsp_uart_idle_callback>:

void bsp_uart_idle_callback(void *uart)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef *huart = (UART_HandleTypeDef *)uart;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	60fb      	str	r3, [r7, #12]
    if(huart->Instance == USART1) {
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a12      	ldr	r2, [pc, #72]	@ (8007da8 <bsp_uart_idle_callback+0x5c>)
 8007d5e:	4293      	cmp	r3, r2
 8007d60:	d107      	bne.n	8007d72 <bsp_uart_idle_callback+0x26>
        motor[0].main_comm.rx_idle(&motor[0].main_comm);
 8007d62:	4b12      	ldr	r3, [pc, #72]	@ (8007dac <bsp_uart_idle_callback+0x60>)
 8007d64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d68:	f8d3 347c 	ldr.w	r3, [r3, #1148]	@ 0x47c
 8007d6c:	4810      	ldr	r0, [pc, #64]	@ (8007db0 <bsp_uart_idle_callback+0x64>)
 8007d6e:	4798      	blx	r3
        motor[0].encoder.rx_idle(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.rx_idle(&motor[0].battery);
    }
}
 8007d70:	e016      	b.n	8007da0 <bsp_uart_idle_callback+0x54>
    else if(huart->Instance == USART2) {
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a0f      	ldr	r2, [pc, #60]	@ (8007db4 <bsp_uart_idle_callback+0x68>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d105      	bne.n	8007d88 <bsp_uart_idle_callback+0x3c>
        motor[0].encoder.rx_idle(&motor[0].encoder);
 8007d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8007dac <bsp_uart_idle_callback+0x60>)
 8007d7e:	f8d3 3fb4 	ldr.w	r3, [r3, #4020]	@ 0xfb4
 8007d82:	480d      	ldr	r0, [pc, #52]	@ (8007db8 <bsp_uart_idle_callback+0x6c>)
 8007d84:	4798      	blx	r3
}
 8007d86:	e00b      	b.n	8007da0 <bsp_uart_idle_callback+0x54>
    else if(huart->Instance == USART3) {
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a0b      	ldr	r2, [pc, #44]	@ (8007dbc <bsp_uart_idle_callback+0x70>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d106      	bne.n	8007da0 <bsp_uart_idle_callback+0x54>
        motor[0].battery.rx_idle(&motor[0].battery);
 8007d92:	4b06      	ldr	r3, [pc, #24]	@ (8007dac <bsp_uart_idle_callback+0x60>)
 8007d94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007d98:	f8d3 322c 	ldr.w	r3, [r3, #556]	@ 0x22c
 8007d9c:	4808      	ldr	r0, [pc, #32]	@ (8007dc0 <bsp_uart_idle_callback+0x74>)
 8007d9e:	4798      	blx	r3
}
 8007da0:	bf00      	nop
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}
 8007da8:	40013800 	.word	0x40013800
 8007dac:	20000108 	.word	0x20000108
 8007db0:	20001348 	.word	0x20001348
 8007db4:	40004400 	.word	0x40004400
 8007db8:	20000c20 	.word	0x20000c20
 8007dbc:	40004800 	.word	0x40004800
 8007dc0:	200010c8 	.word	0x200010c8

08007dc4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b082      	sub	sp, #8
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a12      	ldr	r2, [pc, #72]	@ (8007e1c <HAL_UART_TxCpltCallback+0x58>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d107      	bne.n	8007de6 <HAL_UART_TxCpltCallback+0x22>
        motor[0].main_comm.tx_cp(&motor[0].main_comm);
 8007dd6:	4b12      	ldr	r3, [pc, #72]	@ (8007e20 <HAL_UART_TxCpltCallback+0x5c>)
 8007dd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ddc:	f8d3 3478 	ldr.w	r3, [r3, #1144]	@ 0x478
 8007de0:	4810      	ldr	r0, [pc, #64]	@ (8007e24 <HAL_UART_TxCpltCallback+0x60>)
 8007de2:	4798      	blx	r3
        motor[0].encoder.tx_cp(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.tx_cp(&motor[0].battery);
    }
}
 8007de4:	e016      	b.n	8007e14 <HAL_UART_TxCpltCallback+0x50>
    else if(huart->Instance == USART2) {
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a0f      	ldr	r2, [pc, #60]	@ (8007e28 <HAL_UART_TxCpltCallback+0x64>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d105      	bne.n	8007dfc <HAL_UART_TxCpltCallback+0x38>
        motor[0].encoder.tx_cp(&motor[0].encoder);
 8007df0:	4b0b      	ldr	r3, [pc, #44]	@ (8007e20 <HAL_UART_TxCpltCallback+0x5c>)
 8007df2:	f8d3 3fb0 	ldr.w	r3, [r3, #4016]	@ 0xfb0
 8007df6:	480d      	ldr	r0, [pc, #52]	@ (8007e2c <HAL_UART_TxCpltCallback+0x68>)
 8007df8:	4798      	blx	r3
}
 8007dfa:	e00b      	b.n	8007e14 <HAL_UART_TxCpltCallback+0x50>
    else if(huart->Instance == USART3) {
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a0b      	ldr	r2, [pc, #44]	@ (8007e30 <HAL_UART_TxCpltCallback+0x6c>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d106      	bne.n	8007e14 <HAL_UART_TxCpltCallback+0x50>
        motor[0].battery.tx_cp(&motor[0].battery);
 8007e06:	4b06      	ldr	r3, [pc, #24]	@ (8007e20 <HAL_UART_TxCpltCallback+0x5c>)
 8007e08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e0c:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 8007e10:	4808      	ldr	r0, [pc, #32]	@ (8007e34 <HAL_UART_TxCpltCallback+0x70>)
 8007e12:	4798      	blx	r3
}
 8007e14:	bf00      	nop
 8007e16:	3708      	adds	r7, #8
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	40013800 	.word	0x40013800
 8007e20:	20000108 	.word	0x20000108
 8007e24:	20001348 	.word	0x20001348
 8007e28:	40004400 	.word	0x40004400
 8007e2c:	20000c20 	.word	0x20000c20
 8007e30:	40004800 	.word	0x40004800
 8007e34:	200010c8 	.word	0x200010c8

08007e38 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b082      	sub	sp, #8
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a12      	ldr	r2, [pc, #72]	@ (8007e90 <HAL_UART_RxHalfCpltCallback+0x58>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d107      	bne.n	8007e5a <HAL_UART_RxHalfCpltCallback+0x22>
        motor[0].main_comm.rx_half(&motor[0].main_comm);
 8007e4a:	4b12      	ldr	r3, [pc, #72]	@ (8007e94 <HAL_UART_RxHalfCpltCallback+0x5c>)
 8007e4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e50:	f8d3 3480 	ldr.w	r3, [r3, #1152]	@ 0x480
 8007e54:	4810      	ldr	r0, [pc, #64]	@ (8007e98 <HAL_UART_RxHalfCpltCallback+0x60>)
 8007e56:	4798      	blx	r3
        motor[0].encoder.rx_half(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.rx_half(&motor[0].battery);
    }
}
 8007e58:	e016      	b.n	8007e88 <HAL_UART_RxHalfCpltCallback+0x50>
    else if(huart->Instance == USART2) {
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a0f      	ldr	r2, [pc, #60]	@ (8007e9c <HAL_UART_RxHalfCpltCallback+0x64>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d105      	bne.n	8007e70 <HAL_UART_RxHalfCpltCallback+0x38>
        motor[0].encoder.rx_half(&motor[0].encoder);
 8007e64:	4b0b      	ldr	r3, [pc, #44]	@ (8007e94 <HAL_UART_RxHalfCpltCallback+0x5c>)
 8007e66:	f8d3 3fb8 	ldr.w	r3, [r3, #4024]	@ 0xfb8
 8007e6a:	480d      	ldr	r0, [pc, #52]	@ (8007ea0 <HAL_UART_RxHalfCpltCallback+0x68>)
 8007e6c:	4798      	blx	r3
}
 8007e6e:	e00b      	b.n	8007e88 <HAL_UART_RxHalfCpltCallback+0x50>
    else if(huart->Instance == USART3) {
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a0b      	ldr	r2, [pc, #44]	@ (8007ea4 <HAL_UART_RxHalfCpltCallback+0x6c>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d106      	bne.n	8007e88 <HAL_UART_RxHalfCpltCallback+0x50>
        motor[0].battery.rx_half(&motor[0].battery);
 8007e7a:	4b06      	ldr	r3, [pc, #24]	@ (8007e94 <HAL_UART_RxHalfCpltCallback+0x5c>)
 8007e7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007e80:	f8d3 3230 	ldr.w	r3, [r3, #560]	@ 0x230
 8007e84:	4808      	ldr	r0, [pc, #32]	@ (8007ea8 <HAL_UART_RxHalfCpltCallback+0x70>)
 8007e86:	4798      	blx	r3
}
 8007e88:	bf00      	nop
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	40013800 	.word	0x40013800
 8007e94:	20000108 	.word	0x20000108
 8007e98:	20001348 	.word	0x20001348
 8007e9c:	40004400 	.word	0x40004400
 8007ea0:	20000c20 	.word	0x20000c20
 8007ea4:	40004800 	.word	0x40004800
 8007ea8:	200010c8 	.word	0x200010c8

08007eac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4a12      	ldr	r2, [pc, #72]	@ (8007f04 <HAL_UART_RxCpltCallback+0x58>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d107      	bne.n	8007ece <HAL_UART_RxCpltCallback+0x22>
        motor[0].main_comm.rx_cp(&motor[0].main_comm);
 8007ebe:	4b12      	ldr	r3, [pc, #72]	@ (8007f08 <HAL_UART_RxCpltCallback+0x5c>)
 8007ec0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ec4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	@ 0x484
 8007ec8:	4810      	ldr	r0, [pc, #64]	@ (8007f0c <HAL_UART_RxCpltCallback+0x60>)
 8007eca:	4798      	blx	r3
        motor[0].encoder.rx_cp(&motor[0].encoder);
    }
    else if(huart->Instance == USART3) {
        motor[0].battery.rx_cp(&motor[0].battery);
    }
}
 8007ecc:	e016      	b.n	8007efc <HAL_UART_RxCpltCallback+0x50>
    else if(huart->Instance == USART2) {
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a0f      	ldr	r2, [pc, #60]	@ (8007f10 <HAL_UART_RxCpltCallback+0x64>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d105      	bne.n	8007ee4 <HAL_UART_RxCpltCallback+0x38>
        motor[0].encoder.rx_cp(&motor[0].encoder);
 8007ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8007f08 <HAL_UART_RxCpltCallback+0x5c>)
 8007eda:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 8007ede:	480d      	ldr	r0, [pc, #52]	@ (8007f14 <HAL_UART_RxCpltCallback+0x68>)
 8007ee0:	4798      	blx	r3
}
 8007ee2:	e00b      	b.n	8007efc <HAL_UART_RxCpltCallback+0x50>
    else if(huart->Instance == USART3) {
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8007f18 <HAL_UART_RxCpltCallback+0x6c>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d106      	bne.n	8007efc <HAL_UART_RxCpltCallback+0x50>
        motor[0].battery.rx_cp(&motor[0].battery);
 8007eee:	4b06      	ldr	r3, [pc, #24]	@ (8007f08 <HAL_UART_RxCpltCallback+0x5c>)
 8007ef0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ef4:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 8007ef8:	4808      	ldr	r0, [pc, #32]	@ (8007f1c <HAL_UART_RxCpltCallback+0x70>)
 8007efa:	4798      	blx	r3
}
 8007efc:	bf00      	nop
 8007efe:	3708      	adds	r7, #8
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}
 8007f04:	40013800 	.word	0x40013800
 8007f08:	20000108 	.word	0x20000108
 8007f0c:	20001348 	.word	0x20001348
 8007f10:	40004400 	.word	0x40004400
 8007f14:	20000c20 	.word	0x20000c20
 8007f18:	40004800 	.word	0x40004800
 8007f1c:	200010c8 	.word	0x200010c8

08007f20 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a42      	ldr	r2, [pc, #264]	@ (8008038 <HAL_UART_ErrorCallback+0x118>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d126      	bne.n	8007f80 <HAL_UART_ErrorCallback+0x60>
        HAL_UART_Receive_DMA (&huart1, usart1_dma_rx_buf,MAIN_RECE_BUFF_SIZE);
 8007f32:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007f36:	4941      	ldr	r1, [pc, #260]	@ (800803c <HAL_UART_ErrorCallback+0x11c>)
 8007f38:	4841      	ldr	r0, [pc, #260]	@ (8008040 <HAL_UART_ErrorCallback+0x120>)
 8007f3a:	f008 f817 	bl	800ff6c <HAL_UART_Receive_DMA>
        __HAL_UART_ENABLE_IT(&huart1, UART_IT_IDLE);
 8007f3e:	4b40      	ldr	r3, [pc, #256]	@ (8008040 <HAL_UART_ErrorCallback+0x120>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	681a      	ldr	r2, [r3, #0]
 8007f44:	4b3e      	ldr	r3, [pc, #248]	@ (8008040 <HAL_UART_ErrorCallback+0x120>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f042 0210 	orr.w	r2, r2, #16
 8007f4c:	601a      	str	r2, [r3, #0]
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8007f4e:	4b3d      	ldr	r3, [pc, #244]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2210      	movs	r2, #16
 8007f54:	621a      	str	r2, [r3, #32]
        __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_HT);
 8007f56:	4b3a      	ldr	r3, [pc, #232]	@ (8008040 <HAL_UART_ErrorCallback+0x120>)
 8007f58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	4b38      	ldr	r3, [pc, #224]	@ (8008040 <HAL_UART_ErrorCallback+0x120>)
 8007f60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f042 0204 	orr.w	r2, r2, #4
 8007f68:	601a      	str	r2, [r3, #0]
        __HAL_DMA_ENABLE_IT(huart1.hdmarx, DMA_IT_TC);
 8007f6a:	4b35      	ldr	r3, [pc, #212]	@ (8008040 <HAL_UART_ErrorCallback+0x120>)
 8007f6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	4b33      	ldr	r3, [pc, #204]	@ (8008040 <HAL_UART_ErrorCallback+0x120>)
 8007f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f042 0202 	orr.w	r2, r2, #2
 8007f7c:	601a      	str	r2, [r3, #0]
        __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_HT);
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_TC);
    }
 8007f7e:	e056      	b.n	800802e <HAL_UART_ErrorCallback+0x10e>
    else if(huart->Instance == USART2) {
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a30      	ldr	r2, [pc, #192]	@ (8008048 <HAL_UART_ErrorCallback+0x128>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d126      	bne.n	8007fd8 <HAL_UART_ErrorCallback+0xb8>
        HAL_UART_Receive_DMA (&huart2, usart2_dma_rx_buf,ENC_RECE_BUFF_SIZE);
 8007f8a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007f8e:	492f      	ldr	r1, [pc, #188]	@ (800804c <HAL_UART_ErrorCallback+0x12c>)
 8007f90:	482c      	ldr	r0, [pc, #176]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007f92:	f007 ffeb 	bl	800ff6c <HAL_UART_Receive_DMA>
        __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 8007f96:	4b2b      	ldr	r3, [pc, #172]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	4b29      	ldr	r3, [pc, #164]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f042 0210 	orr.w	r2, r2, #16
 8007fa4:	601a      	str	r2, [r3, #0]
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8007fa6:	4b27      	ldr	r3, [pc, #156]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	2210      	movs	r2, #16
 8007fac:	621a      	str	r2, [r3, #32]
        __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_HT);
 8007fae:	4b25      	ldr	r3, [pc, #148]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007fb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	681a      	ldr	r2, [r3, #0]
 8007fb6:	4b23      	ldr	r3, [pc, #140]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f042 0204 	orr.w	r2, r2, #4
 8007fc0:	601a      	str	r2, [r3, #0]
        __HAL_DMA_ENABLE_IT(huart2.hdmarx, DMA_IT_TC);
 8007fc2:	4b20      	ldr	r3, [pc, #128]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007fc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	4b1e      	ldr	r3, [pc, #120]	@ (8008044 <HAL_UART_ErrorCallback+0x124>)
 8007fcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f042 0202 	orr.w	r2, r2, #2
 8007fd4:	601a      	str	r2, [r3, #0]
 8007fd6:	e02a      	b.n	800802e <HAL_UART_ErrorCallback+0x10e>
    else if(huart->Instance == USART3) {
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8008050 <HAL_UART_ErrorCallback+0x130>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d125      	bne.n	800802e <HAL_UART_ErrorCallback+0x10e>
        HAL_UART_Receive_DMA (&huart3, usart3_dma_rx_buf,ENC_RECE_BUFF_SIZE);
 8007fe2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fe6:	491b      	ldr	r1, [pc, #108]	@ (8008054 <HAL_UART_ErrorCallback+0x134>)
 8007fe8:	481b      	ldr	r0, [pc, #108]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 8007fea:	f007 ffbf 	bl	800ff6c <HAL_UART_Receive_DMA>
        __HAL_UART_ENABLE_IT(&huart3, UART_IT_IDLE);
 8007fee:	4b1a      	ldr	r3, [pc, #104]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	4b18      	ldr	r3, [pc, #96]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f042 0210 	orr.w	r2, r2, #16
 8007ffc:	601a      	str	r2, [r3, #0]
        __HAL_UART_CLEAR_IDLEFLAG(&huart3);
 8007ffe:	4b16      	ldr	r3, [pc, #88]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2210      	movs	r2, #16
 8008004:	621a      	str	r2, [r3, #32]
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8008006:	4b14      	ldr	r3, [pc, #80]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 8008008:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	4b12      	ldr	r3, [pc, #72]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 8008010:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f042 0204 	orr.w	r2, r2, #4
 8008018:	601a      	str	r2, [r3, #0]
        __HAL_DMA_ENABLE_IT(huart3.hdmarx, DMA_IT_TC);
 800801a:	4b0f      	ldr	r3, [pc, #60]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 800801c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	4b0d      	ldr	r3, [pc, #52]	@ (8008058 <HAL_UART_ErrorCallback+0x138>)
 8008024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f042 0202 	orr.w	r2, r2, #2
 800802c:	601a      	str	r2, [r3, #0]
 800802e:	bf00      	nop
 8008030:	3708      	adds	r7, #8
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}
 8008036:	bf00      	nop
 8008038:	40013800 	.word	0x40013800
 800803c:	20001a54 	.word	0x20001a54
 8008040:	20001f70 	.word	0x20001f70
 8008044:	20001ff8 	.word	0x20001ff8
 8008048:	40004400 	.word	0x40004400
 800804c:	20001b54 	.word	0x20001b54
 8008050:	40004800 	.word	0x40004800
 8008054:	20001d54 	.word	0x20001d54
 8008058:	20002080 	.word	0x20002080

0800805c <DWT_Tick_TimerInit>:
#define  DEM_CR             (*(volatile uint32_t *)0xE000EDFC)
#define  DEM_CR_TRCENA      (1 << 24)
#define  DWT_CR_CYCCNTENA   (1 <<  0)

void DWT_Tick_TimerInit(void)
{
 800805c:	b480      	push	{r7}
 800805e:	af00      	add	r7, sp, #0
    if(!((DEM_CR & DEM_CR_TRCENA) && DWT_CR & DWT_CR_CYCCNTENA))
 8008060:	4b12      	ldr	r3, [pc, #72]	@ (80080ac <DWT_Tick_TimerInit+0x50>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d005      	beq.n	8008078 <DWT_Tick_TimerInit+0x1c>
 800806c:	4b10      	ldr	r3, [pc, #64]	@ (80080b0 <DWT_Tick_TimerInit+0x54>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0301 	and.w	r3, r3, #1
 8008074:	2b00      	cmp	r3, #0
 8008076:	d114      	bne.n	80080a2 <DWT_Tick_TimerInit+0x46>
    {
        DEM_CR         |=  DEM_CR_TRCENA; 
 8008078:	4b0c      	ldr	r3, [pc, #48]	@ (80080ac <DWT_Tick_TimerInit+0x50>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a0b      	ldr	r2, [pc, #44]	@ (80080ac <DWT_Tick_TimerInit+0x50>)
 800807e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008082:	6013      	str	r3, [r2, #0]
		DWT_LAR        |=  DWT_LAR_UNLOCK;		
 8008084:	4b0b      	ldr	r3, [pc, #44]	@ (80080b4 <DWT_Tick_TimerInit+0x58>)
 8008086:	681a      	ldr	r2, [r3, #0]
 8008088:	490a      	ldr	r1, [pc, #40]	@ (80080b4 <DWT_Tick_TimerInit+0x58>)
 800808a:	4b0b      	ldr	r3, [pc, #44]	@ (80080b8 <DWT_Tick_TimerInit+0x5c>)
 800808c:	4313      	orrs	r3, r2
 800808e:	600b      	str	r3, [r1, #0]
        DWT_CR         |=  DWT_CR_CYCCNTENA;  
 8008090:	4b07      	ldr	r3, [pc, #28]	@ (80080b0 <DWT_Tick_TimerInit+0x54>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a06      	ldr	r2, [pc, #24]	@ (80080b0 <DWT_Tick_TimerInit+0x54>)
 8008096:	f043 0301 	orr.w	r3, r3, #1
 800809a:	6013      	str	r3, [r2, #0]
        DWT_CYCCNT      = 0u;               
 800809c:	4b07      	ldr	r3, [pc, #28]	@ (80080bc <DWT_Tick_TimerInit+0x60>)
 800809e:	2200      	movs	r2, #0
 80080a0:	601a      	str	r2, [r3, #0]
    }    
}
 80080a2:	bf00      	nop
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr
 80080ac:	e000edfc 	.word	0xe000edfc
 80080b0:	e0001000 	.word	0xe0001000
 80080b4:	e0001fb0 	.word	0xe0001fb0
 80080b8:	c5acce55 	.word	0xc5acce55
 80080bc:	e0001004 	.word	0xe0001004

080080c0 <DWT_Tick_TimerGet>:
{  
    DWT_CYCCNT = 0u;
}

uint32_t DWT_Tick_TimerGet(void)
{
 80080c0:	b480      	push	{r7}
 80080c2:	af00      	add	r7, sp, #0
    return DWT_CYCCNT;
 80080c4:	4b03      	ldr	r3, [pc, #12]	@ (80080d4 <DWT_Tick_TimerGet+0x14>)
 80080c6:	681b      	ldr	r3, [r3, #0]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	46bd      	mov	sp, r7
 80080cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop
 80080d4:	e0001004 	.word	0xe0001004

080080d8 <DWT_Time_Run>:
#pragma pack(4)
int64_t SysTime=0,SysTime_N=0;
int64_t Tick_Time_last;
int32_t Tick_Time_Star=1;
float DWT_Time_Run(void)
{
 80080d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080dc:	b084      	sub	sp, #16
 80080de:	af00      	add	r7, sp, #0
    int64_t Tick_Time=DWT_Tick_TimerGet();
 80080e0:	f7ff ffee 	bl	80080c0 <DWT_Tick_TimerGet>
 80080e4:	4603      	mov	r3, r0
 80080e6:	2200      	movs	r2, #0
 80080e8:	603b      	str	r3, [r7, #0]
 80080ea:	607a      	str	r2, [r7, #4]
 80080ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080f0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    if(Tick_Time_Star)
 80080f4:	4b28      	ldr	r3, [pc, #160]	@ (8008198 <DWT_Time_Run+0xc0>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d007      	beq.n	800810c <DWT_Time_Run+0x34>
    {
		Tick_Time_Star = 0;
 80080fc:	4b26      	ldr	r3, [pc, #152]	@ (8008198 <DWT_Time_Run+0xc0>)
 80080fe:	2200      	movs	r2, #0
 8008100:	601a      	str	r2, [r3, #0]
		Tick_Time_last = Tick_Time;
 8008102:	4926      	ldr	r1, [pc, #152]	@ (800819c <DWT_Time_Run+0xc4>)
 8008104:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008108:	e9c1 2300 	strd	r2, r3, [r1]
    }
    if((Tick_Time_last-Tick_Time)>0)
 800810c:	4b23      	ldr	r3, [pc, #140]	@ (800819c <DWT_Time_Run+0xc4>)
 800810e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8008112:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008116:	1a84      	subs	r4, r0, r2
 8008118:	eb61 0503 	sbc.w	r5, r1, r3
 800811c:	2c01      	cmp	r4, #1
 800811e:	f175 0300 	sbcs.w	r3, r5, #0
 8008122:	db08      	blt.n	8008136 <DWT_Time_Run+0x5e>
    {
        SysTime_N=SysTime_N+4294967296;
 8008124:	4b1e      	ldr	r3, [pc, #120]	@ (80081a0 <DWT_Time_Run+0xc8>)
 8008126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812a:	f103 0b01 	add.w	fp, r3, #1
 800812e:	4692      	mov	sl, r2
 8008130:	4b1b      	ldr	r3, [pc, #108]	@ (80081a0 <DWT_Time_Run+0xc8>)
 8008132:	e9c3 ab00 	strd	sl, fp, [r3]
    }
    SysTime=SysTime_N+Tick_Time;
 8008136:	4b1a      	ldr	r3, [pc, #104]	@ (80081a0 <DWT_Time_Run+0xc8>)
 8008138:	e9d3 0100 	ldrd	r0, r1, [r3]
 800813c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008140:	eb10 0802 	adds.w	r8, r0, r2
 8008144:	eb41 0903 	adc.w	r9, r1, r3
 8008148:	4b16      	ldr	r3, [pc, #88]	@ (80081a4 <DWT_Time_Run+0xcc>)
 800814a:	e9c3 8900 	strd	r8, r9, [r3]
    Tick_Time_last=Tick_Time;
 800814e:	4913      	ldr	r1, [pc, #76]	@ (800819c <DWT_Time_Run+0xc4>)
 8008150:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008154:	e9c1 2300 	strd	r2, r3, [r1]
    return 	(double)SysTime / 80000000.0f;
 8008158:	4b12      	ldr	r3, [pc, #72]	@ (80081a4 <DWT_Time_Run+0xcc>)
 800815a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800815e:	4610      	mov	r0, r2
 8008160:	4619      	mov	r1, r3
 8008162:	f7f8 f9d3 	bl	800050c <__aeabi_l2d>
 8008166:	a30a      	add	r3, pc, #40	@ (adr r3, 8008190 <DWT_Time_Run+0xb8>)
 8008168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800816c:	f7f8 fb26 	bl	80007bc <__aeabi_ddiv>
 8008170:	4602      	mov	r2, r0
 8008172:	460b      	mov	r3, r1
 8008174:	4610      	mov	r0, r2
 8008176:	4619      	mov	r1, r3
 8008178:	f7f8 fc90 	bl	8000a9c <__aeabi_d2f>
 800817c:	4603      	mov	r3, r0
 800817e:	ee07 3a90 	vmov	s15, r3
}
 8008182:	eeb0 0a67 	vmov.f32	s0, s15
 8008186:	3710      	adds	r7, #16
 8008188:	46bd      	mov	sp, r7
 800818a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800818e:	bf00      	nop
 8008190:	00000000 	.word	0x00000000
 8008194:	419312d0 	.word	0x419312d0
 8008198:	20000000 	.word	0x20000000
 800819c:	20001e68 	.word	0x20001e68
 80081a0:	20001e60 	.word	0x20001e60
 80081a4:	20001e58 	.word	0x20001e58

080081a8 <APP_Math_CRC8_GenerateTable>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};


void APP_Math_CRC8_GenerateTable(void) 
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
    for (int dividend = 0; dividend < 256; dividend++) {
 80081ae:	2300      	movs	r3, #0
 80081b0:	60fb      	str	r3, [r7, #12]
 80081b2:	e022      	b.n	80081fa <APP_Math_CRC8_GenerateTable+0x52>
        uint8_t crc = dividend;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	72fb      	strb	r3, [r7, #11]
        
        for (int bit = 0; bit < 8; bit++) {
 80081b8:	2300      	movs	r3, #0
 80081ba:	607b      	str	r3, [r7, #4]
 80081bc:	e012      	b.n	80081e4 <APP_Math_CRC8_GenerateTable+0x3c>
            if (crc & 0x01) {
 80081be:	7afb      	ldrb	r3, [r7, #11]
 80081c0:	f003 0301 	and.w	r3, r3, #1
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d007      	beq.n	80081d8 <APP_Math_CRC8_GenerateTable+0x30>
                crc = (crc >> 1) ^ 0x80;
 80081c8:	7afb      	ldrb	r3, [r7, #11]
 80081ca:	085b      	lsrs	r3, r3, #1
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	f083 037f 	eor.w	r3, r3, #127	@ 0x7f
 80081d2:	43db      	mvns	r3, r3
 80081d4:	72fb      	strb	r3, [r7, #11]
 80081d6:	e002      	b.n	80081de <APP_Math_CRC8_GenerateTable+0x36>
            } else {
                crc >>= 1;
 80081d8:	7afb      	ldrb	r3, [r7, #11]
 80081da:	085b      	lsrs	r3, r3, #1
 80081dc:	72fb      	strb	r3, [r7, #11]
        for (int bit = 0; bit < 8; bit++) {
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	3301      	adds	r3, #1
 80081e2:	607b      	str	r3, [r7, #4]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b07      	cmp	r3, #7
 80081e8:	dde9      	ble.n	80081be <APP_Math_CRC8_GenerateTable+0x16>
            }
        }
        
        crc8_table_static[dividend] = crc;
 80081ea:	4a09      	ldr	r2, [pc, #36]	@ (8008210 <APP_Math_CRC8_GenerateTable+0x68>)
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	4413      	add	r3, r2
 80081f0:	7afa      	ldrb	r2, [r7, #11]
 80081f2:	701a      	strb	r2, [r3, #0]
    for (int dividend = 0; dividend < 256; dividend++) {
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	3301      	adds	r3, #1
 80081f8:	60fb      	str	r3, [r7, #12]
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2bff      	cmp	r3, #255	@ 0xff
 80081fe:	ddd9      	ble.n	80081b4 <APP_Math_CRC8_GenerateTable+0xc>
    }
}
 8008200:	bf00      	nop
 8008202:	bf00      	nop
 8008204:	3714      	adds	r7, #20
 8008206:	46bd      	mov	sp, r7
 8008208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	20000004 	.word	0x20000004

08008214 <APP_Math_CRC8_StaticTable>:

/**
 * @brief CRC8
 */
uint8_t APP_Math_CRC8_StaticTable(uint8_t *message, uint8_t len) 
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	460b      	mov	r3, r1
 800821e:	70fb      	strb	r3, [r7, #3]
    uint8_t crc = 0x00;
 8008220:	2300      	movs	r3, #0
 8008222:	73fb      	strb	r3, [r7, #15]
    
    while (len--) {
 8008224:	e00a      	b.n	800823c <APP_Math_CRC8_StaticTable+0x28>
        uint8_t table_index = crc ^ *message++;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	607a      	str	r2, [r7, #4]
 800822c:	781a      	ldrb	r2, [r3, #0]
 800822e:	7bfb      	ldrb	r3, [r7, #15]
 8008230:	4053      	eors	r3, r2
 8008232:	73bb      	strb	r3, [r7, #14]
        crc = crc8_table_static[table_index];
 8008234:	7bbb      	ldrb	r3, [r7, #14]
 8008236:	4a07      	ldr	r2, [pc, #28]	@ (8008254 <APP_Math_CRC8_StaticTable+0x40>)
 8008238:	5cd3      	ldrb	r3, [r2, r3]
 800823a:	73fb      	strb	r3, [r7, #15]
    while (len--) {
 800823c:	78fb      	ldrb	r3, [r7, #3]
 800823e:	1e5a      	subs	r2, r3, #1
 8008240:	70fa      	strb	r2, [r7, #3]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1ef      	bne.n	8008226 <APP_Math_CRC8_StaticTable+0x12>
    }
    
    return crc;
 8008246:	7bfb      	ldrb	r3, [r7, #15]
}
 8008248:	4618      	mov	r0, r3
 800824a:	3714      	adds	r7, #20
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr
 8008254:	20000004 	.word	0x20000004

08008258 <clarke_transform>:
void clarke_transform(float Ia, float Ib, float Ic, float *Ialpha, float *Ibeta)
{
 8008258:	b480      	push	{r7}
 800825a:	b087      	sub	sp, #28
 800825c:	af00      	add	r7, sp, #0
 800825e:	ed87 0a05 	vstr	s0, [r7, #20]
 8008262:	edc7 0a04 	vstr	s1, [r7, #16]
 8008266:	ed87 1a03 	vstr	s2, [r7, #12]
 800826a:	60b8      	str	r0, [r7, #8]
 800826c:	6079      	str	r1, [r7, #4]
    *Ialpha = Ia;
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	697a      	ldr	r2, [r7, #20]
 8008272:	601a      	str	r2, [r3, #0]
    *Ibeta  = (Ib - Ic) * ONE_BY_SQRT3;
 8008274:	ed97 7a04 	vldr	s14, [r7, #16]
 8008278:	edd7 7a03 	vldr	s15, [r7, #12]
 800827c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008280:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800829c <clarke_transform+0x44>
 8008284:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	edc3 7a00 	vstr	s15, [r3]
}
 800828e:	bf00      	nop
 8008290:	371c      	adds	r7, #28
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	3f13cd3a 	.word	0x3f13cd3a

080082a0 <park_transform>:

void park_transform(float Ialpha, float Ibeta, float Theta, float *Id, float *Iq)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b088      	sub	sp, #32
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	ed87 0a05 	vstr	s0, [r7, #20]
 80082aa:	edc7 0a04 	vstr	s1, [r7, #16]
 80082ae:	ed87 1a03 	vstr	s2, [r7, #12]
 80082b2:	60b8      	str	r0, [r7, #8]
 80082b4:	6079      	str	r1, [r7, #4]
    float s = sin_f32(Theta);
 80082b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80082ba:	f000 faa3 	bl	8008804 <sin_f32>
 80082be:	ed87 0a07 	vstr	s0, [r7, #28]
    float c = cos_f32(Theta);
 80082c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80082c6:	f000 fb1f 	bl	8008908 <cos_f32>
 80082ca:	ed87 0a06 	vstr	s0, [r7, #24]
    *Id =   Ialpha * c + Ibeta * s;
 80082ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80082d2:	edd7 7a06 	vldr	s15, [r7, #24]
 80082d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80082da:	edd7 6a04 	vldr	s13, [r7, #16]
 80082de:	edd7 7a07 	vldr	s15, [r7, #28]
 80082e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80082e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	edc3 7a00 	vstr	s15, [r3]
    *Iq = - Ialpha * s + Ibeta * c;
 80082f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80082f4:	eeb1 7a67 	vneg.f32	s14, s15
 80082f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80082fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008300:	edd7 6a04 	vldr	s13, [r7, #16]
 8008304:	edd7 7a06 	vldr	s15, [r7, #24]
 8008308:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800830c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	edc3 7a00 	vstr	s15, [r3]
}
 8008316:	bf00      	nop
 8008318:	3720      	adds	r7, #32
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <inverse_park>:

void inverse_park(float mod_d, float mod_q, float Theta, float *mod_alpha, float *mod_beta)
{
 800831e:	b580      	push	{r7, lr}
 8008320:	b088      	sub	sp, #32
 8008322:	af00      	add	r7, sp, #0
 8008324:	ed87 0a05 	vstr	s0, [r7, #20]
 8008328:	edc7 0a04 	vstr	s1, [r7, #16]
 800832c:	ed87 1a03 	vstr	s2, [r7, #12]
 8008330:	60b8      	str	r0, [r7, #8]
 8008332:	6079      	str	r1, [r7, #4]
    float s = sin_f32(Theta);
 8008334:	ed97 0a03 	vldr	s0, [r7, #12]
 8008338:	f000 fa64 	bl	8008804 <sin_f32>
 800833c:	ed87 0a07 	vstr	s0, [r7, #28]
    float c = cos_f32(Theta);
 8008340:	ed97 0a03 	vldr	s0, [r7, #12]
 8008344:	f000 fae0 	bl	8008908 <cos_f32>
 8008348:	ed87 0a06 	vstr	s0, [r7, #24]
    *mod_alpha = mod_d * c - mod_q * s;
 800834c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008350:	edd7 7a06 	vldr	s15, [r7, #24]
 8008354:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008358:	edd7 6a04 	vldr	s13, [r7, #16]
 800835c:	edd7 7a07 	vldr	s15, [r7, #28]
 8008360:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008364:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	edc3 7a00 	vstr	s15, [r3]
    *mod_beta  = mod_d * s + mod_q * c;
 800836e:	ed97 7a05 	vldr	s14, [r7, #20]
 8008372:	edd7 7a07 	vldr	s15, [r7, #28]
 8008376:	ee27 7a27 	vmul.f32	s14, s14, s15
 800837a:	edd7 6a04 	vldr	s13, [r7, #16]
 800837e:	edd7 7a06 	vldr	s15, [r7, #24]
 8008382:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008386:	ee77 7a27 	vadd.f32	s15, s14, s15
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	edc3 7a00 	vstr	s15, [r3]
}
 8008390:	bf00      	nop
 8008392:	3720      	adds	r7, #32
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <svm>:

int svm(float alpha, float beta, float* tA, float* tB, float* tC)
{
 8008398:	b480      	push	{r7}
 800839a:	b095      	sub	sp, #84	@ 0x54
 800839c:	af00      	add	r7, sp, #0
 800839e:	ed87 0a05 	vstr	s0, [r7, #20]
 80083a2:	edc7 0a04 	vstr	s1, [r7, #16]
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	607a      	str	r2, [r7, #4]
    int Sextant;

    if (beta >= 0.0f) {
 80083ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80083b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80083b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083b8:	db2c      	blt.n	8008414 <svm+0x7c>
        if (alpha >= 0.0f) {
 80083ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80083be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80083c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083c6:	db12      	blt.n	80083ee <svm+0x56>
            //quadrant I
            if (ONE_BY_SQRT3 * beta > alpha)
 80083c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80083cc:	ed9f 7acb 	vldr	s14, [pc, #812]	@ 80086fc <svm+0x364>
 80083d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80083d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80083d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80083dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80083e0:	d502      	bpl.n	80083e8 <svm+0x50>
                Sextant = 2; //sextant v2-v3
 80083e2:	2302      	movs	r3, #2
 80083e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083e6:	e041      	b.n	800846c <svm+0xd4>
            else
                Sextant = 1; //sextant v1-v2
 80083e8:	2301      	movs	r3, #1
 80083ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083ec:	e03e      	b.n	800846c <svm+0xd4>

        } else {
            //quadrant II
            if (-ONE_BY_SQRT3 * beta > alpha)
 80083ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80083f2:	ed9f 7abf 	vldr	s14, [pc, #764]	@ 80086f0 <svm+0x358>
 80083f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80083fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80083fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008406:	d502      	bpl.n	800840e <svm+0x76>
                Sextant = 3; //sextant v3-v4
 8008408:	2303      	movs	r3, #3
 800840a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800840c:	e02e      	b.n	800846c <svm+0xd4>
            else
                Sextant = 2; //sextant v2-v3
 800840e:	2302      	movs	r3, #2
 8008410:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008412:	e02b      	b.n	800846c <svm+0xd4>
        }
    } else {
        if (alpha >= 0.0f) {
 8008414:	edd7 7a05 	vldr	s15, [r7, #20]
 8008418:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800841c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008420:	db12      	blt.n	8008448 <svm+0xb0>
            //quadrant IV
            if (-ONE_BY_SQRT3 * beta > alpha)
 8008422:	edd7 7a04 	vldr	s15, [r7, #16]
 8008426:	ed9f 7ab2 	vldr	s14, [pc, #712]	@ 80086f0 <svm+0x358>
 800842a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800842e:	ed97 7a05 	vldr	s14, [r7, #20]
 8008432:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800843a:	d502      	bpl.n	8008442 <svm+0xaa>
                Sextant = 5; //sextant v5-v6
 800843c:	2305      	movs	r3, #5
 800843e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008440:	e014      	b.n	800846c <svm+0xd4>
            else
                Sextant = 6; //sextant v6-v1
 8008442:	2306      	movs	r3, #6
 8008444:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008446:	e011      	b.n	800846c <svm+0xd4>
        } else {
            //quadrant III
            if (ONE_BY_SQRT3 * beta > alpha)
 8008448:	edd7 7a04 	vldr	s15, [r7, #16]
 800844c:	ed9f 7aab 	vldr	s14, [pc, #684]	@ 80086fc <svm+0x364>
 8008450:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008454:	ed97 7a05 	vldr	s14, [r7, #20]
 8008458:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800845c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008460:	d502      	bpl.n	8008468 <svm+0xd0>
                Sextant = 4; //sextant v4-v5
 8008462:	2304      	movs	r3, #4
 8008464:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008466:	e001      	b.n	800846c <svm+0xd4>
            else
                Sextant = 5; //sextant v5-v6
 8008468:	2305      	movs	r3, #5
 800846a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        }
    }

    switch (Sextant) {
 800846c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800846e:	3b01      	subs	r3, #1
 8008470:	2b05      	cmp	r3, #5
 8008472:	f200 817f 	bhi.w	8008774 <svm+0x3dc>
 8008476:	a201      	add	r2, pc, #4	@ (adr r2, 800847c <svm+0xe4>)
 8008478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800847c:	08008495 	.word	0x08008495
 8008480:	08008509 	.word	0x08008509
 8008484:	08008585 	.word	0x08008585
 8008488:	080085fd 	.word	0x080085fd
 800848c:	08008671 	.word	0x08008671
 8008490:	08008701 	.word	0x08008701
        // sextant v1-v2
        case 1: {
            // Vector on-times
            float t1 = alpha - ONE_BY_SQRT3 * beta;
 8008494:	edd7 7a04 	vldr	s15, [r7, #16]
 8008498:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 80086fc <svm+0x364>
 800849c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084a0:	ed97 7a05 	vldr	s14, [r7, #20]
 80084a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084a8:	edc7 7a08 	vstr	s15, [r7, #32]
            float t2 = TWO_BY_SQRT3 * beta;
 80084ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80084b0:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 80086f4 <svm+0x35c>
 80084b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084b8:	edc7 7a07 	vstr	s15, [r7, #28]

            // PWM timings
            *tA = (1.0f - t1 - t2) * 0.5f;
 80084bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80084c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80084c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80084c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80084cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80084d0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80084d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tA + t1;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	ed93 7a00 	vldr	s14, [r3]
 80084e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80084e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tB + t2;
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	ed93 7a00 	vldr	s14, [r3]
 80084f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80084fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	edc3 7a00 	vstr	s15, [r3]
        } break;
 8008506:	e135      	b.n	8008774 <svm+0x3dc>

        // sextant v2-v3
        case 2: {
            // Vector on-times
            float t2 = alpha + ONE_BY_SQRT3 * beta;
 8008508:	edd7 7a04 	vldr	s15, [r7, #16]
 800850c:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 80086fc <svm+0x364>
 8008510:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008514:	ed97 7a05 	vldr	s14, [r7, #20]
 8008518:	ee77 7a27 	vadd.f32	s15, s14, s15
 800851c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float t3 = -alpha + ONE_BY_SQRT3 * beta;
 8008520:	edd7 7a04 	vldr	s15, [r7, #16]
 8008524:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 80086fc <svm+0x364>
 8008528:	ee27 7a87 	vmul.f32	s14, s15, s14
 800852c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008530:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008534:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

            // PWM timings
            *tB = (1.0f - t2 - t3) * 0.5f;
 8008538:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800853c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8008540:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008544:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008548:	ee77 7a67 	vsub.f32	s15, s14, s15
 800854c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008550:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tB + t3;
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	ed93 7a00 	vldr	s14, [r3]
 8008560:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tA + t2;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	ed93 7a00 	vldr	s14, [r3]
 8008574:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8008578:	ee77 7a27 	vadd.f32	s15, s14, s15
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	edc3 7a00 	vstr	s15, [r3]
        } break;
 8008582:	e0f7      	b.n	8008774 <svm+0x3dc>

        // sextant v3-v4
        case 3: {
            // Vector on-times
            float t3 = TWO_BY_SQRT3 * beta;
 8008584:	edd7 7a04 	vldr	s15, [r7, #16]
 8008588:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 80086f4 <svm+0x35c>
 800858c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008590:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
            float t4 = -alpha - ONE_BY_SQRT3 * beta;
 8008594:	edd7 7a05 	vldr	s15, [r7, #20]
 8008598:	eeb1 7a67 	vneg.f32	s14, s15
 800859c:	edd7 7a04 	vldr	s15, [r7, #16]
 80085a0:	eddf 6a56 	vldr	s13, [pc, #344]	@ 80086fc <svm+0x364>
 80085a4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80085a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80085ac:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

            // PWM timings
            *tB = (1.0f - t3 - t4) * 0.5f;
 80085b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80085b4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80085b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80085bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80085c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80085c4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80085c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tB + t3;
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	ed93 7a00 	vldr	s14, [r3]
 80085d8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80085dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tC + t4;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	ed93 7a00 	vldr	s14, [r3]
 80085ec:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80085f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	edc3 7a00 	vstr	s15, [r3]
        } break;
 80085fa:	e0bb      	b.n	8008774 <svm+0x3dc>

        // sextant v4-v5
        case 4: {
            // Vector on-times
            float t4 = -alpha + ONE_BY_SQRT3 * beta;
 80085fc:	edd7 7a04 	vldr	s15, [r7, #16]
 8008600:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80086fc <svm+0x364>
 8008604:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008608:	edd7 7a05 	vldr	s15, [r7, #20]
 800860c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008610:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
            float t5 = -TWO_BY_SQRT3 * beta;
 8008614:	edd7 7a04 	vldr	s15, [r7, #16]
 8008618:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 80086f8 <svm+0x360>
 800861c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008620:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

            // PWM timings
            *tC = (1.0f - t4 - t5) * 0.5f;
 8008624:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008628:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800862c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008630:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8008634:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008638:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800863c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tC + t5;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	ed93 7a00 	vldr	s14, [r3]
 800864c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8008650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tB + t4;
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	ed93 7a00 	vldr	s14, [r3]
 8008660:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8008664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	edc3 7a00 	vstr	s15, [r3]
        } break;
 800866e:	e081      	b.n	8008774 <svm+0x3dc>

        // sextant v5-v6
        case 5: {
            // Vector on-times
            float t5 = -alpha - ONE_BY_SQRT3 * beta;
 8008670:	edd7 7a05 	vldr	s15, [r7, #20]
 8008674:	eeb1 7a67 	vneg.f32	s14, s15
 8008678:	edd7 7a04 	vldr	s15, [r7, #16]
 800867c:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 80086fc <svm+0x364>
 8008680:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008684:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008688:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            float t6 = alpha - ONE_BY_SQRT3 * beta;
 800868c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008690:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80086fc <svm+0x364>
 8008694:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008698:	ed97 7a05 	vldr	s14, [r7, #20]
 800869c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086a0:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

            // PWM timings
            *tC = (1.0f - t5 - t6) * 0.5f;
 80086a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80086a8:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80086ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80086b0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80086b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086b8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80086bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	edc3 7a00 	vstr	s15, [r3]
            *tA = *tC + t5;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	ed93 7a00 	vldr	s14, [r3]
 80086cc:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80086d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tA + t6;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	ed93 7a00 	vldr	s14, [r3]
 80086e0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80086e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	edc3 7a00 	vstr	s15, [r3]
        } break;
 80086ee:	e041      	b.n	8008774 <svm+0x3dc>
 80086f0:	bf13cd3a 	.word	0xbf13cd3a
 80086f4:	3f93cd3a 	.word	0x3f93cd3a
 80086f8:	bf93cd3a 	.word	0xbf93cd3a
 80086fc:	3f13cd3a 	.word	0x3f13cd3a

        // sextant v6-v1
        case 6: {
            // Vector on-times
            float t6 = -TWO_BY_SQRT3 * beta;
 8008700:	edd7 7a04 	vldr	s15, [r7, #16]
 8008704:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 80086f8 <svm+0x360>
 8008708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800870c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
            float t1 = alpha + ONE_BY_SQRT3 * beta;
 8008710:	edd7 7a04 	vldr	s15, [r7, #16]
 8008714:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80086fc <svm+0x364>
 8008718:	ee67 7a87 	vmul.f32	s15, s15, s14
 800871c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008724:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

            // PWM timings
            *tA = (1.0f - t6 - t1) * 0.5f;
 8008728:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800872c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8008730:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008734:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8008738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800873c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008740:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	edc3 7a00 	vstr	s15, [r3]
            *tC = *tA + t1;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	ed93 7a00 	vldr	s14, [r3]
 8008750:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8008754:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	edc3 7a00 	vstr	s15, [r3]
            *tB = *tC + t6;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	ed93 7a00 	vldr	s14, [r3]
 8008764:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8008768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	edc3 7a00 	vstr	s15, [r3]
        } break;
 8008772:	bf00      	nop
    }

    // if any of the results becomes NaN, result_valid will evaluate to false
    int result_valid =
            *tA >= 0.0f && *tA <= 1.0f
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	edd3 7a00 	vldr	s15, [r3]
         && *tB >= 0.0f && *tB <= 1.0f
         && *tC >= 0.0f && *tC <= 1.0f;
 800877a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800877e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008782:	db2f      	blt.n	80087e4 <svm+0x44c>
            *tA >= 0.0f && *tA <= 1.0f
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	edd3 7a00 	vldr	s15, [r3]
 800878a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800878e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008796:	d825      	bhi.n	80087e4 <svm+0x44c>
         && *tB >= 0.0f && *tB <= 1.0f
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	edd3 7a00 	vldr	s15, [r3]
 800879e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80087a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087a6:	db1d      	blt.n	80087e4 <svm+0x44c>
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	edd3 7a00 	vldr	s15, [r3]
 80087ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80087b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ba:	d813      	bhi.n	80087e4 <svm+0x44c>
         && *tC >= 0.0f && *tC <= 1.0f;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	edd3 7a00 	vldr	s15, [r3]
 80087c2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80087c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ca:	db0b      	blt.n	80087e4 <svm+0x44c>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	edd3 7a00 	vldr	s15, [r3]
 80087d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80087da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087de:	d801      	bhi.n	80087e4 <svm+0x44c>
 80087e0:	2301      	movs	r3, #1
 80087e2:	e000      	b.n	80087e6 <svm+0x44e>
 80087e4:	2300      	movs	r3, #0
    int result_valid =
 80087e6:	61bb      	str	r3, [r7, #24]
    
    return result_valid ? 0 : -1;
 80087e8:	69bb      	ldr	r3, [r7, #24]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <svm+0x45a>
 80087ee:	2300      	movs	r3, #0
 80087f0:	e001      	b.n	80087f6 <svm+0x45e>
 80087f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3754      	adds	r7, #84	@ 0x54
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr
 8008802:	bf00      	nop

08008804 <sin_f32>:

float sin_f32(float x)
{
 8008804:	b480      	push	{r7}
 8008806:	b08b      	sub	sp, #44	@ 0x2c
 8008808:	af00      	add	r7, sp, #0
 800880a:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t n;
    float findex;

    /* input x is in radians */
    /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi */
    in = x * 0.159154943092f;
 800880e:	edd7 7a01 	vldr	s15, [r7, #4]
 8008812:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80088fc <sin_f32+0xf8>
 8008816:	ee67 7a87 	vmul.f32	s15, s15, s14
 800881a:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of floor value of input */
    n = (int32_t) in;
 800881e:	edd7 7a06 	vldr	s15, [r7, #24]
 8008822:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008826:	ee17 3a90 	vmov	r3, s15
 800882a:	623b      	str	r3, [r7, #32]

    /* Make negative values towards -infinity */
    if (x < 0.0f){
 800882c:	edd7 7a01 	vldr	s15, [r7, #4]
 8008830:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008838:	d502      	bpl.n	8008840 <sin_f32+0x3c>
        n--;
 800883a:	6a3b      	ldr	r3, [r7, #32]
 800883c:	3b01      	subs	r3, #1
 800883e:	623b      	str	r3, [r7, #32]
    }

    /* Map input value to [0 1] */
    in = in - (float) n;
 8008840:	6a3b      	ldr	r3, [r7, #32]
 8008842:	ee07 3a90 	vmov	s15, r3
 8008846:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800884a:	ed97 7a06 	vldr	s14, [r7, #24]
 800884e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008852:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of index of the table */
    findex = (float)SIN_TABLE_SIZE * in;
 8008856:	edd7 7a06 	vldr	s15, [r7, #24]
 800885a:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8008900 <sin_f32+0xfc>
 800885e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008862:	edc7 7a07 	vstr	s15, [r7, #28]
    index = (uint16_t)findex;
 8008866:	edd7 7a07 	vldr	s15, [r7, #28]
 800886a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800886e:	ee17 3a90 	vmov	r3, s15
 8008872:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* when "in" is exactly 1, we need to rotate the index down to 0 */
    if (index >= SIN_TABLE_SIZE) {
 8008874:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008876:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800887a:	d309      	bcc.n	8008890 <sin_f32+0x8c>
        index = 0;
 800887c:	2300      	movs	r3, #0
 800887e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        findex -= (float)SIN_TABLE_SIZE;
 8008880:	edd7 7a07 	vldr	s15, [r7, #28]
 8008884:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8008900 <sin_f32+0xfc>
 8008888:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800888c:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* fractional value calculation */
    fract = findex - (float) index;
 8008890:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008892:	ee07 3a90 	vmov	s15, r3
 8008896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800889a:	ed97 7a07 	vldr	s14, [r7, #28]
 800889e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80088a2:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Read two nearest values of input value from the sin table */
    a = sinTable_f32[index];
 80088a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80088a8:	4a16      	ldr	r2, [pc, #88]	@ (8008904 <sin_f32+0x100>)
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	4413      	add	r3, r2
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	613b      	str	r3, [r7, #16]
    b = sinTable_f32[index+1];
 80088b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80088b4:	3301      	adds	r3, #1
 80088b6:	4a13      	ldr	r2, [pc, #76]	@ (8008904 <sin_f32+0x100>)
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4413      	add	r3, r2
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	60fb      	str	r3, [r7, #12]

    /* Linear interpolation process */
    sinVal = (1.0f-fract)*a + fract*b;
 80088c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80088c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80088cc:	edd7 7a04 	vldr	s15, [r7, #16]
 80088d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80088d4:	edd7 6a05 	vldr	s13, [r7, #20]
 80088d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80088dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80088e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80088e4:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Return the output value */
    return (sinVal);
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	ee07 3a90 	vmov	s15, r3
}
 80088ee:	eeb0 0a67 	vmov.f32	s0, s15
 80088f2:	372c      	adds	r7, #44	@ 0x2c
 80088f4:	46bd      	mov	sp, r7
 80088f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fa:	4770      	bx	lr
 80088fc:	3e22f983 	.word	0x3e22f983
 8008900:	44000000 	.word	0x44000000
 8008904:	08011670 	.word	0x08011670

08008908 <cos_f32>:

float cos_f32(float x)
{
 8008908:	b480      	push	{r7}
 800890a:	b08b      	sub	sp, #44	@ 0x2c
 800890c:	af00      	add	r7, sp, #0
 800890e:	ed87 0a01 	vstr	s0, [r7, #4]
    int32_t n;
    float findex;

    /* input x is in radians */
    /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi, add 0.25 (pi/2) to read sine table */
    in = x * 0.159154943092f + 0.25f;
 8008912:	edd7 7a01 	vldr	s15, [r7, #4]
 8008916:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8008a08 <cos_f32+0x100>
 800891a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800891e:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8008922:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008926:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of floor value of input */
    n = (int32_t) in;
 800892a:	edd7 7a06 	vldr	s15, [r7, #24]
 800892e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008932:	ee17 3a90 	vmov	r3, s15
 8008936:	623b      	str	r3, [r7, #32]

    /* Make negative values towards -infinity */
    if (in < 0.0f){
 8008938:	edd7 7a06 	vldr	s15, [r7, #24]
 800893c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008944:	d502      	bpl.n	800894c <cos_f32+0x44>
        n--;
 8008946:	6a3b      	ldr	r3, [r7, #32]
 8008948:	3b01      	subs	r3, #1
 800894a:	623b      	str	r3, [r7, #32]
    }

    /* Map input value to [0 1] */
    in = in - (float) n;
 800894c:	6a3b      	ldr	r3, [r7, #32]
 800894e:	ee07 3a90 	vmov	s15, r3
 8008952:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008956:	ed97 7a06 	vldr	s14, [r7, #24]
 800895a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800895e:	edc7 7a06 	vstr	s15, [r7, #24]

    /* Calculation of index of the table */
    findex = (float)SIN_TABLE_SIZE * in;
 8008962:	edd7 7a06 	vldr	s15, [r7, #24]
 8008966:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8008a0c <cos_f32+0x104>
 800896a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800896e:	edc7 7a07 	vstr	s15, [r7, #28]
    index = (uint16_t)findex;
 8008972:	edd7 7a07 	vldr	s15, [r7, #28]
 8008976:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800897a:	ee17 3a90 	vmov	r3, s15
 800897e:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /* when "in" is exactly 1, we need to rotate the index down to 0 */
    if (index >= SIN_TABLE_SIZE) {
 8008980:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008982:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008986:	d309      	bcc.n	800899c <cos_f32+0x94>
        index = 0;
 8008988:	2300      	movs	r3, #0
 800898a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        findex -= (float)SIN_TABLE_SIZE;
 800898c:	edd7 7a07 	vldr	s15, [r7, #28]
 8008990:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8008a0c <cos_f32+0x104>
 8008994:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008998:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    /* fractional value calculation */
    fract = findex - (float) index;
 800899c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800899e:	ee07 3a90 	vmov	s15, r3
 80089a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089a6:	ed97 7a07 	vldr	s14, [r7, #28]
 80089aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80089ae:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Read two nearest values of input value from the cos table */
    a = sinTable_f32[index];
 80089b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80089b4:	4a16      	ldr	r2, [pc, #88]	@ (8008a10 <cos_f32+0x108>)
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	4413      	add	r3, r2
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	613b      	str	r3, [r7, #16]
    b = sinTable_f32[index+1];
 80089be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80089c0:	3301      	adds	r3, #1
 80089c2:	4a13      	ldr	r2, [pc, #76]	@ (8008a10 <cos_f32+0x108>)
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4413      	add	r3, r2
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	60fb      	str	r3, [r7, #12]

    /* Linear interpolation process */
    cosVal = (1.0f-fract)*a + fract*b;
 80089cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80089d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80089d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80089d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80089dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80089e0:	edd7 6a05 	vldr	s13, [r7, #20]
 80089e4:	edd7 7a03 	vldr	s15, [r7, #12]
 80089e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80089ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089f0:	edc7 7a02 	vstr	s15, [r7, #8]

    /* Return the output value */
    return (cosVal);
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	ee07 3a90 	vmov	s15, r3
}
 80089fa:	eeb0 0a67 	vmov.f32	s0, s15
 80089fe:	372c      	adds	r7, #44	@ 0x2c
 8008a00:	46bd      	mov	sp, r7
 8008a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a06:	4770      	bx	lr
 8008a08:	3e22f983 	.word	0x3e22f983
 8008a0c:	44000000 	.word	0x44000000
 8008a10:	08011670 	.word	0x08011670

08008a14 <ModbusCRC16_Table>:
    }
    return crc_val;
}

uint16_t ModbusCRC16_Table(uint8_t *data, uint16_t length) 
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	460b      	mov	r3, r1
 8008a1e:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8008a20:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008a24:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < length; i++) {
 8008a26:	2300      	movs	r3, #0
 8008a28:	81bb      	strh	r3, [r7, #12]
 8008a2a:	e013      	b.n	8008a54 <ModbusCRC16_Table+0x40>
        uint8_t index = (crc ^ data[i]) & 0xFF;
 8008a2c:	89fb      	ldrh	r3, [r7, #14]
 8008a2e:	b2da      	uxtb	r2, r3
 8008a30:	89bb      	ldrh	r3, [r7, #12]
 8008a32:	6879      	ldr	r1, [r7, #4]
 8008a34:	440b      	add	r3, r1
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	4053      	eors	r3, r2
 8008a3a:	72fb      	strb	r3, [r7, #11]
        crc = (crc >> 8) ^ crc16_table[index];
 8008a3c:	89fb      	ldrh	r3, [r7, #14]
 8008a3e:	0a1b      	lsrs	r3, r3, #8
 8008a40:	b29a      	uxth	r2, r3
 8008a42:	7afb      	ldrb	r3, [r7, #11]
 8008a44:	4909      	ldr	r1, [pc, #36]	@ (8008a6c <ModbusCRC16_Table+0x58>)
 8008a46:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8008a4a:	4053      	eors	r3, r2
 8008a4c:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < length; i++) {
 8008a4e:	89bb      	ldrh	r3, [r7, #12]
 8008a50:	3301      	adds	r3, #1
 8008a52:	81bb      	strh	r3, [r7, #12]
 8008a54:	89ba      	ldrh	r2, [r7, #12]
 8008a56:	887b      	ldrh	r3, [r7, #2]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d3e7      	bcc.n	8008a2c <ModbusCRC16_Table+0x18>
    }
    
    return crc;
 8008a5c:	89fb      	ldrh	r3, [r7, #14]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3714      	adds	r7, #20
 8008a62:	46bd      	mov	sp, r7
 8008a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a68:	4770      	bx	lr
 8008a6a:	bf00      	nop
 8008a6c:	08011e74 	.word	0x08011e74

08008a70 <calculate_checksum>:

uint8_t calculate_checksum(const uint8_t *data, uint8_t data_len) 
{
 8008a70:	b480      	push	{r7}
 8008a72:	b087      	sub	sp, #28
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
 8008a78:	460b      	mov	r3, r1
 8008a7a:	70fb      	strb	r3, [r7, #3]
    uint16_t sum = 0;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	82fb      	strh	r3, [r7, #22]
    
    for (int i = 0; i < data_len; i++) {
 8008a80:	2300      	movs	r3, #0
 8008a82:	613b      	str	r3, [r7, #16]
 8008a84:	e00a      	b.n	8008a9c <calculate_checksum+0x2c>
        sum += data[i];
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	8afb      	ldrh	r3, [r7, #22]
 8008a92:	4413      	add	r3, r2
 8008a94:	82fb      	strh	r3, [r7, #22]
    for (int i = 0; i < data_len; i++) {
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	3301      	adds	r3, #1
 8008a9a:	613b      	str	r3, [r7, #16]
 8008a9c:	78fb      	ldrb	r3, [r7, #3]
 8008a9e:	693a      	ldr	r2, [r7, #16]
 8008aa0:	429a      	cmp	r2, r3
 8008aa2:	dbf0      	blt.n	8008a86 <calculate_checksum+0x16>
    }
    
    uint8_t checksum = ~(sum & 0xFF) + 1;
 8008aa4:	8afb      	ldrh	r3, [r7, #22]
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	425b      	negs	r3, r3
 8008aaa:	73fb      	strb	r3, [r7, #15]
    
    return checksum;
 8008aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	371c      	adds	r7, #28
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <float_swap_endian>:

float float_swap_endian(float value) 
{
 8008aba:	b480      	push	{r7}
 8008abc:	b085      	sub	sp, #20
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	ed87 0a01 	vstr	s0, [r7, #4]
    union {
        float f;
        uint32_t u32;
    } src, dst;
    
    src.f = value;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	60fb      	str	r3, [r7, #12]
    dst.u32 = ((src.u32 & 0x000000FF) << 24) |
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	061a      	lsls	r2, r3, #24
              ((src.u32 & 0x0000FF00) << 8)  |
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	021b      	lsls	r3, r3, #8
 8008ad0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
    dst.u32 = ((src.u32 & 0x000000FF) << 24) |
 8008ad4:	431a      	orrs	r2, r3
              ((src.u32 & 0x00FF0000) >> 8)  |
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	0a1b      	lsrs	r3, r3, #8
 8008ada:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
              ((src.u32 & 0x0000FF00) << 8)  |
 8008ade:	431a      	orrs	r2, r3
              ((src.u32 & 0xFF000000) >> 24);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	0e1b      	lsrs	r3, r3, #24
              ((src.u32 & 0x00FF0000) >> 8)  |
 8008ae4:	4313      	orrs	r3, r2
    dst.u32 = ((src.u32 & 0x000000FF) << 24) |
 8008ae6:	60bb      	str	r3, [r7, #8]
    
    return dst.f;
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	ee07 3a90 	vmov	s15, r3
}
 8008aee:	eeb0 0a67 	vmov.f32	s0, s15
 8008af2:	3714      	adds	r7, #20
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr

08008afc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b096      	sub	sp, #88	@ 0x58
 8008b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8008b02:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8008b06:	2200      	movs	r2, #0
 8008b08:	601a      	str	r2, [r3, #0]
 8008b0a:	605a      	str	r2, [r3, #4]
 8008b0c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8008b0e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008b12:	2200      	movs	r2, #0
 8008b14:	601a      	str	r2, [r3, #0]
 8008b16:	605a      	str	r2, [r3, #4]
 8008b18:	609a      	str	r2, [r3, #8]
 8008b1a:	60da      	str	r2, [r3, #12]
 8008b1c:	611a      	str	r2, [r3, #16]
 8008b1e:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8008b20:	463b      	mov	r3, r7
 8008b22:	2234      	movs	r2, #52	@ 0x34
 8008b24:	2100      	movs	r1, #0
 8008b26:	4618      	mov	r0, r3
 8008b28:	f008 fd22 	bl	8011570 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8008b2c:	4b53      	ldr	r3, [pc, #332]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b2e:	4a54      	ldr	r2, [pc, #336]	@ (8008c80 <MX_ADC1_Init+0x184>)
 8008b30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8008b32:	4b52      	ldr	r3, [pc, #328]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b34:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8008b38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008b3a:	4b50      	ldr	r3, [pc, #320]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8008b40:	4b4e      	ldr	r3, [pc, #312]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b42:	2200      	movs	r2, #0
 8008b44:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8008b46:	4b4d      	ldr	r3, [pc, #308]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b48:	2201      	movs	r2, #1
 8008b4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008b4c:	4b4b      	ldr	r3, [pc, #300]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b4e:	2204      	movs	r2, #4
 8008b50:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8008b52:	4b4a      	ldr	r3, [pc, #296]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b54:	2200      	movs	r2, #0
 8008b56:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8008b58:	4b48      	ldr	r3, [pc, #288]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8008b5e:	4b47      	ldr	r3, [pc, #284]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b60:	2201      	movs	r2, #1
 8008b62:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8008b64:	4b45      	ldr	r3, [pc, #276]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b66:	2200      	movs	r2, #0
 8008b68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008b6c:	4b43      	ldr	r3, [pc, #268]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b6e:	2200      	movs	r2, #0
 8008b70:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8008b72:	4b42      	ldr	r3, [pc, #264]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b74:	2200      	movs	r2, #0
 8008b76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8008b78:	4b40      	ldr	r3, [pc, #256]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8008b80:	4b3e      	ldr	r3, [pc, #248]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b82:	2200      	movs	r2, #0
 8008b84:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8008b86:	4b3d      	ldr	r3, [pc, #244]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8008b8e:	483b      	ldr	r0, [pc, #236]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008b90:	f001 fc56 	bl	800a440 <HAL_ADC_Init>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d001      	beq.n	8008b9e <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8008b9a:	f000 fc60 	bl	800945e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8008ba2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	4834      	ldr	r0, [pc, #208]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008baa:	f003 fc81 	bl	800c4b0 <HAL_ADCEx_MultiModeConfigChannel>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d001      	beq.n	8008bb8 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8008bb4:	f000 fc53 	bl	800945e <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8008bb8:	4830      	ldr	r0, [pc, #192]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008bba:	f003 fd29 	bl	800c610 <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8008bbe:	4b31      	ldr	r3, [pc, #196]	@ (8008c84 <MX_ADC1_Init+0x188>)
 8008bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8008bc2:	2306      	movs	r3, #6
 8008bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008bca:	237f      	movs	r3, #127	@ 0x7f
 8008bcc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8008bce:	2304      	movs	r3, #4
 8008bd0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.Offset = 0;
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008bd6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008bda:	4619      	mov	r1, r3
 8008bdc:	4827      	ldr	r0, [pc, #156]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008bde:	f001 ffbb 	bl	800ab58 <HAL_ADC_ConfigChannel>
 8008be2:	4603      	mov	r3, r0
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d001      	beq.n	8008bec <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8008be8:	f000 fc39 	bl	800945e <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8008bec:	4b26      	ldr	r3, [pc, #152]	@ (8008c88 <MX_ADC1_Init+0x18c>)
 8008bee:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8008bf0:	2308      	movs	r3, #8
 8008bf2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES_5;
 8008bf4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008bf8:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8008bfa:	237f      	movs	r3, #127	@ 0x7f
 8008bfc:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8008bfe:	2304      	movs	r3, #4
 8008c00:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8008c02:	2300      	movs	r3, #0
 8008c04:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8008c06:	2303      	movs	r3, #3
 8008c08:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	773b      	strb	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	777b      	strb	r3, [r7, #29]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8008c12:	2300      	movs	r3, #0
 8008c14:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO2;
 8008c16:	2360      	movs	r3, #96	@ 0x60
 8008c18:	623b      	str	r3, [r7, #32]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8008c1a:	2340      	movs	r3, #64	@ 0x40
 8008c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8008c24:	463b      	mov	r3, r7
 8008c26:	4619      	mov	r1, r3
 8008c28:	4814      	ldr	r0, [pc, #80]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008c2a:	f002 ff77 	bl	800bb1c <HAL_ADCEx_InjectedConfigChannel>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d001      	beq.n	8008c38 <MX_ADC1_Init+0x13c>
  {
    Error_Handler();
 8008c34:	f000 fc13 	bl	800945e <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8008c38:	4b14      	ldr	r3, [pc, #80]	@ (8008c8c <MX_ADC1_Init+0x190>)
 8008c3a:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8008c3c:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8008c40:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8008c42:	463b      	mov	r3, r7
 8008c44:	4619      	mov	r1, r3
 8008c46:	480d      	ldr	r0, [pc, #52]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008c48:	f002 ff68 	bl	800bb1c <HAL_ADCEx_InjectedConfigChannel>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d001      	beq.n	8008c56 <MX_ADC1_Init+0x15a>
  {
    Error_Handler();
 8008c52:	f000 fc04 	bl	800945e <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8008c56:	4b0b      	ldr	r3, [pc, #44]	@ (8008c84 <MX_ADC1_Init+0x188>)
 8008c58:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8008c5a:	f44f 7305 	mov.w	r3, #532	@ 0x214
 8008c5e:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8008c60:	463b      	mov	r3, r7
 8008c62:	4619      	mov	r1, r3
 8008c64:	4805      	ldr	r0, [pc, #20]	@ (8008c7c <MX_ADC1_Init+0x180>)
 8008c66:	f002 ff59 	bl	800bb1c <HAL_ADCEx_InjectedConfigChannel>
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d001      	beq.n	8008c74 <MX_ADC1_Init+0x178>
  {
    Error_Handler();
 8008c70:	f000 fbf5 	bl	800945e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8008c74:	bf00      	nop
 8008c76:	3758      	adds	r7, #88	@ 0x58
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}
 8008c7c:	20001e70 	.word	0x20001e70
 8008c80:	50040000 	.word	0x50040000
 8008c84:	0c900008 	.word	0x0c900008
 8008c88:	04300002 	.word	0x04300002
 8008c8c:	08600004 	.word	0x08600004

08008c90 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b0ac      	sub	sp, #176	@ 0xb0
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	601a      	str	r2, [r3, #0]
 8008ca0:	605a      	str	r2, [r3, #4]
 8008ca2:	609a      	str	r2, [r3, #8]
 8008ca4:	60da      	str	r2, [r3, #12]
 8008ca6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008ca8:	f107 0310 	add.w	r3, r7, #16
 8008cac:	228c      	movs	r2, #140	@ 0x8c
 8008cae:	2100      	movs	r1, #0
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	f008 fc5d 	bl	8011570 <memset>
  if(adcHandle->Instance==ADC1)
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a2b      	ldr	r2, [pc, #172]	@ (8008d68 <HAL_ADC_MspInit+0xd8>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d14e      	bne.n	8008d5e <HAL_ADC_MspInit+0xce>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8008cc0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008cc4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8008cc6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8008cca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8008cce:	2303      	movs	r3, #3
 8008cd0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8008cd6:	230c      	movs	r3, #12
 8008cd8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8008cda:	2302      	movs	r3, #2
 8008cdc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8008cde:	2304      	movs	r3, #4
 8008ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8008ce2:	2304      	movs	r3, #4
 8008ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8008ce6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008cec:	f107 0310 	add.w	r3, r7, #16
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f005 f887 	bl	800de04 <HAL_RCCEx_PeriphCLKConfig>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d001      	beq.n	8008d00 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8008cfc:	f000 fbaf 	bl	800945e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8008d00:	4b1a      	ldr	r3, [pc, #104]	@ (8008d6c <HAL_ADC_MspInit+0xdc>)
 8008d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d04:	4a19      	ldr	r2, [pc, #100]	@ (8008d6c <HAL_ADC_MspInit+0xdc>)
 8008d06:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008d0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008d0c:	4b17      	ldr	r3, [pc, #92]	@ (8008d6c <HAL_ADC_MspInit+0xdc>)
 8008d0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d14:	60fb      	str	r3, [r7, #12]
 8008d16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008d18:	4b14      	ldr	r3, [pc, #80]	@ (8008d6c <HAL_ADC_MspInit+0xdc>)
 8008d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d1c:	4a13      	ldr	r2, [pc, #76]	@ (8008d6c <HAL_ADC_MspInit+0xdc>)
 8008d1e:	f043 0304 	orr.w	r3, r3, #4
 8008d22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008d24:	4b11      	ldr	r3, [pc, #68]	@ (8008d6c <HAL_ADC_MspInit+0xdc>)
 8008d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d28:	f003 0304 	and.w	r3, r3, #4
 8008d2c:	60bb      	str	r3, [r7, #8]
 8008d2e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    PC2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8008d30:	2307      	movs	r3, #7
 8008d32:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008d36:	2303      	movs	r3, #3
 8008d38:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008d42:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8008d46:	4619      	mov	r1, r3
 8008d48:	4809      	ldr	r0, [pc, #36]	@ (8008d70 <HAL_ADC_MspInit+0xe0>)
 8008d4a:	f004 f811 	bl	800cd70 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8008d4e:	2200      	movs	r2, #0
 8008d50:	2100      	movs	r1, #0
 8008d52:	2012      	movs	r0, #18
 8008d54:	f003 fd5f 	bl	800c816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8008d58:	2012      	movs	r0, #18
 8008d5a:	f003 fd78 	bl	800c84e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8008d5e:	bf00      	nop
 8008d60:	37b0      	adds	r7, #176	@ 0xb0
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	50040000 	.word	0x50040000
 8008d6c:	40021000 	.word	0x40021000
 8008d70:	48000800 	.word	0x48000800

08008d74 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b082      	sub	sp, #8
 8008d78:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8008d7a:	4b20      	ldr	r3, [pc, #128]	@ (8008dfc <MX_DMA_Init+0x88>)
 8008d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8008dfc <MX_DMA_Init+0x88>)
 8008d80:	f043 0301 	orr.w	r3, r3, #1
 8008d84:	6493      	str	r3, [r2, #72]	@ 0x48
 8008d86:	4b1d      	ldr	r3, [pc, #116]	@ (8008dfc <MX_DMA_Init+0x88>)
 8008d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008d8a:	f003 0301 	and.w	r3, r3, #1
 8008d8e:	607b      	str	r3, [r7, #4]
 8008d90:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8008d92:	2200      	movs	r2, #0
 8008d94:	2100      	movs	r1, #0
 8008d96:	200c      	movs	r0, #12
 8008d98:	f003 fd3d 	bl	800c816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8008d9c:	200c      	movs	r0, #12
 8008d9e:	f003 fd56 	bl	800c84e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8008da2:	2200      	movs	r2, #0
 8008da4:	2100      	movs	r1, #0
 8008da6:	200d      	movs	r0, #13
 8008da8:	f003 fd35 	bl	800c816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8008dac:	200d      	movs	r0, #13
 8008dae:	f003 fd4e 	bl	800c84e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8008db2:	2200      	movs	r2, #0
 8008db4:	2100      	movs	r1, #0
 8008db6:	200e      	movs	r0, #14
 8008db8:	f003 fd2d 	bl	800c816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8008dbc:	200e      	movs	r0, #14
 8008dbe:	f003 fd46 	bl	800c84e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	200f      	movs	r0, #15
 8008dc8:	f003 fd25 	bl	800c816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8008dcc:	200f      	movs	r0, #15
 8008dce:	f003 fd3e 	bl	800c84e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	2100      	movs	r1, #0
 8008dd6:	2010      	movs	r0, #16
 8008dd8:	f003 fd1d 	bl	800c816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8008ddc:	2010      	movs	r0, #16
 8008dde:	f003 fd36 	bl	800c84e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8008de2:	2200      	movs	r2, #0
 8008de4:	2100      	movs	r1, #0
 8008de6:	2011      	movs	r0, #17
 8008de8:	f003 fd15 	bl	800c816 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8008dec:	2011      	movs	r0, #17
 8008dee:	f003 fd2e 	bl	800c84e <HAL_NVIC_EnableIRQ>

}
 8008df2:	bf00      	nop
 8008df4:	3708      	adds	r7, #8
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	40021000 	.word	0x40021000

08008e00 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b08a      	sub	sp, #40	@ 0x28
 8008e04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e06:	f107 0314 	add.w	r3, r7, #20
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	601a      	str	r2, [r3, #0]
 8008e0e:	605a      	str	r2, [r3, #4]
 8008e10:	609a      	str	r2, [r3, #8]
 8008e12:	60da      	str	r2, [r3, #12]
 8008e14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008e16:	4b3d      	ldr	r3, [pc, #244]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e1a:	4a3c      	ldr	r2, [pc, #240]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e1c:	f043 0304 	orr.w	r3, r3, #4
 8008e20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e22:	4b3a      	ldr	r3, [pc, #232]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e26:	f003 0304 	and.w	r3, r3, #4
 8008e2a:	613b      	str	r3, [r7, #16]
 8008e2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008e2e:	4b37      	ldr	r3, [pc, #220]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e32:	4a36      	ldr	r2, [pc, #216]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e3a:	4b34      	ldr	r3, [pc, #208]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e42:	60fb      	str	r3, [r7, #12]
 8008e44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008e46:	4b31      	ldr	r3, [pc, #196]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e4a:	4a30      	ldr	r2, [pc, #192]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e4c:	f043 0301 	orr.w	r3, r3, #1
 8008e50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e52:	4b2e      	ldr	r3, [pc, #184]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e56:	f003 0301 	and.w	r3, r3, #1
 8008e5a:	60bb      	str	r3, [r7, #8]
 8008e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008e5e:	4b2b      	ldr	r3, [pc, #172]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e62:	4a2a      	ldr	r2, [pc, #168]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e64:	f043 0302 	orr.w	r3, r3, #2
 8008e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008e6a:	4b28      	ldr	r3, [pc, #160]	@ (8008f0c <MX_GPIO_Init+0x10c>)
 8008e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e6e:	f003 0302 	and.w	r3, r3, #2
 8008e72:	607b      	str	r3, [r7, #4]
 8008e74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8008e76:	2200      	movs	r2, #0
 8008e78:	f44f 5106 	mov.w	r1, #8576	@ 0x2180
 8008e7c:	4824      	ldr	r0, [pc, #144]	@ (8008f10 <MX_GPIO_Init+0x110>)
 8008e7e:	f004 f909 	bl	800d094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8008e82:	2200      	movs	r2, #0
 8008e84:	f641 0110 	movw	r1, #6160	@ 0x1810
 8008e88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008e8c:	f004 f902 	bl	800d094 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_8;
 8008e90:	f44f 5306 	mov.w	r3, #8576	@ 0x2180
 8008e94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e96:	2301      	movs	r3, #1
 8008e98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008ea2:	f107 0314 	add.w	r3, r7, #20
 8008ea6:	4619      	mov	r1, r3
 8008ea8:	4819      	ldr	r0, [pc, #100]	@ (8008f10 <MX_GPIO_Init+0x110>)
 8008eaa:	f003 ff61 	bl	800cd70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_9;
 8008eae:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008eb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008ebc:	f107 0314 	add.w	r3, r7, #20
 8008ec0:	4619      	mov	r1, r3
 8008ec2:	4813      	ldr	r0, [pc, #76]	@ (8008f10 <MX_GPIO_Init+0x110>)
 8008ec4:	f003 ff54 	bl	800cd70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008ecc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8008ed0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ed6:	f107 0314 	add.w	r3, r7, #20
 8008eda:	4619      	mov	r1, r3
 8008edc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008ee0:	f003 ff46 	bl	800cd70 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11 | GPIO_PIN_12;
 8008ee4:	f641 0310 	movw	r3, #6160	@ 0x1810
 8008ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008eea:	2301      	movs	r3, #1
 8008eec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ef6:	f107 0314 	add.w	r3, r7, #20
 8008efa:	4619      	mov	r1, r3
 8008efc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008f00:	f003 ff36 	bl	800cd70 <HAL_GPIO_Init>

}
 8008f04:	bf00      	nop
 8008f06:	3728      	adds	r7, #40	@ 0x28
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	40021000 	.word	0x40021000
 8008f10:	48000800 	.word	0x48000800

08008f14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008f14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f18:	b085      	sub	sp, #20
 8008f1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008f1c:	f000 ffdb 	bl	8009ed6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008f20:	f000 fa4c 	bl	80093bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008f24:	f7ff ff6c 	bl	8008e00 <MX_GPIO_Init>
  MX_DMA_Init();
 8008f28:	f7ff ff24 	bl	8008d74 <MX_DMA_Init>
  MX_RTC_Init();
 8008f2c:	f000 fa9e 	bl	800946c <MX_RTC_Init>
  MX_ADC1_Init();
 8008f30:	f7ff fde4 	bl	8008afc <MX_ADC1_Init>
  MX_TIM1_Init();
 8008f34:	f000 fbd6 	bl	80096e4 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8008f38:	f000 fcfc 	bl	8009934 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8008f3c:	f000 fd2a 	bl	8009994 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8008f40:	f000 fd5c 	bl	80099fc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	DWT_Tick_TimerInit();
 8008f44:	f7ff f88a 	bl	800805c <DWT_Tick_TimerInit>

  HAL_Delay(500);
 8008f48:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008f4c:	f001 f838 	bl	8009fc0 <HAL_Delay>

  for(int i = 0;i < NUM_MOTORS;i++){
 8008f50:	2300      	movs	r3, #0
 8008f52:	60fb      	str	r3, [r7, #12]
 8008f54:	e031      	b.n	8008fba <main+0xa6>
    motor[i].task.init(&motor[i].task);
 8008f56:	4aa0      	ldr	r2, [pc, #640]	@ (80091d8 <main+0x2c4>)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f5e:	fb01 f303 	mul.w	r3, r1, r3
 8008f62:	4413      	add	r3, r2
 8008f64:	f503 53ab 	add.w	r3, r3, #5472	@ 0x1560
 8008f68:	3314      	adds	r3, #20
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f72:	fb01 f303 	mul.w	r3, r1, r3
 8008f76:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8008f7a:	3308      	adds	r3, #8
 8008f7c:	4996      	ldr	r1, [pc, #600]	@ (80091d8 <main+0x2c4>)
 8008f7e:	440b      	add	r3, r1
 8008f80:	3304      	adds	r3, #4
 8008f82:	4618      	mov	r0, r3
 8008f84:	4790      	blx	r2
    motor[i].usrconfigapi.usr_config_set_default_config(&motor[i].usrconfig);
 8008f86:	4a94      	ldr	r2, [pc, #592]	@ (80091d8 <main+0x2c4>)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008f8e:	fb01 f303 	mul.w	r3, r1, r3
 8008f92:	4413      	add	r3, r2
 8008f94:	f503 53c5 	add.w	r3, r3, #6304	@ 0x18a0
 8008f98:	3304      	adds	r3, #4
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008fa2:	fb01 f303 	mul.w	r3, r1, r3
 8008fa6:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8008faa:	3308      	adds	r3, #8
 8008fac:	498a      	ldr	r1, [pc, #552]	@ (80091d8 <main+0x2c4>)
 8008fae:	440b      	add	r3, r1
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	4790      	blx	r2
  for(int i = 0;i < NUM_MOTORS;i++){
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	60fb      	str	r3, [r7, #12]
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	ddca      	ble.n	8008f56 <main+0x42>
  }

  bsp_adc_init();
 8008fc0:	f7fe fc90 	bl	80078e4 <bsp_adc_init>
  bsp_usart_init();
 8008fc4:	f7fe fe40 	bl	8007c48 <bsp_usart_init>

  for(int i = 0; i < NUM_MOTORS; i++){
 8008fc8:	2300      	movs	r3, #0
 8008fca:	60bb      	str	r3, [r7, #8]
 8008fcc:	e08d      	b.n	80090ea <main+0x1d6>
    motor[i].foc.init(&motor[i].foc , &motor[i].usrconfig);
 8008fce:	4a82      	ldr	r2, [pc, #520]	@ (80091d8 <main+0x2c4>)
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008fd6:	fb01 f303 	mul.w	r3, r1, r3
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 53a7 	add.w	r3, r3, #5344	@ 0x14e0
 8008fe0:	3318      	adds	r3, #24
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008fea:	fb01 f303 	mul.w	r3, r1, r3
 8008fee:	f503 53a4 	add.w	r3, r3, #5248	@ 0x1480
 8008ff2:	3308      	adds	r3, #8
 8008ff4:	4978      	ldr	r1, [pc, #480]	@ (80091d8 <main+0x2c4>)
 8008ff6:	1858      	adds	r0, r3, r1
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8008ffe:	fb01 f303 	mul.w	r3, r1, r3
 8009002:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8009006:	3308      	adds	r3, #8
 8009008:	4973      	ldr	r1, [pc, #460]	@ (80091d8 <main+0x2c4>)
 800900a:	440b      	add	r3, r1
 800900c:	4619      	mov	r1, r3
 800900e:	4790      	blx	r2
    motor[i].encoder.init(&motor[i].encoder,&motor[i].enable);
 8009010:	4a71      	ldr	r2, [pc, #452]	@ (80091d8 <main+0x2c4>)
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009018:	fb01 f303 	mul.w	r3, r1, r3
 800901c:	4413      	add	r3, r2
 800901e:	f603 73a4 	addw	r3, r3, #4004	@ 0xfa4
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800902a:	fb01 f303 	mul.w	r3, r1, r3
 800902e:	f603 3318 	addw	r3, r3, #2840	@ 0xb18
 8009032:	4969      	ldr	r1, [pc, #420]	@ (80091d8 <main+0x2c4>)
 8009034:	1858      	adds	r0, r3, r1
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800903c:	fb01 f303 	mul.w	r3, r1, r3
 8009040:	f503 53a8 	add.w	r3, r3, #5376	@ 0x1500
 8009044:	3310      	adds	r3, #16
 8009046:	4964      	ldr	r1, [pc, #400]	@ (80091d8 <main+0x2c4>)
 8009048:	440b      	add	r3, r1
 800904a:	4619      	mov	r1, r3
 800904c:	4790      	blx	r2
    motor[i].main_comm.init(&motor[i].main_comm);
 800904e:	4a62      	ldr	r2, [pc, #392]	@ (80091d8 <main+0x2c4>)
 8009050:	68bb      	ldr	r3, [r7, #8]
 8009052:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009056:	fb01 f303 	mul.w	r3, r1, r3
 800905a:	4413      	add	r3, r2
 800905c:	f503 53a3 	add.w	r3, r3, #5216	@ 0x1460
 8009060:	3310      	adds	r3, #16
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	68ba      	ldr	r2, [r7, #8]
 8009066:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800906a:	fb01 f202 	mul.w	r2, r1, r2
 800906e:	f502 5292 	add.w	r2, r2, #4672	@ 0x1240
 8009072:	4959      	ldr	r1, [pc, #356]	@ (80091d8 <main+0x2c4>)
 8009074:	440a      	add	r2, r1
 8009076:	4610      	mov	r0, r2
 8009078:	4798      	blx	r3
    motor[i].battery.init(&motor[i].battery);
 800907a:	4a57      	ldr	r2, [pc, #348]	@ (80091d8 <main+0x2c4>)
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009082:	fb01 f303 	mul.w	r3, r1, r3
 8009086:	4413      	add	r3, r2
 8009088:	f503 5390 	add.w	r3, r3, #4608	@ 0x1200
 800908c:	331c      	adds	r3, #28
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	68ba      	ldr	r2, [r7, #8]
 8009092:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009096:	fb01 f202 	mul.w	r2, r1, r2
 800909a:	f502 627c 	add.w	r2, r2, #4032	@ 0xfc0
 800909e:	494e      	ldr	r1, [pc, #312]	@ (80091d8 <main+0x2c4>)
 80090a0:	440a      	add	r2, r1
 80090a2:	4610      	mov	r0, r2
 80090a4:	4798      	blx	r3
    motor[i].controller.init(&motor[i].controller,&motor[i].usrconfig);
 80090a6:	4a4c      	ldr	r2, [pc, #304]	@ (80091d8 <main+0x2c4>)
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80090ae:	fb01 f303 	mul.w	r3, r1, r3
 80090b2:	4413      	add	r3, r2
 80090b4:	f603 3304 	addw	r3, r3, #2820	@ 0xb04
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80090c0:	fb01 f303 	mul.w	r3, r1, r3
 80090c4:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 80090c8:	4943      	ldr	r1, [pc, #268]	@ (80091d8 <main+0x2c4>)
 80090ca:	1858      	adds	r0, r3, r1
 80090cc:	68bb      	ldr	r3, [r7, #8]
 80090ce:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80090d2:	fb01 f303 	mul.w	r3, r1, r3
 80090d6:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 80090da:	3308      	adds	r3, #8
 80090dc:	493e      	ldr	r1, [pc, #248]	@ (80091d8 <main+0x2c4>)
 80090de:	440b      	add	r3, r1
 80090e0:	4619      	mov	r1, r3
 80090e2:	4790      	blx	r2
  for(int i = 0; i < NUM_MOTORS; i++){
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	3301      	adds	r3, #1
 80090e8:	60bb      	str	r3, [r7, #8]
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	f77f af6e 	ble.w	8008fce <main+0xba>
  }

  bsp_tim_init();
 80090f2:	f7fe fd67 	bl	8007bc4 <bsp_tim_init>

  for(int i = 0; i < NUM_MOTORS; i++){
 80090f6:	2300      	movs	r3, #0
 80090f8:	607b      	str	r3, [r7, #4]
 80090fa:	e056      	b.n	80091aa <main+0x296>
    if(motor[i].adc_sensor.current_reading_polarization(&motor[i].adc_sensor,&motor[i].pwm_gen) != 0){
 80090fc:	4a36      	ldr	r2, [pc, #216]	@ (80091d8 <main+0x2c4>)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009104:	fb01 f303 	mul.w	r3, r1, r3
 8009108:	4413      	add	r3, r2
 800910a:	3328      	adds	r3, #40	@ 0x28
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009114:	fb01 f202 	mul.w	r2, r1, r2
 8009118:	492f      	ldr	r1, [pc, #188]	@ (80091d8 <main+0x2c4>)
 800911a:	440a      	add	r2, r1
 800911c:	1d10      	adds	r0, r2, #4
 800911e:	687a      	ldr	r2, [r7, #4]
 8009120:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009124:	fb01 f202 	mul.w	r2, r1, r2
 8009128:	3228      	adds	r2, #40	@ 0x28
 800912a:	492b      	ldr	r1, [pc, #172]	@ (80091d8 <main+0x2c4>)
 800912c:	440a      	add	r2, r1
 800912e:	3204      	adds	r2, #4
 8009130:	4611      	mov	r1, r2
 8009132:	4798      	blx	r3
 8009134:	4603      	mov	r3, r0
 8009136:	2b00      	cmp	r3, #0
 8009138:	d034      	beq.n	80091a4 <main+0x290>
      motor[i].task.statusword_new.errors.adc_selftest_fatal = 1;
 800913a:	4a27      	ldr	r2, [pc, #156]	@ (80091d8 <main+0x2c4>)
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009142:	fb01 f303 	mul.w	r3, r1, r3
 8009146:	4413      	add	r3, r2
 8009148:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800914c:	3318      	adds	r3, #24
 800914e:	689a      	ldr	r2, [r3, #8]
 8009150:	f042 0201 	orr.w	r2, r2, #1
 8009154:	609a      	str	r2, [r3, #8]

      motor[i].task.statecmd = IDLE;
 8009156:	4a20      	ldr	r2, [pc, #128]	@ (80091d8 <main+0x2c4>)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800915e:	fb01 f303 	mul.w	r3, r1, r3
 8009162:	4413      	add	r3, r2
 8009164:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 8009168:	331b      	adds	r3, #27
 800916a:	2201      	movs	r2, #1
 800916c:	701a      	strb	r2, [r3, #0]
      motor[i].task.set_state(&motor[0].task,&motor[0].enable,&motor[0].usrconfig);
 800916e:	4a1a      	ldr	r2, [pc, #104]	@ (80091d8 <main+0x2c4>)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009176:	fb01 f303 	mul.w	r3, r1, r3
 800917a:	4413      	add	r3, r2
 800917c:	f503 53ab 	add.w	r3, r3, #5472	@ 0x1560
 8009180:	331c      	adds	r3, #28
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4a15      	ldr	r2, [pc, #84]	@ (80091dc <main+0x2c8>)
 8009186:	4916      	ldr	r1, [pc, #88]	@ (80091e0 <main+0x2cc>)
 8009188:	4816      	ldr	r0, [pc, #88]	@ (80091e4 <main+0x2d0>)
 800918a:	4798      	blx	r3
      motor[i].task.init_flg = true;
 800918c:	4a12      	ldr	r2, [pc, #72]	@ (80091d8 <main+0x2c4>)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009194:	fb01 f303 	mul.w	r3, r1, r3
 8009198:	4413      	add	r3, r2
 800919a:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800919e:	331a      	adds	r3, #26
 80091a0:	2201      	movs	r2, #1
 80091a2:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < NUM_MOTORS; i++){
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	3301      	adds	r3, #1
 80091a8:	607b      	str	r3, [r7, #4]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	dda5      	ble.n	80090fc <main+0x1e8>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if(TasktickCount - App_period_1ms >= 1){
 80091b0:	4b0d      	ldr	r3, [pc, #52]	@ (80091e8 <main+0x2d4>)
 80091b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80091b6:	4b0d      	ldr	r3, [pc, #52]	@ (80091ec <main+0x2d8>)
 80091b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091bc:	4299      	cmp	r1, r3
 80091be:	bf08      	it	eq
 80091c0:	4290      	cmpeq	r0, r2
 80091c2:	f000 8091 	beq.w	80092e8 <main+0x3d4>
      App_period_1ms = TasktickCount;
 80091c6:	4b08      	ldr	r3, [pc, #32]	@ (80091e8 <main+0x2d4>)
 80091c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091cc:	4907      	ldr	r1, [pc, #28]	@ (80091ec <main+0x2d8>)
 80091ce:	e9c1 2300 	strd	r2, r3, [r1]
      for(int i = 0;i < NUM_MOTORS;i++){
 80091d2:	2300      	movs	r3, #0
 80091d4:	603b      	str	r3, [r7, #0]
 80091d6:	e084      	b.n	80092e2 <main+0x3ce>
 80091d8:	20000108 	.word	0x20000108
 80091dc:	200016f0 	.word	0x200016f0
 80091e0:	20001618 	.word	0x20001618
 80091e4:	20001654 	.word	0x20001654
 80091e8:	20001ed8 	.word	0x20001ed8
 80091ec:	20001ee8 	.word	0x20001ee8
        if(motor[i].debug_flag) {
 80091f0:	4a69      	ldr	r2, [pc, #420]	@ (8009398 <main+0x484>)
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80091f8:	fb01 f303 	mul.w	r3, r1, r3
 80091fc:	4413      	add	r3, r2
 80091fe:	3301      	adds	r3, #1
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d056      	beq.n	80092b4 <main+0x3a0>
          motor[i].debug_flag = 0;
 8009206:	4a64      	ldr	r2, [pc, #400]	@ (8009398 <main+0x484>)
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800920e:	fb01 f303 	mul.w	r3, r1, r3
 8009212:	4413      	add	r3, r2
 8009214:	3301      	adds	r3, #1
 8009216:	2200      	movs	r2, #0
 8009218:	701a      	strb	r2, [r3, #0]

          motor[i].task.statecmd = motor[i].debug_state;
 800921a:	4a5f      	ldr	r2, [pc, #380]	@ (8009398 <main+0x484>)
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009222:	fb01 f303 	mul.w	r3, r1, r3
 8009226:	4413      	add	r3, r2
 8009228:	7818      	ldrb	r0, [r3, #0]
 800922a:	4a5b      	ldr	r2, [pc, #364]	@ (8009398 <main+0x484>)
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009232:	fb01 f303 	mul.w	r3, r1, r3
 8009236:	4413      	add	r3, r2
 8009238:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 800923c:	331b      	adds	r3, #27
 800923e:	4602      	mov	r2, r0
 8009240:	701a      	strb	r2, [r3, #0]
          motor[i].task.set_state(&motor[0].task,&motor[0].enable,&motor[0].usrconfig);
 8009242:	4a55      	ldr	r2, [pc, #340]	@ (8009398 <main+0x484>)
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 800924a:	fb01 f303 	mul.w	r3, r1, r3
 800924e:	4413      	add	r3, r2
 8009250:	f503 53ab 	add.w	r3, r3, #5472	@ 0x1560
 8009254:	331c      	adds	r3, #28
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a50      	ldr	r2, [pc, #320]	@ (800939c <main+0x488>)
 800925a:	4951      	ldr	r1, [pc, #324]	@ (80093a0 <main+0x48c>)
 800925c:	4851      	ldr	r0, [pc, #324]	@ (80093a4 <main+0x490>)
 800925e:	4798      	blx	r3
          motor[i].controller.sync_callback(&motor[i].controller,&motor[i].usrconfig,&motor[i].task);
 8009260:	4a4d      	ldr	r2, [pc, #308]	@ (8009398 <main+0x484>)
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 8009268:	fb01 f303 	mul.w	r3, r1, r3
 800926c:	4413      	add	r3, r2
 800926e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009272:	681e      	ldr	r6, [r3, #0]
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 800927a:	fb02 f303 	mul.w	r3, r2, r3
 800927e:	f603 23a8 	addw	r3, r3, #2728	@ 0xaa8
 8009282:	4a45      	ldr	r2, [pc, #276]	@ (8009398 <main+0x484>)
 8009284:	1898      	adds	r0, r3, r2
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 800928c:	fb02 f303 	mul.w	r3, r2, r3
 8009290:	f503 53af 	add.w	r3, r3, #5600	@ 0x15e0
 8009294:	3308      	adds	r3, #8
 8009296:	4a40      	ldr	r2, [pc, #256]	@ (8009398 <main+0x484>)
 8009298:	1899      	adds	r1, r3, r2
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	f641 02b8 	movw	r2, #6328	@ 0x18b8
 80092a0:	fb02 f303 	mul.w	r3, r2, r3
 80092a4:	f503 53aa 	add.w	r3, r3, #5440	@ 0x1540
 80092a8:	3308      	adds	r3, #8
 80092aa:	4a3b      	ldr	r2, [pc, #236]	@ (8009398 <main+0x484>)
 80092ac:	4413      	add	r3, r2
 80092ae:	3304      	adds	r3, #4
 80092b0:	461a      	mov	r2, r3
 80092b2:	47b0      	blx	r6
        }
        motor[i].task.low_priority_task(&motor[i]);
 80092b4:	4a38      	ldr	r2, [pc, #224]	@ (8009398 <main+0x484>)
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80092bc:	fb01 f303 	mul.w	r3, r1, r3
 80092c0:	4413      	add	r3, r2
 80092c2:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 80092c6:	3310      	adds	r3, #16
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	683a      	ldr	r2, [r7, #0]
 80092cc:	f641 01b8 	movw	r1, #6328	@ 0x18b8
 80092d0:	fb01 f202 	mul.w	r2, r1, r2
 80092d4:	4930      	ldr	r1, [pc, #192]	@ (8009398 <main+0x484>)
 80092d6:	440a      	add	r2, r1
 80092d8:	4610      	mov	r0, r2
 80092da:	4798      	blx	r3
      for(int i = 0;i < NUM_MOTORS;i++){
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	3301      	adds	r3, #1
 80092e0:	603b      	str	r3, [r7, #0]
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	dd83      	ble.n	80091f0 <main+0x2dc>
      }
    }

    if(TasktickCount - App_period_5ms >= 5){
 80092e8:	4b2f      	ldr	r3, [pc, #188]	@ (80093a8 <main+0x494>)
 80092ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80092ee:	4b2f      	ldr	r3, [pc, #188]	@ (80093ac <main+0x498>)
 80092f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f4:	1a84      	subs	r4, r0, r2
 80092f6:	eb61 0503 	sbc.w	r5, r1, r3
 80092fa:	2c05      	cmp	r4, #5
 80092fc:	f175 0300 	sbcs.w	r3, r5, #0
 8009300:	d305      	bcc.n	800930e <main+0x3fa>
      App_period_5ms = TasktickCount;
 8009302:	4b29      	ldr	r3, [pc, #164]	@ (80093a8 <main+0x494>)
 8009304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009308:	4928      	ldr	r1, [pc, #160]	@ (80093ac <main+0x498>)
 800930a:	e9c1 2300 	strd	r2, r3, [r1]
      // else if(time_test_count > 0) {
      //   time_test_count--;
      // }
    }

    if(TasktickCount - App_period_1s >= 1000) {
 800930e:	4b26      	ldr	r3, [pc, #152]	@ (80093a8 <main+0x494>)
 8009310:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009314:	4b26      	ldr	r3, [pc, #152]	@ (80093b0 <main+0x49c>)
 8009316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931a:	ebb0 0802 	subs.w	r8, r0, r2
 800931e:	eb61 0903 	sbc.w	r9, r1, r3
 8009322:	f5b8 7f7a 	cmp.w	r8, #1000	@ 0x3e8
 8009326:	f179 0300 	sbcs.w	r3, r9, #0
 800932a:	f4ff af41 	bcc.w	80091b0 <main+0x29c>
      App_period_1s = TasktickCount;
 800932e:	4b1e      	ldr	r3, [pc, #120]	@ (80093a8 <main+0x494>)
 8009330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009334:	491e      	ldr	r1, [pc, #120]	@ (80093b0 <main+0x49c>)
 8009336:	e9c1 2300 	strd	r2, r3, [r1]
      motor[0].battery.loop(&motor->battery);
 800933a:	4b17      	ldr	r3, [pc, #92]	@ (8009398 <main+0x484>)
 800933c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009340:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8009344:	4a1b      	ldr	r2, [pc, #108]	@ (80093b4 <main+0x4a0>)
 8009346:	4610      	mov	r0, r2
 8009348:	4798      	blx	r3
      if(motor[0].task.fsm.state == BOOT_UP) {
 800934a:	4b13      	ldr	r3, [pc, #76]	@ (8009398 <main+0x484>)
 800934c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009350:	f893 356c 	ldrb.w	r3, [r3, #1388]	@ 0x56c
 8009354:	b2db      	uxtb	r3, r3
 8009356:	2b00      	cmp	r3, #0
 8009358:	f47f af2a 	bne.w	80091b0 <main+0x29c>
        motor[0].task.statecmd = IDLE;
 800935c:	4b0e      	ldr	r3, [pc, #56]	@ (8009398 <main+0x484>)
 800935e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009362:	2201      	movs	r2, #1
 8009364:	f883 255b 	strb.w	r2, [r3, #1371]	@ 0x55b
        motor[0].usrconfig.control_mode = 2;
 8009368:	4b0b      	ldr	r3, [pc, #44]	@ (8009398 <main+0x484>)
 800936a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800936e:	461a      	mov	r2, r3
 8009370:	2302      	movs	r3, #2
 8009372:	f8c2 3618 	str.w	r3, [r2, #1560]	@ 0x618
        motor[0].task.set_state(&motor[0].task,&motor[0].enable,&motor[0].usrconfig);
 8009376:	4b08      	ldr	r3, [pc, #32]	@ (8009398 <main+0x484>)
 8009378:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800937c:	f8d3 357c 	ldr.w	r3, [r3, #1404]	@ 0x57c
 8009380:	4a06      	ldr	r2, [pc, #24]	@ (800939c <main+0x488>)
 8009382:	4907      	ldr	r1, [pc, #28]	@ (80093a0 <main+0x48c>)
 8009384:	4807      	ldr	r0, [pc, #28]	@ (80093a4 <main+0x490>)
 8009386:	4798      	blx	r3
        motor[0].controller.sync_callback(&motor[0].controller,&motor[0].usrconfig,&motor[0].task);
 8009388:	4b03      	ldr	r3, [pc, #12]	@ (8009398 <main+0x484>)
 800938a:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800938e:	4a05      	ldr	r2, [pc, #20]	@ (80093a4 <main+0x490>)
 8009390:	4902      	ldr	r1, [pc, #8]	@ (800939c <main+0x488>)
 8009392:	4809      	ldr	r0, [pc, #36]	@ (80093b8 <main+0x4a4>)
 8009394:	4798      	blx	r3
    if(TasktickCount - App_period_1ms >= 1){
 8009396:	e70b      	b.n	80091b0 <main+0x29c>
 8009398:	20000108 	.word	0x20000108
 800939c:	200016f0 	.word	0x200016f0
 80093a0:	20001618 	.word	0x20001618
 80093a4:	20001654 	.word	0x20001654
 80093a8:	20001ed8 	.word	0x20001ed8
 80093ac:	20001ef0 	.word	0x20001ef0
 80093b0:	20001ef8 	.word	0x20001ef8
 80093b4:	200010c8 	.word	0x200010c8
 80093b8:	20000bb0 	.word	0x20000bb0

080093bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b096      	sub	sp, #88	@ 0x58
 80093c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80093c2:	f107 0314 	add.w	r3, r7, #20
 80093c6:	2244      	movs	r2, #68	@ 0x44
 80093c8:	2100      	movs	r1, #0
 80093ca:	4618      	mov	r0, r3
 80093cc:	f008 f8d0 	bl	8011570 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80093d0:	463b      	mov	r3, r7
 80093d2:	2200      	movs	r2, #0
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	605a      	str	r2, [r3, #4]
 80093d8:	609a      	str	r2, [r3, #8]
 80093da:	60da      	str	r2, [r3, #12]
 80093dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80093de:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80093e2:	f003 fe7d 	bl	800d0e0 <HAL_PWREx_ControlVoltageScaling>
 80093e6:	4603      	mov	r3, r0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d001      	beq.n	80093f0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80093ec:	f000 f837 	bl	800945e <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80093f0:	2309      	movs	r3, #9
 80093f2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80093f4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80093f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80093fa:	2301      	movs	r3, #1
 80093fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80093fe:	2302      	movs	r3, #2
 8009400:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009402:	2303      	movs	r3, #3
 8009404:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8009406:	2301      	movs	r3, #1
 8009408:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800940a:	230a      	movs	r3, #10
 800940c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800940e:	2302      	movs	r3, #2
 8009410:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009412:	2302      	movs	r3, #2
 8009414:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009416:	2302      	movs	r3, #2
 8009418:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800941a:	f107 0314 	add.w	r3, r7, #20
 800941e:	4618      	mov	r0, r3
 8009420:	f003 feb4 	bl	800d18c <HAL_RCC_OscConfig>
 8009424:	4603      	mov	r3, r0
 8009426:	2b00      	cmp	r3, #0
 8009428:	d001      	beq.n	800942e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800942a:	f000 f818 	bl	800945e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800942e:	230f      	movs	r3, #15
 8009430:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009432:	2303      	movs	r3, #3
 8009434:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009436:	2300      	movs	r3, #0
 8009438:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800943a:	2300      	movs	r3, #0
 800943c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800943e:	2300      	movs	r3, #0
 8009440:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8009442:	463b      	mov	r3, r7
 8009444:	2104      	movs	r1, #4
 8009446:	4618      	mov	r0, r3
 8009448:	f004 faba 	bl	800d9c0 <HAL_RCC_ClockConfig>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d001      	beq.n	8009456 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8009452:	f000 f804 	bl	800945e <Error_Handler>
  }
}
 8009456:	bf00      	nop
 8009458:	3758      	adds	r7, #88	@ 0x58
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800945e:	b480      	push	{r7}
 8009460:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8009462:	b672      	cpsid	i
}
 8009464:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8009466:	bf00      	nop
 8009468:	e7fd      	b.n	8009466 <Error_Handler+0x8>
	...

0800946c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8009470:	4b10      	ldr	r3, [pc, #64]	@ (80094b4 <MX_RTC_Init+0x48>)
 8009472:	4a11      	ldr	r2, [pc, #68]	@ (80094b8 <MX_RTC_Init+0x4c>)
 8009474:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8009476:	4b0f      	ldr	r3, [pc, #60]	@ (80094b4 <MX_RTC_Init+0x48>)
 8009478:	2200      	movs	r2, #0
 800947a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800947c:	4b0d      	ldr	r3, [pc, #52]	@ (80094b4 <MX_RTC_Init+0x48>)
 800947e:	227f      	movs	r2, #127	@ 0x7f
 8009480:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8009482:	4b0c      	ldr	r3, [pc, #48]	@ (80094b4 <MX_RTC_Init+0x48>)
 8009484:	22ff      	movs	r2, #255	@ 0xff
 8009486:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8009488:	4b0a      	ldr	r3, [pc, #40]	@ (80094b4 <MX_RTC_Init+0x48>)
 800948a:	2200      	movs	r2, #0
 800948c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800948e:	4b09      	ldr	r3, [pc, #36]	@ (80094b4 <MX_RTC_Init+0x48>)
 8009490:	2200      	movs	r2, #0
 8009492:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009494:	4b07      	ldr	r3, [pc, #28]	@ (80094b4 <MX_RTC_Init+0x48>)
 8009496:	2200      	movs	r2, #0
 8009498:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800949a:	4b06      	ldr	r3, [pc, #24]	@ (80094b4 <MX_RTC_Init+0x48>)
 800949c:	2200      	movs	r2, #0
 800949e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80094a0:	4804      	ldr	r0, [pc, #16]	@ (80094b4 <MX_RTC_Init+0x48>)
 80094a2:	f005 f979 	bl	800e798 <HAL_RTC_Init>
 80094a6:	4603      	mov	r3, r0
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d001      	beq.n	80094b0 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 80094ac:	f7ff ffd7 	bl	800945e <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80094b0:	bf00      	nop
 80094b2:	bd80      	pop	{r7, pc}
 80094b4:	20001f00 	.word	0x20001f00
 80094b8:	40002800 	.word	0x40002800

080094bc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b0a6      	sub	sp, #152	@ 0x98
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80094c4:	f107 030c 	add.w	r3, r7, #12
 80094c8:	228c      	movs	r2, #140	@ 0x8c
 80094ca:	2100      	movs	r1, #0
 80094cc:	4618      	mov	r0, r3
 80094ce:	f008 f84f 	bl	8011570 <memset>
  if(rtcHandle->Instance==RTC)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4a10      	ldr	r2, [pc, #64]	@ (8009518 <HAL_RTC_MspInit+0x5c>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d118      	bne.n	800950e <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80094dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80094e0:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80094e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80094e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80094ea:	f107 030c 	add.w	r3, r7, #12
 80094ee:	4618      	mov	r0, r3
 80094f0:	f004 fc88 	bl	800de04 <HAL_RCCEx_PeriphCLKConfig>
 80094f4:	4603      	mov	r3, r0
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d001      	beq.n	80094fe <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80094fa:	f7ff ffb0 	bl	800945e <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80094fe:	4b07      	ldr	r3, [pc, #28]	@ (800951c <HAL_RTC_MspInit+0x60>)
 8009500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009504:	4a05      	ldr	r2, [pc, #20]	@ (800951c <HAL_RTC_MspInit+0x60>)
 8009506:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800950a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800950e:	bf00      	nop
 8009510:	3798      	adds	r7, #152	@ 0x98
 8009512:	46bd      	mov	sp, r7
 8009514:	bd80      	pop	{r7, pc}
 8009516:	bf00      	nop
 8009518:	40002800 	.word	0x40002800
 800951c:	40021000 	.word	0x40021000

08009520 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009520:	b480      	push	{r7}
 8009522:	b083      	sub	sp, #12
 8009524:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009526:	4b0f      	ldr	r3, [pc, #60]	@ (8009564 <HAL_MspInit+0x44>)
 8009528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800952a:	4a0e      	ldr	r2, [pc, #56]	@ (8009564 <HAL_MspInit+0x44>)
 800952c:	f043 0301 	orr.w	r3, r3, #1
 8009530:	6613      	str	r3, [r2, #96]	@ 0x60
 8009532:	4b0c      	ldr	r3, [pc, #48]	@ (8009564 <HAL_MspInit+0x44>)
 8009534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009536:	f003 0301 	and.w	r3, r3, #1
 800953a:	607b      	str	r3, [r7, #4]
 800953c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800953e:	4b09      	ldr	r3, [pc, #36]	@ (8009564 <HAL_MspInit+0x44>)
 8009540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009542:	4a08      	ldr	r2, [pc, #32]	@ (8009564 <HAL_MspInit+0x44>)
 8009544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009548:	6593      	str	r3, [r2, #88]	@ 0x58
 800954a:	4b06      	ldr	r3, [pc, #24]	@ (8009564 <HAL_MspInit+0x44>)
 800954c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800954e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009552:	603b      	str	r3, [r7, #0]
 8009554:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009556:	bf00      	nop
 8009558:	370c      	adds	r7, #12
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr
 8009562:	bf00      	nop
 8009564:	40021000 	.word	0x40021000

08009568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009568:	b480      	push	{r7}
 800956a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800956c:	bf00      	nop
 800956e:	e7fd      	b.n	800956c <NMI_Handler+0x4>

08009570 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009570:	b480      	push	{r7}
 8009572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009574:	bf00      	nop
 8009576:	e7fd      	b.n	8009574 <HardFault_Handler+0x4>

08009578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009578:	b480      	push	{r7}
 800957a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800957c:	bf00      	nop
 800957e:	e7fd      	b.n	800957c <MemManage_Handler+0x4>

08009580 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009580:	b480      	push	{r7}
 8009582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009584:	bf00      	nop
 8009586:	e7fd      	b.n	8009584 <BusFault_Handler+0x4>

08009588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009588:	b480      	push	{r7}
 800958a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800958c:	bf00      	nop
 800958e:	e7fd      	b.n	800958c <UsageFault_Handler+0x4>

08009590 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009590:	b480      	push	{r7}
 8009592:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009594:	bf00      	nop
 8009596:	46bd      	mov	sp, r7
 8009598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959c:	4770      	bx	lr

0800959e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800959e:	b480      	push	{r7}
 80095a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80095a2:	bf00      	nop
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr

080095ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80095ac:	b480      	push	{r7}
 80095ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80095b0:	bf00      	nop
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
	...

080095bc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  TasktickCount++;
 80095c0:	4b08      	ldr	r3, [pc, #32]	@ (80095e4 <SysTick_Handler+0x28>)
 80095c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095c6:	1c50      	adds	r0, r2, #1
 80095c8:	f143 0100 	adc.w	r1, r3, #0
 80095cc:	4b05      	ldr	r3, [pc, #20]	@ (80095e4 <SysTick_Handler+0x28>)
 80095ce:	e9c3 0100 	strd	r0, r1, [r3]
  SystickCount++;
 80095d2:	4b05      	ldr	r3, [pc, #20]	@ (80095e8 <SysTick_Handler+0x2c>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	3301      	adds	r3, #1
 80095d8:	4a03      	ldr	r2, [pc, #12]	@ (80095e8 <SysTick_Handler+0x2c>)
 80095da:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80095dc:	f000 fcd0 	bl	8009f80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80095e0:	bf00      	nop
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	20001ed8 	.word	0x20001ed8
 80095e8:	20001ee0 	.word	0x20001ee0

080095ec <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80095f0:	4802      	ldr	r0, [pc, #8]	@ (80095fc <DMA1_Channel2_IRQHandler+0x10>)
 80095f2:	f003 fade 	bl	800cbb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80095f6:	bf00      	nop
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	20002270 	.word	0x20002270

08009600 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8009604:	4802      	ldr	r0, [pc, #8]	@ (8009610 <DMA1_Channel3_IRQHandler+0x10>)
 8009606:	f003 fad4 	bl	800cbb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800960a:	bf00      	nop
 800960c:	bd80      	pop	{r7, pc}
 800960e:	bf00      	nop
 8009610:	20002228 	.word	0x20002228

08009614 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8009618:	4802      	ldr	r0, [pc, #8]	@ (8009624 <DMA1_Channel4_IRQHandler+0x10>)
 800961a:	f003 faca 	bl	800cbb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800961e:	bf00      	nop
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	20002150 	.word	0x20002150

08009628 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800962c:	4802      	ldr	r0, [pc, #8]	@ (8009638 <DMA1_Channel5_IRQHandler+0x10>)
 800962e:	f003 fac0 	bl	800cbb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8009632:	bf00      	nop
 8009634:	bd80      	pop	{r7, pc}
 8009636:	bf00      	nop
 8009638:	20002108 	.word	0x20002108

0800963c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8009640:	4802      	ldr	r0, [pc, #8]	@ (800964c <DMA1_Channel6_IRQHandler+0x10>)
 8009642:	f003 fab6 	bl	800cbb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8009646:	bf00      	nop
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	20002198 	.word	0x20002198

08009650 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8009654:	4802      	ldr	r0, [pc, #8]	@ (8009660 <DMA1_Channel7_IRQHandler+0x10>)
 8009656:	f003 faac 	bl	800cbb2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800965a:	bf00      	nop
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	200021e0 	.word	0x200021e0

08009664 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8009668:	4802      	ldr	r0, [pc, #8]	@ (8009674 <ADC1_2_IRQHandler+0x10>)
 800966a:	f001 f83d 	bl	800a6e8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800966e:	bf00      	nop
 8009670:	bd80      	pop	{r7, pc}
 8009672:	bf00      	nop
 8009674:	20001e70 	.word	0x20001e70

08009678 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800967c:	4803      	ldr	r0, [pc, #12]	@ (800968c <USART1_IRQHandler+0x14>)
 800967e:	f006 fcc1 	bl	8010004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  bsp_uart_idle_callback(&huart1);
 8009682:	4802      	ldr	r0, [pc, #8]	@ (800968c <USART1_IRQHandler+0x14>)
 8009684:	f7fe fb62 	bl	8007d4c <bsp_uart_idle_callback>
  /* USER CODE END USART1_IRQn 1 */
}
 8009688:	bf00      	nop
 800968a:	bd80      	pop	{r7, pc}
 800968c:	20001f70 	.word	0x20001f70

08009690 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8009694:	4803      	ldr	r0, [pc, #12]	@ (80096a4 <USART2_IRQHandler+0x14>)
 8009696:	f006 fcb5 	bl	8010004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  bsp_uart_idle_callback(&huart2);
 800969a:	4802      	ldr	r0, [pc, #8]	@ (80096a4 <USART2_IRQHandler+0x14>)
 800969c:	f7fe fb56 	bl	8007d4c <bsp_uart_idle_callback>
  /* USER CODE END USART2_IRQn 1 */
}
 80096a0:	bf00      	nop
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	20001ff8 	.word	0x20001ff8

080096a8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80096ac:	4803      	ldr	r0, [pc, #12]	@ (80096bc <USART3_IRQHandler+0x14>)
 80096ae:	f006 fca9 	bl	8010004 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  bsp_uart_idle_callback(&huart3);
 80096b2:	4802      	ldr	r0, [pc, #8]	@ (80096bc <USART3_IRQHandler+0x14>)
 80096b4:	f7fe fb4a 	bl	8007d4c <bsp_uart_idle_callback>
  /* USER CODE END USART3_IRQn 1 */
}
 80096b8:	bf00      	nop
 80096ba:	bd80      	pop	{r7, pc}
 80096bc:	20002080 	.word	0x20002080

080096c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80096c0:	b480      	push	{r7}
 80096c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80096c4:	4b06      	ldr	r3, [pc, #24]	@ (80096e0 <SystemInit+0x20>)
 80096c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096ca:	4a05      	ldr	r2, [pc, #20]	@ (80096e0 <SystemInit+0x20>)
 80096cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80096d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80096d4:	bf00      	nop
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr
 80096de:	bf00      	nop
 80096e0:	e000ed00 	.word	0xe000ed00

080096e4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b096      	sub	sp, #88	@ 0x58
 80096e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80096ea:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80096ee:	2200      	movs	r2, #0
 80096f0:	601a      	str	r2, [r3, #0]
 80096f2:	605a      	str	r2, [r3, #4]
 80096f4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80096f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80096fa:	2200      	movs	r2, #0
 80096fc:	601a      	str	r2, [r3, #0]
 80096fe:	605a      	str	r2, [r3, #4]
 8009700:	609a      	str	r2, [r3, #8]
 8009702:	60da      	str	r2, [r3, #12]
 8009704:	611a      	str	r2, [r3, #16]
 8009706:	615a      	str	r2, [r3, #20]
 8009708:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800970a:	1d3b      	adds	r3, r7, #4
 800970c:	222c      	movs	r2, #44	@ 0x2c
 800970e:	2100      	movs	r1, #0
 8009710:	4618      	mov	r0, r3
 8009712:	f007 ff2d 	bl	8011570 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009716:	4b59      	ldr	r3, [pc, #356]	@ (800987c <MX_TIM1_Init+0x198>)
 8009718:	4a59      	ldr	r2, [pc, #356]	@ (8009880 <MX_TIM1_Init+0x19c>)
 800971a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800971c:	4b57      	ldr	r3, [pc, #348]	@ (800987c <MX_TIM1_Init+0x198>)
 800971e:	2200      	movs	r2, #0
 8009720:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8009722:	4b56      	ldr	r3, [pc, #344]	@ (800987c <MX_TIM1_Init+0x198>)
 8009724:	2220      	movs	r2, #32
 8009726:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM_PERIOD_CLOCK;
 8009728:	4b54      	ldr	r3, [pc, #336]	@ (800987c <MX_TIM1_Init+0x198>)
 800972a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800972e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009730:	4b52      	ldr	r3, [pc, #328]	@ (800987c <MX_TIM1_Init+0x198>)
 8009732:	2200      	movs	r2, #0
 8009734:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009736:	4b51      	ldr	r3, [pc, #324]	@ (800987c <MX_TIM1_Init+0x198>)
 8009738:	2200      	movs	r2, #0
 800973a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800973c:	4b4f      	ldr	r3, [pc, #316]	@ (800987c <MX_TIM1_Init+0x198>)
 800973e:	2200      	movs	r2, #0
 8009740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009742:	484e      	ldr	r0, [pc, #312]	@ (800987c <MX_TIM1_Init+0x198>)
 8009744:	f005 fbb4 	bl	800eeb0 <HAL_TIM_PWM_Init>
 8009748:	4603      	mov	r3, r0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d001      	beq.n	8009752 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800974e:	f7ff fe86 	bl	800945e <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8009752:	484a      	ldr	r0, [pc, #296]	@ (800987c <MX_TIM1_Init+0x198>)
 8009754:	f005 f9ae 	bl	800eab4 <HAL_TIM_OC_Init>
 8009758:	4603      	mov	r3, r0
 800975a:	2b00      	cmp	r3, #0
 800975c:	d001      	beq.n	8009762 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800975e:	f7ff fe7e 	bl	800945e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8009762:	2370      	movs	r3, #112	@ 0x70
 8009764:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_OC5REF;
 8009766:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800976a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800976c:	2380      	movs	r3, #128	@ 0x80
 800976e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009770:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8009774:	4619      	mov	r1, r3
 8009776:	4841      	ldr	r0, [pc, #260]	@ (800987c <MX_TIM1_Init+0x198>)
 8009778:	f006 fa28 	bl	800fbcc <HAL_TIMEx_MasterConfigSynchronization>
 800977c:	4603      	mov	r3, r0
 800977e:	2b00      	cmp	r3, #0
 8009780:	d001      	beq.n	8009786 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8009782:	f7ff fe6c 	bl	800945e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009786:	2360      	movs	r3, #96	@ 0x60
 8009788:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800978a:	2300      	movs	r3, #0
 800978c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800978e:	2300      	movs	r3, #0
 8009790:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009792:	2300      	movs	r3, #0
 8009794:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009796:	2300      	movs	r3, #0
 8009798:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800979a:	2300      	movs	r3, #0
 800979c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800979e:	2300      	movs	r3, #0
 80097a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80097a2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80097a6:	2200      	movs	r2, #0
 80097a8:	4619      	mov	r1, r3
 80097aa:	4834      	ldr	r0, [pc, #208]	@ (800987c <MX_TIM1_Init+0x198>)
 80097ac:	f005 fd58 	bl	800f260 <HAL_TIM_PWM_ConfigChannel>
 80097b0:	4603      	mov	r3, r0
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d001      	beq.n	80097ba <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80097b6:	f7ff fe52 	bl	800945e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80097ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80097be:	2204      	movs	r2, #4
 80097c0:	4619      	mov	r1, r3
 80097c2:	482e      	ldr	r0, [pc, #184]	@ (800987c <MX_TIM1_Init+0x198>)
 80097c4:	f005 fd4c 	bl	800f260 <HAL_TIM_PWM_ConfigChannel>
 80097c8:	4603      	mov	r3, r0
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d001      	beq.n	80097d2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80097ce:	f7ff fe46 	bl	800945e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80097d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80097d6:	2208      	movs	r2, #8
 80097d8:	4619      	mov	r1, r3
 80097da:	4828      	ldr	r0, [pc, #160]	@ (800987c <MX_TIM1_Init+0x198>)
 80097dc:	f005 fd40 	bl	800f260 <HAL_TIM_PWM_ConfigChannel>
 80097e0:	4603      	mov	r3, r0
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d001      	beq.n	80097ea <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 80097e6:	f7ff fe3a 	bl	800945e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80097ea:	2330      	movs	r3, #48	@ 0x30
 80097ec:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80097ee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80097f2:	220c      	movs	r2, #12
 80097f4:	4619      	mov	r1, r3
 80097f6:	4821      	ldr	r0, [pc, #132]	@ (800987c <MX_TIM1_Init+0x198>)
 80097f8:	f005 fcb8 	bl	800f16c <HAL_TIM_OC_ConfigChannel>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d001      	beq.n	8009806 <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 8009802:	f7ff fe2c 	bl	800945e <Error_Handler>
  }
  sConfigOC.Pulse = PWM_ADC_INJECT_TIME;
 8009806:	f240 73cf 	movw	r3, #1999	@ 0x7cf
 800980a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 800980c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009810:	2210      	movs	r2, #16
 8009812:	4619      	mov	r1, r3
 8009814:	4819      	ldr	r0, [pc, #100]	@ (800987c <MX_TIM1_Init+0x198>)
 8009816:	f005 fca9 	bl	800f16c <HAL_TIM_OC_ConfigChannel>
 800981a:	4603      	mov	r3, r0
 800981c:	2b00      	cmp	r3, #0
 800981e:	d001      	beq.n	8009824 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8009820:	f7ff fe1d 	bl	800945e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8009824:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009828:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 800982a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800982e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009830:	2300      	movs	r3, #0
 8009832:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009834:	2300      	movs	r3, #0
 8009836:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009838:	2300      	movs	r3, #0
 800983a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800983c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009840:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009842:	2300      	movs	r3, #0
 8009844:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8009846:	2300      	movs	r3, #0
 8009848:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800984a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800984e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8009850:	2300      	movs	r3, #0
 8009852:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009854:	2300      	movs	r3, #0
 8009856:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8009858:	1d3b      	adds	r3, r7, #4
 800985a:	4619      	mov	r1, r3
 800985c:	4807      	ldr	r0, [pc, #28]	@ (800987c <MX_TIM1_Init+0x198>)
 800985e:	f006 fa3d 	bl	800fcdc <HAL_TIMEx_ConfigBreakDeadTime>
 8009862:	4603      	mov	r3, r0
 8009864:	2b00      	cmp	r3, #0
 8009866:	d001      	beq.n	800986c <MX_TIM1_Init+0x188>
  {
    Error_Handler();
 8009868:	f7ff fdf9 	bl	800945e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800986c:	4803      	ldr	r0, [pc, #12]	@ (800987c <MX_TIM1_Init+0x198>)
 800986e:	f000 f829 	bl	80098c4 <HAL_TIM_MspPostInit>

}
 8009872:	bf00      	nop
 8009874:	3758      	adds	r7, #88	@ 0x58
 8009876:	46bd      	mov	sp, r7
 8009878:	bd80      	pop	{r7, pc}
 800987a:	bf00      	nop
 800987c:	20001f24 	.word	0x20001f24
 8009880:	40012c00 	.word	0x40012c00

08009884 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8009884:	b480      	push	{r7}
 8009886:	b085      	sub	sp, #20
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	4a0a      	ldr	r2, [pc, #40]	@ (80098bc <HAL_TIM_PWM_MspInit+0x38>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d10b      	bne.n	80098ae <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8009896:	4b0a      	ldr	r3, [pc, #40]	@ (80098c0 <HAL_TIM_PWM_MspInit+0x3c>)
 8009898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800989a:	4a09      	ldr	r2, [pc, #36]	@ (80098c0 <HAL_TIM_PWM_MspInit+0x3c>)
 800989c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80098a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80098a2:	4b07      	ldr	r3, [pc, #28]	@ (80098c0 <HAL_TIM_PWM_MspInit+0x3c>)
 80098a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80098aa:	60fb      	str	r3, [r7, #12]
 80098ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80098ae:	bf00      	nop
 80098b0:	3714      	adds	r7, #20
 80098b2:	46bd      	mov	sp, r7
 80098b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b8:	4770      	bx	lr
 80098ba:	bf00      	nop
 80098bc:	40012c00 	.word	0x40012c00
 80098c0:	40021000 	.word	0x40021000

080098c4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b088      	sub	sp, #32
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80098cc:	f107 030c 	add.w	r3, r7, #12
 80098d0:	2200      	movs	r2, #0
 80098d2:	601a      	str	r2, [r3, #0]
 80098d4:	605a      	str	r2, [r3, #4]
 80098d6:	609a      	str	r2, [r3, #8]
 80098d8:	60da      	str	r2, [r3, #12]
 80098da:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a12      	ldr	r2, [pc, #72]	@ (800992c <HAL_TIM_MspPostInit+0x68>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d11d      	bne.n	8009922 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80098e6:	4b12      	ldr	r3, [pc, #72]	@ (8009930 <HAL_TIM_MspPostInit+0x6c>)
 80098e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098ea:	4a11      	ldr	r2, [pc, #68]	@ (8009930 <HAL_TIM_MspPostInit+0x6c>)
 80098ec:	f043 0301 	orr.w	r3, r3, #1
 80098f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80098f2:	4b0f      	ldr	r3, [pc, #60]	@ (8009930 <HAL_TIM_MspPostInit+0x6c>)
 80098f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098f6:	f003 0301 	and.w	r3, r3, #1
 80098fa:	60bb      	str	r3, [r7, #8]
 80098fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80098fe:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8009902:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009904:	2302      	movs	r3, #2
 8009906:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009908:	2300      	movs	r3, #0
 800990a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800990c:	2300      	movs	r3, #0
 800990e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8009910:	2301      	movs	r3, #1
 8009912:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009914:	f107 030c 	add.w	r3, r7, #12
 8009918:	4619      	mov	r1, r3
 800991a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800991e:	f003 fa27 	bl	800cd70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8009922:	bf00      	nop
 8009924:	3720      	adds	r7, #32
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	40012c00 	.word	0x40012c00
 8009930:	40021000 	.word	0x40021000

08009934 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8009938:	4b14      	ldr	r3, [pc, #80]	@ (800998c <MX_USART1_UART_Init+0x58>)
 800993a:	4a15      	ldr	r2, [pc, #84]	@ (8009990 <MX_USART1_UART_Init+0x5c>)
 800993c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800993e:	4b13      	ldr	r3, [pc, #76]	@ (800998c <MX_USART1_UART_Init+0x58>)
 8009940:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009944:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009946:	4b11      	ldr	r3, [pc, #68]	@ (800998c <MX_USART1_UART_Init+0x58>)
 8009948:	2200      	movs	r2, #0
 800994a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800994c:	4b0f      	ldr	r3, [pc, #60]	@ (800998c <MX_USART1_UART_Init+0x58>)
 800994e:	2200      	movs	r2, #0
 8009950:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009952:	4b0e      	ldr	r3, [pc, #56]	@ (800998c <MX_USART1_UART_Init+0x58>)
 8009954:	2200      	movs	r2, #0
 8009956:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009958:	4b0c      	ldr	r3, [pc, #48]	@ (800998c <MX_USART1_UART_Init+0x58>)
 800995a:	220c      	movs	r2, #12
 800995c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800995e:	4b0b      	ldr	r3, [pc, #44]	@ (800998c <MX_USART1_UART_Init+0x58>)
 8009960:	2200      	movs	r2, #0
 8009962:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009964:	4b09      	ldr	r3, [pc, #36]	@ (800998c <MX_USART1_UART_Init+0x58>)
 8009966:	2200      	movs	r2, #0
 8009968:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800996a:	4b08      	ldr	r3, [pc, #32]	@ (800998c <MX_USART1_UART_Init+0x58>)
 800996c:	2200      	movs	r2, #0
 800996e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009970:	4b06      	ldr	r3, [pc, #24]	@ (800998c <MX_USART1_UART_Init+0x58>)
 8009972:	2200      	movs	r2, #0
 8009974:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009976:	4805      	ldr	r0, [pc, #20]	@ (800998c <MX_USART1_UART_Init+0x58>)
 8009978:	f006 fa2e 	bl	800fdd8 <HAL_UART_Init>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	d001      	beq.n	8009986 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8009982:	f7ff fd6c 	bl	800945e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8009986:	bf00      	nop
 8009988:	bd80      	pop	{r7, pc}
 800998a:	bf00      	nop
 800998c:	20001f70 	.word	0x20001f70
 8009990:	40013800 	.word	0x40013800

08009994 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8009998:	4b15      	ldr	r3, [pc, #84]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 800999a:	4a16      	ldr	r2, [pc, #88]	@ (80099f4 <MX_USART2_UART_Init+0x60>)
 800999c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 2500000;
 800999e:	4b14      	ldr	r3, [pc, #80]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099a0:	4a15      	ldr	r2, [pc, #84]	@ (80099f8 <MX_USART2_UART_Init+0x64>)
 80099a2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80099a4:	4b12      	ldr	r3, [pc, #72]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099a6:	2200      	movs	r2, #0
 80099a8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80099aa:	4b11      	ldr	r3, [pc, #68]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099ac:	2200      	movs	r2, #0
 80099ae:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80099b0:	4b0f      	ldr	r3, [pc, #60]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099b2:	2200      	movs	r2, #0
 80099b4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80099b6:	4b0e      	ldr	r3, [pc, #56]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099b8:	220c      	movs	r2, #12
 80099ba:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80099bc:	4b0c      	ldr	r3, [pc, #48]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099be:	2200      	movs	r2, #0
 80099c0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80099c2:	4b0b      	ldr	r3, [pc, #44]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099c4:	2200      	movs	r2, #0
 80099c6:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80099c8:	4b09      	ldr	r3, [pc, #36]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80099ce:	4b08      	ldr	r3, [pc, #32]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099d0:	2200      	movs	r2, #0
 80099d2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80099d4:	2300      	movs	r3, #0
 80099d6:	2200      	movs	r2, #0
 80099d8:	2100      	movs	r1, #0
 80099da:	4805      	ldr	r0, [pc, #20]	@ (80099f0 <MX_USART2_UART_Init+0x5c>)
 80099dc:	f007 fd57 	bl	801148e <HAL_RS485Ex_Init>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d001      	beq.n	80099ea <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80099e6:	f7ff fd3a 	bl	800945e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80099ea:	bf00      	nop
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	20001ff8 	.word	0x20001ff8
 80099f4:	40004400 	.word	0x40004400
 80099f8:	002625a0 	.word	0x002625a0

080099fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8009a00:	4b14      	ldr	r3, [pc, #80]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a02:	4a15      	ldr	r2, [pc, #84]	@ (8009a58 <MX_USART3_UART_Init+0x5c>)
 8009a04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8009a06:	4b13      	ldr	r3, [pc, #76]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a08:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8009a0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8009a0e:	4b11      	ldr	r3, [pc, #68]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a10:	2200      	movs	r2, #0
 8009a12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009a14:	4b0f      	ldr	r3, [pc, #60]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a16:	2200      	movs	r2, #0
 8009a18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8009a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009a20:	4b0c      	ldr	r3, [pc, #48]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a22:	220c      	movs	r2, #12
 8009a24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009a26:	4b0b      	ldr	r3, [pc, #44]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a28:	2200      	movs	r2, #0
 8009a2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8009a2c:	4b09      	ldr	r3, [pc, #36]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a2e:	2200      	movs	r2, #0
 8009a30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009a32:	4b08      	ldr	r3, [pc, #32]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a34:	2200      	movs	r2, #0
 8009a36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009a38:	4b06      	ldr	r3, [pc, #24]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8009a3e:	4805      	ldr	r0, [pc, #20]	@ (8009a54 <MX_USART3_UART_Init+0x58>)
 8009a40:	f006 f9ca 	bl	800fdd8 <HAL_UART_Init>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d001      	beq.n	8009a4e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8009a4a:	f7ff fd08 	bl	800945e <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8009a4e:	bf00      	nop
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop
 8009a54:	20002080 	.word	0x20002080
 8009a58:	40004800 	.word	0x40004800

08009a5c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b0b0      	sub	sp, #192	@ 0xc0
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009a64:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8009a68:	2200      	movs	r2, #0
 8009a6a:	601a      	str	r2, [r3, #0]
 8009a6c:	605a      	str	r2, [r3, #4]
 8009a6e:	609a      	str	r2, [r3, #8]
 8009a70:	60da      	str	r2, [r3, #12]
 8009a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009a74:	f107 0320 	add.w	r3, r7, #32
 8009a78:	228c      	movs	r2, #140	@ 0x8c
 8009a7a:	2100      	movs	r1, #0
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f007 fd77 	bl	8011570 <memset>
  if(uartHandle->Instance==USART1)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a9c      	ldr	r2, [pc, #624]	@ (8009cf8 <HAL_UART_MspInit+0x29c>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	f040 8096 	bne.w	8009bba <HAL_UART_MspInit+0x15e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8009a92:	2300      	movs	r3, #0
 8009a94:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009a96:	f107 0320 	add.w	r3, r7, #32
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f004 f9b2 	bl	800de04 <HAL_RCCEx_PeriphCLKConfig>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d001      	beq.n	8009aaa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8009aa6:	f7ff fcda 	bl	800945e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8009aaa:	4b94      	ldr	r3, [pc, #592]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009aac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009aae:	4a93      	ldr	r2, [pc, #588]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009ab0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009ab4:	6613      	str	r3, [r2, #96]	@ 0x60
 8009ab6:	4b91      	ldr	r3, [pc, #580]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009ab8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009abe:	61fb      	str	r3, [r7, #28]
 8009ac0:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009ac2:	4b8e      	ldr	r3, [pc, #568]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ac6:	4a8d      	ldr	r2, [pc, #564]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009ac8:	f043 0302 	orr.w	r3, r3, #2
 8009acc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ace:	4b8b      	ldr	r3, [pc, #556]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ad2:	f003 0302 	and.w	r3, r3, #2
 8009ad6:	61bb      	str	r3, [r7, #24]
 8009ad8:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8009ada:	23c0      	movs	r3, #192	@ 0xc0
 8009adc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009ae0:	2302      	movs	r3, #2
 8009ae2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ae6:	2300      	movs	r3, #0
 8009ae8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009aec:	2303      	movs	r3, #3
 8009aee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8009af2:	2307      	movs	r3, #7
 8009af4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009af8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8009afc:	4619      	mov	r1, r3
 8009afe:	4880      	ldr	r0, [pc, #512]	@ (8009d00 <HAL_UART_MspInit+0x2a4>)
 8009b00:	f003 f936 	bl	800cd70 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8009b04:	4b7f      	ldr	r3, [pc, #508]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b06:	4a80      	ldr	r2, [pc, #512]	@ (8009d08 <HAL_UART_MspInit+0x2ac>)
 8009b08:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 8009b0a:	4b7e      	ldr	r3, [pc, #504]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b0c:	2202      	movs	r2, #2
 8009b0e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009b10:	4b7c      	ldr	r3, [pc, #496]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b12:	2200      	movs	r2, #0
 8009b14:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009b16:	4b7b      	ldr	r3, [pc, #492]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b18:	2200      	movs	r2, #0
 8009b1a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009b1c:	4b79      	ldr	r3, [pc, #484]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b1e:	2280      	movs	r2, #128	@ 0x80
 8009b20:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009b22:	4b78      	ldr	r3, [pc, #480]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b24:	2200      	movs	r2, #0
 8009b26:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009b28:	4b76      	ldr	r3, [pc, #472]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8009b2e:	4b75      	ldr	r3, [pc, #468]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b30:	2220      	movs	r2, #32
 8009b32:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009b34:	4b73      	ldr	r3, [pc, #460]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b36:	2200      	movs	r2, #0
 8009b38:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8009b3a:	4872      	ldr	r0, [pc, #456]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b3c:	f002 fea2 	bl	800c884 <HAL_DMA_Init>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8009b46:	f7ff fc8a 	bl	800945e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	4a6d      	ldr	r2, [pc, #436]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b4e:	675a      	str	r2, [r3, #116]	@ 0x74
 8009b50:	4a6c      	ldr	r2, [pc, #432]	@ (8009d04 <HAL_UART_MspInit+0x2a8>)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8009b56:	4b6d      	ldr	r3, [pc, #436]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b58:	4a6d      	ldr	r2, [pc, #436]	@ (8009d10 <HAL_UART_MspInit+0x2b4>)
 8009b5a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 8009b5c:	4b6b      	ldr	r3, [pc, #428]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b5e:	2202      	movs	r2, #2
 8009b60:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009b62:	4b6a      	ldr	r3, [pc, #424]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b64:	2210      	movs	r2, #16
 8009b66:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009b68:	4b68      	ldr	r3, [pc, #416]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009b6e:	4b67      	ldr	r3, [pc, #412]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b70:	2280      	movs	r2, #128	@ 0x80
 8009b72:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009b74:	4b65      	ldr	r3, [pc, #404]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b76:	2200      	movs	r2, #0
 8009b78:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009b7a:	4b64      	ldr	r3, [pc, #400]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8009b80:	4b62      	ldr	r3, [pc, #392]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b82:	2200      	movs	r2, #0
 8009b84:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009b86:	4b61      	ldr	r3, [pc, #388]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b88:	2200      	movs	r2, #0
 8009b8a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8009b8c:	485f      	ldr	r0, [pc, #380]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009b8e:	f002 fe79 	bl	800c884 <HAL_DMA_Init>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d001      	beq.n	8009b9c <HAL_UART_MspInit+0x140>
    {
      Error_Handler();
 8009b98:	f7ff fc61 	bl	800945e <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	4a5b      	ldr	r2, [pc, #364]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009ba0:	671a      	str	r2, [r3, #112]	@ 0x70
 8009ba2:	4a5a      	ldr	r2, [pc, #360]	@ (8009d0c <HAL_UART_MspInit+0x2b0>)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8009ba8:	2200      	movs	r2, #0
 8009baa:	2102      	movs	r1, #2
 8009bac:	2025      	movs	r0, #37	@ 0x25
 8009bae:	f002 fe32 	bl	800c816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8009bb2:	2025      	movs	r0, #37	@ 0x25
 8009bb4:	f002 fe4b 	bl	800c84e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8009bb8:	e151      	b.n	8009e5e <HAL_UART_MspInit+0x402>
  else if(uartHandle->Instance==USART2)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a55      	ldr	r2, [pc, #340]	@ (8009d14 <HAL_UART_MspInit+0x2b8>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	f040 80b1 	bne.w	8009d28 <HAL_UART_MspInit+0x2cc>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8009bc6:	2302      	movs	r3, #2
 8009bc8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009bce:	f107 0320 	add.w	r3, r7, #32
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f004 f916 	bl	800de04 <HAL_RCCEx_PeriphCLKConfig>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d001      	beq.n	8009be2 <HAL_UART_MspInit+0x186>
      Error_Handler();
 8009bde:	f7ff fc3e 	bl	800945e <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8009be2:	4b46      	ldr	r3, [pc, #280]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009be6:	4a45      	ldr	r2, [pc, #276]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009be8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009bec:	6593      	str	r3, [r2, #88]	@ 0x58
 8009bee:	4b43      	ldr	r3, [pc, #268]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bf6:	617b      	str	r3, [r7, #20]
 8009bf8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009bfa:	4b40      	ldr	r3, [pc, #256]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009bfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bfe:	4a3f      	ldr	r2, [pc, #252]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009c00:	f043 0301 	orr.w	r3, r3, #1
 8009c04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009c06:	4b3d      	ldr	r3, [pc, #244]	@ (8009cfc <HAL_UART_MspInit+0x2a0>)
 8009c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c0a:	f003 0301 	and.w	r3, r3, #1
 8009c0e:	613b      	str	r3, [r7, #16]
 8009c10:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8009c12:	230e      	movs	r3, #14
 8009c14:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009c18:	2302      	movs	r3, #2
 8009c1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009c24:	2303      	movs	r3, #3
 8009c26:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009c2a:	2307      	movs	r3, #7
 8009c2c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c30:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8009c34:	4619      	mov	r1, r3
 8009c36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009c3a:	f003 f899 	bl	800cd70 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8009c3e:	4b36      	ldr	r3, [pc, #216]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c40:	4a36      	ldr	r2, [pc, #216]	@ (8009d1c <HAL_UART_MspInit+0x2c0>)
 8009c42:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8009c44:	4b34      	ldr	r3, [pc, #208]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c46:	2202      	movs	r2, #2
 8009c48:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009c4a:	4b33      	ldr	r3, [pc, #204]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009c50:	4b31      	ldr	r3, [pc, #196]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c52:	2200      	movs	r2, #0
 8009c54:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009c56:	4b30      	ldr	r3, [pc, #192]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c58:	2280      	movs	r2, #128	@ 0x80
 8009c5a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009c5c:	4b2e      	ldr	r3, [pc, #184]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c5e:	2200      	movs	r2, #0
 8009c60:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009c62:	4b2d      	ldr	r3, [pc, #180]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c64:	2200      	movs	r2, #0
 8009c66:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8009c68:	4b2b      	ldr	r3, [pc, #172]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c6a:	2220      	movs	r2, #32
 8009c6c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8009c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009c74:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8009c76:	4828      	ldr	r0, [pc, #160]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c78:	f002 fe04 	bl	800c884 <HAL_DMA_Init>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d001      	beq.n	8009c86 <HAL_UART_MspInit+0x22a>
      Error_Handler();
 8009c82:	f7ff fbec 	bl	800945e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	4a23      	ldr	r2, [pc, #140]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c8a:	675a      	str	r2, [r3, #116]	@ 0x74
 8009c8c:	4a22      	ldr	r2, [pc, #136]	@ (8009d18 <HAL_UART_MspInit+0x2bc>)
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8009c92:	4b23      	ldr	r3, [pc, #140]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009c94:	4a23      	ldr	r2, [pc, #140]	@ (8009d24 <HAL_UART_MspInit+0x2c8>)
 8009c96:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8009c98:	4b21      	ldr	r3, [pc, #132]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009c9a:	2202      	movs	r2, #2
 8009c9c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009c9e:	4b20      	ldr	r3, [pc, #128]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009ca0:	2210      	movs	r2, #16
 8009ca2:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009caa:	4b1d      	ldr	r3, [pc, #116]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009cac:	2280      	movs	r2, #128	@ 0x80
 8009cae:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8009cbc:	4b18      	ldr	r3, [pc, #96]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8009cc2:	4b17      	ldr	r3, [pc, #92]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009cc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8009cc8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8009cca:	4815      	ldr	r0, [pc, #84]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009ccc:	f002 fdda 	bl	800c884 <HAL_DMA_Init>
 8009cd0:	4603      	mov	r3, r0
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d001      	beq.n	8009cda <HAL_UART_MspInit+0x27e>
      Error_Handler();
 8009cd6:	f7ff fbc2 	bl	800945e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	4a10      	ldr	r2, [pc, #64]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009cde:	671a      	str	r2, [r3, #112]	@ 0x70
 8009ce0:	4a0f      	ldr	r2, [pc, #60]	@ (8009d20 <HAL_UART_MspInit+0x2c4>)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	2100      	movs	r1, #0
 8009cea:	2026      	movs	r0, #38	@ 0x26
 8009cec:	f002 fd93 	bl	800c816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8009cf0:	2026      	movs	r0, #38	@ 0x26
 8009cf2:	f002 fdac 	bl	800c84e <HAL_NVIC_EnableIRQ>
}
 8009cf6:	e0b2      	b.n	8009e5e <HAL_UART_MspInit+0x402>
 8009cf8:	40013800 	.word	0x40013800
 8009cfc:	40021000 	.word	0x40021000
 8009d00:	48000400 	.word	0x48000400
 8009d04:	20002108 	.word	0x20002108
 8009d08:	40020058 	.word	0x40020058
 8009d0c:	20002150 	.word	0x20002150
 8009d10:	40020044 	.word	0x40020044
 8009d14:	40004400 	.word	0x40004400
 8009d18:	20002198 	.word	0x20002198
 8009d1c:	4002006c 	.word	0x4002006c
 8009d20:	200021e0 	.word	0x200021e0
 8009d24:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a4e      	ldr	r2, [pc, #312]	@ (8009e68 <HAL_UART_MspInit+0x40c>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	f040 8095 	bne.w	8009e5e <HAL_UART_MspInit+0x402>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8009d34:	2304      	movs	r3, #4
 8009d36:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8009d38:	2300      	movs	r3, #0
 8009d3a:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009d3c:	f107 0320 	add.w	r3, r7, #32
 8009d40:	4618      	mov	r0, r3
 8009d42:	f004 f85f 	bl	800de04 <HAL_RCCEx_PeriphCLKConfig>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d001      	beq.n	8009d50 <HAL_UART_MspInit+0x2f4>
      Error_Handler();
 8009d4c:	f7ff fb87 	bl	800945e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8009d50:	4b46      	ldr	r3, [pc, #280]	@ (8009e6c <HAL_UART_MspInit+0x410>)
 8009d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d54:	4a45      	ldr	r2, [pc, #276]	@ (8009e6c <HAL_UART_MspInit+0x410>)
 8009d56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009d5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d5c:	4b43      	ldr	r3, [pc, #268]	@ (8009e6c <HAL_UART_MspInit+0x410>)
 8009d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009d64:	60fb      	str	r3, [r7, #12]
 8009d66:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009d68:	4b40      	ldr	r3, [pc, #256]	@ (8009e6c <HAL_UART_MspInit+0x410>)
 8009d6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d6c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e6c <HAL_UART_MspInit+0x410>)
 8009d6e:	f043 0304 	orr.w	r3, r3, #4
 8009d72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009d74:	4b3d      	ldr	r3, [pc, #244]	@ (8009e6c <HAL_UART_MspInit+0x410>)
 8009d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d78:	f003 0304 	and.w	r3, r3, #4
 8009d7c:	60bb      	str	r3, [r7, #8]
 8009d7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8009d80:	2330      	movs	r3, #48	@ 0x30
 8009d82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009d86:	2302      	movs	r3, #2
 8009d88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009d92:	2303      	movs	r3, #3
 8009d94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009d98:	2307      	movs	r3, #7
 8009d9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009d9e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8009da2:	4619      	mov	r1, r3
 8009da4:	4832      	ldr	r0, [pc, #200]	@ (8009e70 <HAL_UART_MspInit+0x414>)
 8009da6:	f002 ffe3 	bl	800cd70 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8009daa:	4b32      	ldr	r3, [pc, #200]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009dac:	4a32      	ldr	r2, [pc, #200]	@ (8009e78 <HAL_UART_MspInit+0x41c>)
 8009dae:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_2;
 8009db0:	4b30      	ldr	r3, [pc, #192]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009db2:	2202      	movs	r2, #2
 8009db4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009db6:	4b2f      	ldr	r3, [pc, #188]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009db8:	2200      	movs	r2, #0
 8009dba:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009dbc:	4b2d      	ldr	r3, [pc, #180]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009dc2:	4b2c      	ldr	r3, [pc, #176]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009dc4:	2280      	movs	r2, #128	@ 0x80
 8009dc6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009dc8:	4b2a      	ldr	r3, [pc, #168]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009dca:	2200      	movs	r2, #0
 8009dcc:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009dce:	4b29      	ldr	r3, [pc, #164]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8009dd4:	4b27      	ldr	r3, [pc, #156]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009dd6:	2220      	movs	r2, #32
 8009dd8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8009dda:	4b26      	ldr	r3, [pc, #152]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009ddc:	2200      	movs	r2, #0
 8009dde:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8009de0:	4824      	ldr	r0, [pc, #144]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009de2:	f002 fd4f 	bl	800c884 <HAL_DMA_Init>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d001      	beq.n	8009df0 <HAL_UART_MspInit+0x394>
      Error_Handler();
 8009dec:	f7ff fb37 	bl	800945e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a20      	ldr	r2, [pc, #128]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009df4:	675a      	str	r2, [r3, #116]	@ 0x74
 8009df6:	4a1f      	ldr	r2, [pc, #124]	@ (8009e74 <HAL_UART_MspInit+0x418>)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6293      	str	r3, [r2, #40]	@ 0x28
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8009dfc:	4b1f      	ldr	r3, [pc, #124]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009dfe:	4a20      	ldr	r2, [pc, #128]	@ (8009e80 <HAL_UART_MspInit+0x424>)
 8009e00:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_2;
 8009e02:	4b1e      	ldr	r3, [pc, #120]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e04:	2202      	movs	r2, #2
 8009e06:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8009e08:	4b1c      	ldr	r3, [pc, #112]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e0a:	2210      	movs	r2, #16
 8009e0c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e10:	2200      	movs	r2, #0
 8009e12:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8009e14:	4b19      	ldr	r3, [pc, #100]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e16:	2280      	movs	r2, #128	@ 0x80
 8009e18:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009e1a:	4b18      	ldr	r3, [pc, #96]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8009e20:	4b16      	ldr	r3, [pc, #88]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e22:	2200      	movs	r2, #0
 8009e24:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8009e26:	4b15      	ldr	r3, [pc, #84]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e28:	2200      	movs	r2, #0
 8009e2a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8009e2c:	4b13      	ldr	r3, [pc, #76]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e2e:	2200      	movs	r2, #0
 8009e30:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8009e32:	4812      	ldr	r0, [pc, #72]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e34:	f002 fd26 	bl	800c884 <HAL_DMA_Init>
 8009e38:	4603      	mov	r3, r0
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d001      	beq.n	8009e42 <HAL_UART_MspInit+0x3e6>
      Error_Handler();
 8009e3e:	f7ff fb0e 	bl	800945e <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	4a0d      	ldr	r2, [pc, #52]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e46:	671a      	str	r2, [r3, #112]	@ 0x70
 8009e48:	4a0c      	ldr	r2, [pc, #48]	@ (8009e7c <HAL_UART_MspInit+0x420>)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8009e4e:	2200      	movs	r2, #0
 8009e50:	2100      	movs	r1, #0
 8009e52:	2027      	movs	r0, #39	@ 0x27
 8009e54:	f002 fcdf 	bl	800c816 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8009e58:	2027      	movs	r0, #39	@ 0x27
 8009e5a:	f002 fcf8 	bl	800c84e <HAL_NVIC_EnableIRQ>
}
 8009e5e:	bf00      	nop
 8009e60:	37c0      	adds	r7, #192	@ 0xc0
 8009e62:	46bd      	mov	sp, r7
 8009e64:	bd80      	pop	{r7, pc}
 8009e66:	bf00      	nop
 8009e68:	40004800 	.word	0x40004800
 8009e6c:	40021000 	.word	0x40021000
 8009e70:	48000800 	.word	0x48000800
 8009e74:	20002228 	.word	0x20002228
 8009e78:	40020030 	.word	0x40020030
 8009e7c:	20002270 	.word	0x20002270
 8009e80:	4002001c 	.word	0x4002001c

08009e84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8009e84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8009ebc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8009e88:	f7ff fc1a 	bl	80096c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009e8c:	480c      	ldr	r0, [pc, #48]	@ (8009ec0 <LoopForever+0x6>)
  ldr r1, =_edata
 8009e8e:	490d      	ldr	r1, [pc, #52]	@ (8009ec4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8009e90:	4a0d      	ldr	r2, [pc, #52]	@ (8009ec8 <LoopForever+0xe>)
  movs r3, #0
 8009e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009e94:	e002      	b.n	8009e9c <LoopCopyDataInit>

08009e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009e9a:	3304      	adds	r3, #4

08009e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8009e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8009ea0:	d3f9      	bcc.n	8009e96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8009ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8009ecc <LoopForever+0x12>)
  ldr r4, =_ebss
 8009ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8009ed0 <LoopForever+0x16>)
  movs r3, #0
 8009ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009ea8:	e001      	b.n	8009eae <LoopFillZerobss>

08009eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009eac:	3204      	adds	r2, #4

08009eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8009eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8009eb0:	d3fb      	bcc.n	8009eaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009eb2:	f007 fb6b 	bl	801158c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8009eb6:	f7ff f82d 	bl	8008f14 <main>

08009eba <LoopForever>:

LoopForever:
    b LoopForever
 8009eba:	e7fe      	b.n	8009eba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8009ebc:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8009ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009ec4:	20001a1c 	.word	0x20001a1c
  ldr r2, =_sidata
 8009ec8:	080120cc 	.word	0x080120cc
  ldr r2, =_sbss
 8009ecc:	20001a20 	.word	0x20001a20
  ldr r4, =_ebss
 8009ed0:	200023f4 	.word	0x200023f4

08009ed4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009ed4:	e7fe      	b.n	8009ed4 <ADC3_IRQHandler>

08009ed6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009ed6:	b580      	push	{r7, lr}
 8009ed8:	b082      	sub	sp, #8
 8009eda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009edc:	2300      	movs	r3, #0
 8009ede:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009ee0:	2003      	movs	r0, #3
 8009ee2:	f002 fc8d 	bl	800c800 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009ee6:	200f      	movs	r0, #15
 8009ee8:	f000 f80e 	bl	8009f08 <HAL_InitTick>
 8009eec:	4603      	mov	r3, r0
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d002      	beq.n	8009ef8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	71fb      	strb	r3, [r7, #7]
 8009ef6:	e001      	b.n	8009efc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009ef8:	f7ff fb12 	bl	8009520 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009efc:	79fb      	ldrb	r3, [r7, #7]
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3708      	adds	r7, #8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
	...

08009f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b084      	sub	sp, #16
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009f10:	2300      	movs	r3, #0
 8009f12:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8009f14:	4b17      	ldr	r3, [pc, #92]	@ (8009f74 <HAL_InitTick+0x6c>)
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d023      	beq.n	8009f64 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8009f1c:	4b16      	ldr	r3, [pc, #88]	@ (8009f78 <HAL_InitTick+0x70>)
 8009f1e:	681a      	ldr	r2, [r3, #0]
 8009f20:	4b14      	ldr	r3, [pc, #80]	@ (8009f74 <HAL_InitTick+0x6c>)
 8009f22:	781b      	ldrb	r3, [r3, #0]
 8009f24:	4619      	mov	r1, r3
 8009f26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009f2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8009f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f32:	4618      	mov	r0, r3
 8009f34:	f002 fc99 	bl	800c86a <HAL_SYSTICK_Config>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d10f      	bne.n	8009f5e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2b0f      	cmp	r3, #15
 8009f42:	d809      	bhi.n	8009f58 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009f44:	2200      	movs	r2, #0
 8009f46:	6879      	ldr	r1, [r7, #4]
 8009f48:	f04f 30ff 	mov.w	r0, #4294967295
 8009f4c:	f002 fc63 	bl	800c816 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009f50:	4a0a      	ldr	r2, [pc, #40]	@ (8009f7c <HAL_InitTick+0x74>)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6013      	str	r3, [r2, #0]
 8009f56:	e007      	b.n	8009f68 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	73fb      	strb	r3, [r7, #15]
 8009f5c:	e004      	b.n	8009f68 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009f5e:	2301      	movs	r3, #1
 8009f60:	73fb      	strb	r3, [r7, #15]
 8009f62:	e001      	b.n	8009f68 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	200019c8 	.word	0x200019c8
 8009f78:	200019c0 	.word	0x200019c0
 8009f7c:	200019c4 	.word	0x200019c4

08009f80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009f80:	b480      	push	{r7}
 8009f82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009f84:	4b06      	ldr	r3, [pc, #24]	@ (8009fa0 <HAL_IncTick+0x20>)
 8009f86:	781b      	ldrb	r3, [r3, #0]
 8009f88:	461a      	mov	r2, r3
 8009f8a:	4b06      	ldr	r3, [pc, #24]	@ (8009fa4 <HAL_IncTick+0x24>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4413      	add	r3, r2
 8009f90:	4a04      	ldr	r2, [pc, #16]	@ (8009fa4 <HAL_IncTick+0x24>)
 8009f92:	6013      	str	r3, [r2, #0]
}
 8009f94:	bf00      	nop
 8009f96:	46bd      	mov	sp, r7
 8009f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9c:	4770      	bx	lr
 8009f9e:	bf00      	nop
 8009fa0:	200019c8 	.word	0x200019c8
 8009fa4:	200022b8 	.word	0x200022b8

08009fa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	af00      	add	r7, sp, #0
  return uwTick;
 8009fac:	4b03      	ldr	r3, [pc, #12]	@ (8009fbc <HAL_GetTick+0x14>)
 8009fae:	681b      	ldr	r3, [r3, #0]
}
 8009fb0:	4618      	mov	r0, r3
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
 8009fba:	bf00      	nop
 8009fbc:	200022b8 	.word	0x200022b8

08009fc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b084      	sub	sp, #16
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009fc8:	f7ff ffee 	bl	8009fa8 <HAL_GetTick>
 8009fcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fd8:	d005      	beq.n	8009fe6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8009fda:	4b0a      	ldr	r3, [pc, #40]	@ (800a004 <HAL_Delay+0x44>)
 8009fdc:	781b      	ldrb	r3, [r3, #0]
 8009fde:	461a      	mov	r2, r3
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	4413      	add	r3, r2
 8009fe4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8009fe6:	bf00      	nop
 8009fe8:	f7ff ffde 	bl	8009fa8 <HAL_GetTick>
 8009fec:	4602      	mov	r2, r0
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	1ad3      	subs	r3, r2, r3
 8009ff2:	68fa      	ldr	r2, [r7, #12]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d8f7      	bhi.n	8009fe8 <HAL_Delay+0x28>
  {
  }
}
 8009ff8:	bf00      	nop
 8009ffa:	bf00      	nop
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
 800a002:	bf00      	nop
 800a004:	200019c8 	.word	0x200019c8

0800a008 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800a008:	b480      	push	{r7}
 800a00a:	b083      	sub	sp, #12
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
 800a010:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	431a      	orrs	r2, r3
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	609a      	str	r2, [r3, #8]
}
 800a022:	bf00      	nop
 800a024:	370c      	adds	r7, #12
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr

0800a02e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800a02e:	b480      	push	{r7}
 800a030:	b083      	sub	sp, #12
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
 800a036:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800a040:	683b      	ldr	r3, [r7, #0]
 800a042:	431a      	orrs	r2, r3
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	609a      	str	r2, [r3, #8]
}
 800a048:	bf00      	nop
 800a04a:	370c      	adds	r7, #12
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr

0800a054 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	689b      	ldr	r3, [r3, #8]
 800a060:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800a064:	4618      	mov	r0, r3
 800a066:	370c      	adds	r7, #12
 800a068:	46bd      	mov	sp, r7
 800a06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06e:	4770      	bx	lr

0800a070 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800a070:	b480      	push	{r7}
 800a072:	b087      	sub	sp, #28
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	607a      	str	r2, [r7, #4]
 800a07c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	3360      	adds	r3, #96	@ 0x60
 800a082:	461a      	mov	r2, r3
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	009b      	lsls	r3, r3, #2
 800a088:	4413      	add	r3, r2
 800a08a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a08c:	697b      	ldr	r3, [r7, #20]
 800a08e:	681a      	ldr	r2, [r3, #0]
 800a090:	4b08      	ldr	r3, [pc, #32]	@ (800a0b4 <LL_ADC_SetOffset+0x44>)
 800a092:	4013      	ands	r3, r2
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800a09a:	683a      	ldr	r2, [r7, #0]
 800a09c:	430a      	orrs	r2, r1
 800a09e:	4313      	orrs	r3, r2
 800a0a0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800a0a8:	bf00      	nop
 800a0aa:	371c      	adds	r7, #28
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b2:	4770      	bx	lr
 800a0b4:	03fff000 	.word	0x03fff000

0800a0b8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b085      	sub	sp, #20
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	3360      	adds	r3, #96	@ 0x60
 800a0c6:	461a      	mov	r2, r3
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	009b      	lsls	r3, r3, #2
 800a0cc:	4413      	add	r3, r2
 800a0ce:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3714      	adds	r7, #20
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b087      	sub	sp, #28
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	60b9      	str	r1, [r7, #8]
 800a0ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	3360      	adds	r3, #96	@ 0x60
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	68bb      	ldr	r3, [r7, #8]
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	4413      	add	r3, r2
 800a0fc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	431a      	orrs	r2, r3
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800a10e:	bf00      	nop
 800a110:	371c      	adds	r7, #28
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr

0800a11a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800a11a:	b480      	push	{r7}
 800a11c:	b083      	sub	sp, #12
 800a11e:	af00      	add	r7, sp, #0
 800a120:	6078      	str	r0, [r7, #4]
 800a122:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	695b      	ldr	r3, [r3, #20]
 800a128:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	431a      	orrs	r2, r3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	615a      	str	r2, [r3, #20]
}
 800a134:	bf00      	nop
 800a136:	370c      	adds	r7, #12
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr

0800a140 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800a140:	b480      	push	{r7}
 800a142:	b083      	sub	sp, #12
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	68db      	ldr	r3, [r3, #12]
 800a14c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800a154:	2301      	movs	r3, #1
 800a156:	e000      	b.n	800a15a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800a158:	2300      	movs	r3, #0
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	370c      	adds	r7, #12
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr

0800a166 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800a166:	b480      	push	{r7}
 800a168:	b087      	sub	sp, #28
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	60f8      	str	r0, [r7, #12]
 800a16e:	60b9      	str	r1, [r7, #8]
 800a170:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	3330      	adds	r3, #48	@ 0x30
 800a176:	461a      	mov	r2, r3
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	0a1b      	lsrs	r3, r3, #8
 800a17c:	009b      	lsls	r3, r3, #2
 800a17e:	f003 030c 	and.w	r3, r3, #12
 800a182:	4413      	add	r3, r2
 800a184:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a186:	697b      	ldr	r3, [r7, #20]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	f003 031f 	and.w	r3, r3, #31
 800a190:	211f      	movs	r1, #31
 800a192:	fa01 f303 	lsl.w	r3, r1, r3
 800a196:	43db      	mvns	r3, r3
 800a198:	401a      	ands	r2, r3
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	0e9b      	lsrs	r3, r3, #26
 800a19e:	f003 011f 	and.w	r1, r3, #31
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	f003 031f 	and.w	r3, r3, #31
 800a1a8:	fa01 f303 	lsl.w	r3, r1, r3
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800a1b2:	bf00      	nop
 800a1b4:	371c      	adds	r7, #28
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr

0800a1be <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800a1be:	b480      	push	{r7}
 800a1c0:	b083      	sub	sp, #12
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a1ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d101      	bne.n	800a1d6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	e000      	b.n	800a1d8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	370c      	adds	r7, #12
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr

0800a1e4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b087      	sub	sp, #28
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	3314      	adds	r3, #20
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	68bb      	ldr	r3, [r7, #8]
 800a1f8:	0e5b      	lsrs	r3, r3, #25
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	f003 0304 	and.w	r3, r3, #4
 800a200:	4413      	add	r3, r2
 800a202:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	0d1b      	lsrs	r3, r3, #20
 800a20c:	f003 031f 	and.w	r3, r3, #31
 800a210:	2107      	movs	r1, #7
 800a212:	fa01 f303 	lsl.w	r3, r1, r3
 800a216:	43db      	mvns	r3, r3
 800a218:	401a      	ands	r2, r3
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	0d1b      	lsrs	r3, r3, #20
 800a21e:	f003 031f 	and.w	r3, r3, #31
 800a222:	6879      	ldr	r1, [r7, #4]
 800a224:	fa01 f303 	lsl.w	r3, r1, r3
 800a228:	431a      	orrs	r2, r3
 800a22a:	697b      	ldr	r3, [r7, #20]
 800a22c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800a22e:	bf00      	nop
 800a230:	371c      	adds	r7, #28
 800a232:	46bd      	mov	sp, r7
 800a234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a238:	4770      	bx	lr
	...

0800a23c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	60b9      	str	r1, [r7, #8]
 800a246:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a254:	43db      	mvns	r3, r3
 800a256:	401a      	ands	r2, r3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	f003 0318 	and.w	r3, r3, #24
 800a25e:	4908      	ldr	r1, [pc, #32]	@ (800a280 <LL_ADC_SetChannelSingleDiff+0x44>)
 800a260:	40d9      	lsrs	r1, r3
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	400b      	ands	r3, r1
 800a266:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a26a:	431a      	orrs	r2, r3
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800a272:	bf00      	nop
 800a274:	3714      	adds	r7, #20
 800a276:	46bd      	mov	sp, r7
 800a278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27c:	4770      	bx	lr
 800a27e:	bf00      	nop
 800a280:	0007ffff 	.word	0x0007ffff

0800a284 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a284:	b480      	push	{r7}
 800a286:	b083      	sub	sp, #12
 800a288:	af00      	add	r7, sp, #0
 800a28a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	689b      	ldr	r3, [r3, #8]
 800a290:	f003 031f 	and.w	r3, r3, #31
}
 800a294:	4618      	mov	r0, r3
 800a296:	370c      	adds	r7, #12
 800a298:	46bd      	mov	sp, r7
 800a29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29e:	4770      	bx	lr

0800a2a0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a2a0:	b480      	push	{r7}
 800a2a2:	b083      	sub	sp, #12
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	370c      	adds	r7, #12
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr

0800a2bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b083      	sub	sp, #12
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	689b      	ldr	r3, [r3, #8]
 800a2c8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800a2cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	6093      	str	r3, [r2, #8]
}
 800a2d4:	bf00      	nop
 800a2d6:	370c      	adds	r7, #12
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b083      	sub	sp, #12
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	689b      	ldr	r3, [r3, #8]
 800a2ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2f4:	d101      	bne.n	800a2fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e000      	b.n	800a2fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800a2fa:	2300      	movs	r3, #0
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	689b      	ldr	r3, [r3, #8]
 800a314:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800a318:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a31c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800a324:	bf00      	nop
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr

0800a330 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	689b      	ldr	r3, [r3, #8]
 800a33c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a340:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a344:	d101      	bne.n	800a34a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800a346:	2301      	movs	r3, #1
 800a348:	e000      	b.n	800a34c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800a34a:	2300      	movs	r3, #0
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800a358:	b480      	push	{r7}
 800a35a:	b083      	sub	sp, #12
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	689b      	ldr	r3, [r3, #8]
 800a364:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a368:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a36c:	f043 0201 	orr.w	r2, r3, #1
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800a374:	bf00      	nop
 800a376:	370c      	adds	r7, #12
 800a378:	46bd      	mov	sp, r7
 800a37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37e:	4770      	bx	lr

0800a380 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800a380:	b480      	push	{r7}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	689b      	ldr	r3, [r3, #8]
 800a38c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a390:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800a394:	f043 0202 	orr.w	r2, r3, #2
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800a39c:	bf00      	nop
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b083      	sub	sp, #12
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	689b      	ldr	r3, [r3, #8]
 800a3b4:	f003 0301 	and.w	r3, r3, #1
 800a3b8:	2b01      	cmp	r3, #1
 800a3ba:	d101      	bne.n	800a3c0 <LL_ADC_IsEnabled+0x18>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e000      	b.n	800a3c2 <LL_ADC_IsEnabled+0x1a>
 800a3c0:	2300      	movs	r3, #0
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	370c      	adds	r7, #12
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr

0800a3ce <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800a3ce:	b480      	push	{r7}
 800a3d0:	b083      	sub	sp, #12
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	689b      	ldr	r3, [r3, #8]
 800a3da:	f003 0302 	and.w	r3, r3, #2
 800a3de:	2b02      	cmp	r3, #2
 800a3e0:	d101      	bne.n	800a3e6 <LL_ADC_IsDisableOngoing+0x18>
 800a3e2:	2301      	movs	r3, #1
 800a3e4:	e000      	b.n	800a3e8 <LL_ADC_IsDisableOngoing+0x1a>
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr

0800a3f4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a3f4:	b480      	push	{r7}
 800a3f6:	b083      	sub	sp, #12
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	f003 0304 	and.w	r3, r3, #4
 800a404:	2b04      	cmp	r3, #4
 800a406:	d101      	bne.n	800a40c <LL_ADC_REG_IsConversionOngoing+0x18>
 800a408:	2301      	movs	r3, #1
 800a40a:	e000      	b.n	800a40e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800a40c:	2300      	movs	r3, #0
}
 800a40e:	4618      	mov	r0, r3
 800a410:	370c      	adds	r7, #12
 800a412:	46bd      	mov	sp, r7
 800a414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a418:	4770      	bx	lr

0800a41a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800a41a:	b480      	push	{r7}
 800a41c:	b083      	sub	sp, #12
 800a41e:	af00      	add	r7, sp, #0
 800a420:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	f003 0308 	and.w	r3, r3, #8
 800a42a:	2b08      	cmp	r3, #8
 800a42c:	d101      	bne.n	800a432 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800a42e:	2301      	movs	r3, #1
 800a430:	e000      	b.n	800a434 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800a432:	2300      	movs	r3, #0
}
 800a434:	4618      	mov	r0, r3
 800a436:	370c      	adds	r7, #12
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800a440:	b590      	push	{r4, r7, lr}
 800a442:	b089      	sub	sp, #36	@ 0x24
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800a448:	2300      	movs	r3, #0
 800a44a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800a44c:	2300      	movs	r3, #0
 800a44e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e133      	b.n	800a6c2 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	691b      	ldr	r3, [r3, #16]
 800a45e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a464:	2b00      	cmp	r3, #0
 800a466:	d109      	bne.n	800a47c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800a468:	6878      	ldr	r0, [r7, #4]
 800a46a:	f7fe fc11 	bl	8008c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	2200      	movs	r2, #0
 800a472:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2200      	movs	r2, #0
 800a478:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4618      	mov	r0, r3
 800a482:	f7ff ff2d 	bl	800a2e0 <LL_ADC_IsDeepPowerDownEnabled>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d004      	beq.n	800a496 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4618      	mov	r0, r3
 800a492:	f7ff ff13 	bl	800a2bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4618      	mov	r0, r3
 800a49c:	f7ff ff48 	bl	800a330 <LL_ADC_IsInternalRegulatorEnabled>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d115      	bne.n	800a4d2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7ff ff2c 	bl	800a308 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800a4b0:	4b86      	ldr	r3, [pc, #536]	@ (800a6cc <HAL_ADC_Init+0x28c>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	099b      	lsrs	r3, r3, #6
 800a4b6:	4a86      	ldr	r2, [pc, #536]	@ (800a6d0 <HAL_ADC_Init+0x290>)
 800a4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a4bc:	099b      	lsrs	r3, r3, #6
 800a4be:	3301      	adds	r3, #1
 800a4c0:	005b      	lsls	r3, r3, #1
 800a4c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a4c4:	e002      	b.n	800a4cc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d1f9      	bne.n	800a4c6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7ff ff2a 	bl	800a330 <LL_ADC_IsInternalRegulatorEnabled>
 800a4dc:	4603      	mov	r3, r0
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d10d      	bne.n	800a4fe <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4e6:	f043 0210 	orr.w	r2, r3, #16
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a4f2:	f043 0201 	orr.w	r2, r3, #1
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4618      	mov	r0, r3
 800a504:	f7ff ff76 	bl	800a3f4 <LL_ADC_REG_IsConversionOngoing>
 800a508:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a50e:	f003 0310 	and.w	r3, r3, #16
 800a512:	2b00      	cmp	r3, #0
 800a514:	f040 80cc 	bne.w	800a6b0 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	f040 80c8 	bne.w	800a6b0 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a524:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800a528:	f043 0202 	orr.w	r2, r3, #2
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	4618      	mov	r0, r3
 800a536:	f7ff ff37 	bl	800a3a8 <LL_ADC_IsEnabled>
 800a53a:	4603      	mov	r3, r0
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d115      	bne.n	800a56c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800a540:	4864      	ldr	r0, [pc, #400]	@ (800a6d4 <HAL_ADC_Init+0x294>)
 800a542:	f7ff ff31 	bl	800a3a8 <LL_ADC_IsEnabled>
 800a546:	4604      	mov	r4, r0
 800a548:	4863      	ldr	r0, [pc, #396]	@ (800a6d8 <HAL_ADC_Init+0x298>)
 800a54a:	f7ff ff2d 	bl	800a3a8 <LL_ADC_IsEnabled>
 800a54e:	4603      	mov	r3, r0
 800a550:	431c      	orrs	r4, r3
 800a552:	4862      	ldr	r0, [pc, #392]	@ (800a6dc <HAL_ADC_Init+0x29c>)
 800a554:	f7ff ff28 	bl	800a3a8 <LL_ADC_IsEnabled>
 800a558:	4603      	mov	r3, r0
 800a55a:	4323      	orrs	r3, r4
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d105      	bne.n	800a56c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	4619      	mov	r1, r3
 800a566:	485e      	ldr	r0, [pc, #376]	@ (800a6e0 <HAL_ADC_Init+0x2a0>)
 800a568:	f7ff fd4e 	bl	800a008 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	7e5b      	ldrb	r3, [r3, #25]
 800a570:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a576:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800a57c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800a582:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a58a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800a58c:	4313      	orrs	r3, r2
 800a58e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a596:	2b01      	cmp	r3, #1
 800a598:	d106      	bne.n	800a5a8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a59e:	3b01      	subs	r3, #1
 800a5a0:	045b      	lsls	r3, r3, #17
 800a5a2:	69ba      	ldr	r2, [r7, #24]
 800a5a4:	4313      	orrs	r3, r2
 800a5a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d009      	beq.n	800a5c4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5b4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5bc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800a5be:	69ba      	ldr	r2, [r7, #24]
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	68da      	ldr	r2, [r3, #12]
 800a5ca:	4b46      	ldr	r3, [pc, #280]	@ (800a6e4 <HAL_ADC_Init+0x2a4>)
 800a5cc:	4013      	ands	r3, r2
 800a5ce:	687a      	ldr	r2, [r7, #4]
 800a5d0:	6812      	ldr	r2, [r2, #0]
 800a5d2:	69b9      	ldr	r1, [r7, #24]
 800a5d4:	430b      	orrs	r3, r1
 800a5d6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	4618      	mov	r0, r3
 800a5de:	f7ff ff1c 	bl	800a41a <LL_ADC_INJ_IsConversionOngoing>
 800a5e2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800a5e4:	697b      	ldr	r3, [r7, #20]
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d140      	bne.n	800a66c <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800a5ea:	693b      	ldr	r3, [r7, #16]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d13d      	bne.n	800a66c <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	7e1b      	ldrb	r3, [r3, #24]
 800a5f8:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a5fa:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a602:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800a604:	4313      	orrs	r3, r2
 800a606:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	68db      	ldr	r3, [r3, #12]
 800a60e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a612:	f023 0306 	bic.w	r3, r3, #6
 800a616:	687a      	ldr	r2, [r7, #4]
 800a618:	6812      	ldr	r2, [r2, #0]
 800a61a:	69b9      	ldr	r1, [r7, #24]
 800a61c:	430b      	orrs	r3, r1
 800a61e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a626:	2b01      	cmp	r3, #1
 800a628:	d118      	bne.n	800a65c <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	691b      	ldr	r3, [r3, #16]
 800a630:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a634:	f023 0304 	bic.w	r3, r3, #4
 800a638:	687a      	ldr	r2, [r7, #4]
 800a63a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a640:	4311      	orrs	r1, r2
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a646:	4311      	orrs	r1, r2
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a64c:	430a      	orrs	r2, r1
 800a64e:	431a      	orrs	r2, r3
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f042 0201 	orr.w	r2, r2, #1
 800a658:	611a      	str	r2, [r3, #16]
 800a65a:	e007      	b.n	800a66c <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	691a      	ldr	r2, [r3, #16]
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	f022 0201 	bic.w	r2, r2, #1
 800a66a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	691b      	ldr	r3, [r3, #16]
 800a670:	2b01      	cmp	r3, #1
 800a672:	d10c      	bne.n	800a68e <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a67a:	f023 010f 	bic.w	r1, r3, #15
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	69db      	ldr	r3, [r3, #28]
 800a682:	1e5a      	subs	r2, r3, #1
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	430a      	orrs	r2, r1
 800a68a:	631a      	str	r2, [r3, #48]	@ 0x30
 800a68c:	e007      	b.n	800a69e <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f022 020f 	bic.w	r2, r2, #15
 800a69c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6a2:	f023 0303 	bic.w	r3, r3, #3
 800a6a6:	f043 0201 	orr.w	r2, r3, #1
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	659a      	str	r2, [r3, #88]	@ 0x58
 800a6ae:	e007      	b.n	800a6c0 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6b4:	f043 0210 	orr.w	r2, r3, #16
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800a6bc:	2301      	movs	r3, #1
 800a6be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800a6c0:	7ffb      	ldrb	r3, [r7, #31]
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	3724      	adds	r7, #36	@ 0x24
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bd90      	pop	{r4, r7, pc}
 800a6ca:	bf00      	nop
 800a6cc:	200019c0 	.word	0x200019c0
 800a6d0:	053e2d63 	.word	0x053e2d63
 800a6d4:	50040000 	.word	0x50040000
 800a6d8:	50040100 	.word	0x50040100
 800a6dc:	50040200 	.word	0x50040200
 800a6e0:	50040300 	.word	0x50040300
 800a6e4:	fff0c007 	.word	0xfff0c007

0800a6e8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b08a      	sub	sp, #40	@ 0x28
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	685b      	ldr	r3, [r3, #4]
 800a702:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800a704:	4882      	ldr	r0, [pc, #520]	@ (800a910 <HAL_ADC_IRQHandler+0x228>)
 800a706:	f7ff fdbd 	bl	800a284 <LL_ADC_GetMultimode>
 800a70a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800a70c:	69fb      	ldr	r3, [r7, #28]
 800a70e:	f003 0302 	and.w	r3, r3, #2
 800a712:	2b00      	cmp	r3, #0
 800a714:	d017      	beq.n	800a746 <HAL_ADC_IRQHandler+0x5e>
 800a716:	69bb      	ldr	r3, [r7, #24]
 800a718:	f003 0302 	and.w	r3, r3, #2
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d012      	beq.n	800a746 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a724:	f003 0310 	and.w	r3, r3, #16
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d105      	bne.n	800a738 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a730:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f001 f9e5 	bl	800bb08 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2202      	movs	r2, #2
 800a744:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800a746:	69fb      	ldr	r3, [r7, #28]
 800a748:	f003 0304 	and.w	r3, r3, #4
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d004      	beq.n	800a75a <HAL_ADC_IRQHandler+0x72>
 800a750:	69bb      	ldr	r3, [r7, #24]
 800a752:	f003 0304 	and.w	r3, r3, #4
 800a756:	2b00      	cmp	r3, #0
 800a758:	d10a      	bne.n	800a770 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800a75a:	69fb      	ldr	r3, [r7, #28]
 800a75c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800a760:	2b00      	cmp	r3, #0
 800a762:	f000 8083 	beq.w	800a86c <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800a766:	69bb      	ldr	r3, [r7, #24]
 800a768:	f003 0308 	and.w	r3, r3, #8
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d07d      	beq.n	800a86c <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a774:	f003 0310 	and.w	r3, r3, #16
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d105      	bne.n	800a788 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a780:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4618      	mov	r0, r3
 800a78e:	f7ff fcd7 	bl	800a140 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a792:	4603      	mov	r3, r0
 800a794:	2b00      	cmp	r3, #0
 800a796:	d062      	beq.n	800a85e <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a5d      	ldr	r2, [pc, #372]	@ (800a914 <HAL_ADC_IRQHandler+0x22c>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d002      	beq.n	800a7a8 <HAL_ADC_IRQHandler+0xc0>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	e000      	b.n	800a7aa <HAL_ADC_IRQHandler+0xc2>
 800a7a8:	4b5b      	ldr	r3, [pc, #364]	@ (800a918 <HAL_ADC_IRQHandler+0x230>)
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	6812      	ldr	r2, [r2, #0]
 800a7ae:	4293      	cmp	r3, r2
 800a7b0:	d008      	beq.n	800a7c4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d005      	beq.n	800a7c4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	2b05      	cmp	r3, #5
 800a7bc:	d002      	beq.n	800a7c4 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	2b09      	cmp	r3, #9
 800a7c2:	d104      	bne.n	800a7ce <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	68db      	ldr	r3, [r3, #12]
 800a7ca:	623b      	str	r3, [r7, #32]
 800a7cc:	e00c      	b.n	800a7e8 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	4a50      	ldr	r2, [pc, #320]	@ (800a914 <HAL_ADC_IRQHandler+0x22c>)
 800a7d4:	4293      	cmp	r3, r2
 800a7d6:	d002      	beq.n	800a7de <HAL_ADC_IRQHandler+0xf6>
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	e000      	b.n	800a7e0 <HAL_ADC_IRQHandler+0xf8>
 800a7de:	4b4e      	ldr	r3, [pc, #312]	@ (800a918 <HAL_ADC_IRQHandler+0x230>)
 800a7e0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	68db      	ldr	r3, [r3, #12]
 800a7e6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800a7e8:	6a3b      	ldr	r3, [r7, #32]
 800a7ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d135      	bne.n	800a85e <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f003 0308 	and.w	r3, r3, #8
 800a7fc:	2b08      	cmp	r3, #8
 800a7fe:	d12e      	bne.n	800a85e <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4618      	mov	r0, r3
 800a806:	f7ff fdf5 	bl	800a3f4 <LL_ADC_REG_IsConversionOngoing>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d11a      	bne.n	800a846 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	685a      	ldr	r2, [r3, #4]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	f022 020c 	bic.w	r2, r2, #12
 800a81e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a824:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a830:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a834:	2b00      	cmp	r3, #0
 800a836:	d112      	bne.n	800a85e <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a83c:	f043 0201 	orr.w	r2, r3, #1
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	659a      	str	r2, [r3, #88]	@ 0x58
 800a844:	e00b      	b.n	800a85e <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a84a:	f043 0210 	orr.w	r2, r3, #16
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a856:	f043 0201 	orr.w	r2, r3, #1
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f000 f95c 	bl	800ab1c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	220c      	movs	r2, #12
 800a86a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800a86c:	69fb      	ldr	r3, [r7, #28]
 800a86e:	f003 0320 	and.w	r3, r3, #32
 800a872:	2b00      	cmp	r3, #0
 800a874:	d004      	beq.n	800a880 <HAL_ADC_IRQHandler+0x198>
 800a876:	69bb      	ldr	r3, [r7, #24]
 800a878:	f003 0320 	and.w	r3, r3, #32
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d10b      	bne.n	800a898 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800a880:	69fb      	ldr	r3, [r7, #28]
 800a882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800a886:	2b00      	cmp	r3, #0
 800a888:	f000 809f 	beq.w	800a9ca <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800a88c:	69bb      	ldr	r3, [r7, #24]
 800a88e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a892:	2b00      	cmp	r3, #0
 800a894:	f000 8099 	beq.w	800a9ca <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a89c:	f003 0310 	and.w	r3, r3, #16
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d105      	bne.n	800a8b0 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8a8:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	681b      	ldr	r3, [r3, #0]
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7ff fc82 	bl	800a1be <LL_ADC_INJ_IsTriggerSourceSWStart>
 800a8ba:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	f7ff fc3d 	bl	800a140 <LL_ADC_REG_IsTriggerSourceSWStart>
 800a8c6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	4a11      	ldr	r2, [pc, #68]	@ (800a914 <HAL_ADC_IRQHandler+0x22c>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d002      	beq.n	800a8d8 <HAL_ADC_IRQHandler+0x1f0>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	e000      	b.n	800a8da <HAL_ADC_IRQHandler+0x1f2>
 800a8d8:	4b0f      	ldr	r3, [pc, #60]	@ (800a918 <HAL_ADC_IRQHandler+0x230>)
 800a8da:	687a      	ldr	r2, [r7, #4]
 800a8dc:	6812      	ldr	r2, [r2, #0]
 800a8de:	4293      	cmp	r3, r2
 800a8e0:	d008      	beq.n	800a8f4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800a8e2:	697b      	ldr	r3, [r7, #20]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d005      	beq.n	800a8f4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	2b06      	cmp	r3, #6
 800a8ec:	d002      	beq.n	800a8f4 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	2b07      	cmp	r3, #7
 800a8f2:	d104      	bne.n	800a8fe <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	623b      	str	r3, [r7, #32]
 800a8fc:	e013      	b.n	800a926 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	4a04      	ldr	r2, [pc, #16]	@ (800a914 <HAL_ADC_IRQHandler+0x22c>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d009      	beq.n	800a91c <HAL_ADC_IRQHandler+0x234>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	e007      	b.n	800a91e <HAL_ADC_IRQHandler+0x236>
 800a90e:	bf00      	nop
 800a910:	50040300 	.word	0x50040300
 800a914:	50040100 	.word	0x50040100
 800a918:	50040000 	.word	0x50040000
 800a91c:	4b7d      	ldr	r3, [pc, #500]	@ (800ab14 <HAL_ADC_IRQHandler+0x42c>)
 800a91e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800a920:	693b      	ldr	r3, [r7, #16]
 800a922:	68db      	ldr	r3, [r3, #12]
 800a924:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d047      	beq.n	800a9bc <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800a92c:	6a3b      	ldr	r3, [r7, #32]
 800a92e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a932:	2b00      	cmp	r3, #0
 800a934:	d007      	beq.n	800a946 <HAL_ADC_IRQHandler+0x25e>
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d03f      	beq.n	800a9bc <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800a93c:	6a3b      	ldr	r3, [r7, #32]
 800a93e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800a942:	2b00      	cmp	r3, #0
 800a944:	d13a      	bne.n	800a9bc <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a950:	2b40      	cmp	r3, #64	@ 0x40
 800a952:	d133      	bne.n	800a9bc <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800a954:	6a3b      	ldr	r3, [r7, #32]
 800a956:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d12e      	bne.n	800a9bc <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	4618      	mov	r0, r3
 800a964:	f7ff fd59 	bl	800a41a <LL_ADC_INJ_IsConversionOngoing>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d11a      	bne.n	800a9a4 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	685a      	ldr	r2, [r3, #4]
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800a97c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a982:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a98e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a992:	2b00      	cmp	r3, #0
 800a994:	d112      	bne.n	800a9bc <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a99a:	f043 0201 	orr.w	r2, r3, #1
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	659a      	str	r2, [r3, #88]	@ 0x58
 800a9a2:	e00b      	b.n	800a9bc <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9a8:	f043 0210 	orr.w	r2, r3, #16
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9b4:	f043 0201 	orr.w	r2, r3, #1
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f7fc ff2b 	bl	8007818 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	2260      	movs	r2, #96	@ 0x60
 800a9c8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800a9ca:	69fb      	ldr	r3, [r7, #28]
 800a9cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d011      	beq.n	800a9f8 <HAL_ADC_IRQHandler+0x310>
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00c      	beq.n	800a9f8 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9e2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f000 f8a0 	bl	800ab30 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	2280      	movs	r2, #128	@ 0x80
 800a9f6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800a9f8:	69fb      	ldr	r3, [r7, #28]
 800a9fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d012      	beq.n	800aa28 <HAL_ADC_IRQHandler+0x340>
 800aa02:	69bb      	ldr	r3, [r7, #24]
 800aa04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d00d      	beq.n	800aa28 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa10:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800aa18:	6878      	ldr	r0, [r7, #4]
 800aa1a:	f001 f861 	bl	800bae0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800aa26:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800aa28:	69fb      	ldr	r3, [r7, #28]
 800aa2a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d012      	beq.n	800aa58 <HAL_ADC_IRQHandler+0x370>
 800aa32:	69bb      	ldr	r3, [r7, #24]
 800aa34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d00d      	beq.n	800aa58 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa40:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800aa48:	6878      	ldr	r0, [r7, #4]
 800aa4a:	f001 f853 	bl	800baf4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800aa58:	69fb      	ldr	r3, [r7, #28]
 800aa5a:	f003 0310 	and.w	r3, r3, #16
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d036      	beq.n	800aad0 <HAL_ADC_IRQHandler+0x3e8>
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	f003 0310 	and.w	r3, r3, #16
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d031      	beq.n	800aad0 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d102      	bne.n	800aa7a <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 800aa74:	2301      	movs	r3, #1
 800aa76:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa78:	e014      	b.n	800aaa4 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800aa7a:	697b      	ldr	r3, [r7, #20]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d008      	beq.n	800aa92 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800aa80:	4825      	ldr	r0, [pc, #148]	@ (800ab18 <HAL_ADC_IRQHandler+0x430>)
 800aa82:	f7ff fc0d 	bl	800a2a0 <LL_ADC_GetMultiDMATransfer>
 800aa86:	4603      	mov	r3, r0
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d00b      	beq.n	800aaa4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa90:	e008      	b.n	800aaa4 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	68db      	ldr	r3, [r3, #12]
 800aa98:	f003 0301 	and.w	r3, r3, #1
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d001      	beq.n	800aaa4 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800aaa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	d10e      	bne.n	800aac8 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaae:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aaba:	f043 0202 	orr.w	r2, r3, #2
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f83e 	bl	800ab44 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	2210      	movs	r2, #16
 800aace:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800aad0:	69fb      	ldr	r3, [r7, #28]
 800aad2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d018      	beq.n	800ab0c <HAL_ADC_IRQHandler+0x424>
 800aada:	69bb      	ldr	r3, [r7, #24]
 800aadc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d013      	beq.n	800ab0c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aae8:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aaf4:	f043 0208 	orr.w	r2, r3, #8
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800ab04:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 ffe0 	bl	800bacc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800ab0c:	bf00      	nop
 800ab0e:	3728      	adds	r7, #40	@ 0x28
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	50040000 	.word	0x50040000
 800ab18:	50040300 	.word	0x50040300

0800ab1c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800ab1c:	b480      	push	{r7}
 800ab1e:	b083      	sub	sp, #12
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800ab24:	bf00      	nop
 800ab26:	370c      	adds	r7, #12
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr

0800ab30 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800ab30:	b480      	push	{r7}
 800ab32:	b083      	sub	sp, #12
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800ab38:	bf00      	nop
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr

0800ab44 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800ab44:	b480      	push	{r7}
 800ab46:	b083      	sub	sp, #12
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800ab4c:	bf00      	nop
 800ab4e:	370c      	adds	r7, #12
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr

0800ab58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b0b6      	sub	sp, #216	@ 0xd8
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
 800ab60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ab62:	2300      	movs	r3, #0
 800ab64:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800ab72:	2b01      	cmp	r3, #1
 800ab74:	d101      	bne.n	800ab7a <HAL_ADC_ConfigChannel+0x22>
 800ab76:	2302      	movs	r3, #2
 800ab78:	e3e3      	b.n	800b342 <HAL_ADC_ConfigChannel+0x7ea>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4618      	mov	r0, r3
 800ab88:	f7ff fc34 	bl	800a3f4 <LL_ADC_REG_IsConversionOngoing>
 800ab8c:	4603      	mov	r3, r0
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	f040 83c4 	bne.w	800b31c <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	685b      	ldr	r3, [r3, #4]
 800ab98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	685b      	ldr	r3, [r3, #4]
 800aba0:	2b05      	cmp	r3, #5
 800aba2:	d824      	bhi.n	800abee <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	3b02      	subs	r3, #2
 800abaa:	2b03      	cmp	r3, #3
 800abac:	d81b      	bhi.n	800abe6 <HAL_ADC_ConfigChannel+0x8e>
 800abae:	a201      	add	r2, pc, #4	@ (adr r2, 800abb4 <HAL_ADC_ConfigChannel+0x5c>)
 800abb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb4:	0800abc5 	.word	0x0800abc5
 800abb8:	0800abcd 	.word	0x0800abcd
 800abbc:	0800abd5 	.word	0x0800abd5
 800abc0:	0800abdd 	.word	0x0800abdd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800abc4:	230c      	movs	r3, #12
 800abc6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800abca:	e010      	b.n	800abee <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800abcc:	2312      	movs	r3, #18
 800abce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800abd2:	e00c      	b.n	800abee <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 800abd4:	2318      	movs	r3, #24
 800abd6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800abda:	e008      	b.n	800abee <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800abdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800abe0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800abe4:	e003      	b.n	800abee <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800abe6:	2306      	movs	r3, #6
 800abe8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800abec:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	6818      	ldr	r0, [r3, #0]
 800abf2:	683b      	ldr	r3, [r7, #0]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	461a      	mov	r2, r3
 800abf8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800abfc:	f7ff fab3 	bl	800a166 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	4618      	mov	r0, r3
 800ac06:	f7ff fbf5 	bl	800a3f4 <LL_ADC_REG_IsConversionOngoing>
 800ac0a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7ff fc01 	bl	800a41a <LL_ADC_INJ_IsConversionOngoing>
 800ac18:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ac1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	f040 81bf 	bne.w	800afa4 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ac26:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f040 81ba 	bne.w	800afa4 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac38:	d10f      	bne.n	800ac5a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	6818      	ldr	r0, [r3, #0]
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	2200      	movs	r2, #0
 800ac44:	4619      	mov	r1, r3
 800ac46:	f7ff facd 	bl	800a1e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800ac52:	4618      	mov	r0, r3
 800ac54:	f7ff fa61 	bl	800a11a <LL_ADC_SetSamplingTimeCommonConfig>
 800ac58:	e00e      	b.n	800ac78 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6818      	ldr	r0, [r3, #0]
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	6819      	ldr	r1, [r3, #0]
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	689b      	ldr	r3, [r3, #8]
 800ac66:	461a      	mov	r2, r3
 800ac68:	f7ff fabc 	bl	800a1e4 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2100      	movs	r1, #0
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7ff fa51 	bl	800a11a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	695a      	ldr	r2, [r3, #20]
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	68db      	ldr	r3, [r3, #12]
 800ac82:	08db      	lsrs	r3, r3, #3
 800ac84:	f003 0303 	and.w	r3, r3, #3
 800ac88:	005b      	lsls	r3, r3, #1
 800ac8a:	fa02 f303 	lsl.w	r3, r2, r3
 800ac8e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	691b      	ldr	r3, [r3, #16]
 800ac96:	2b04      	cmp	r3, #4
 800ac98:	d00a      	beq.n	800acb0 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6818      	ldr	r0, [r3, #0]
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	6919      	ldr	r1, [r3, #16]
 800aca2:	683b      	ldr	r3, [r7, #0]
 800aca4:	681a      	ldr	r2, [r3, #0]
 800aca6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800acaa:	f7ff f9e1 	bl	800a070 <LL_ADC_SetOffset>
 800acae:	e179      	b.n	800afa4 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	2100      	movs	r1, #0
 800acb6:	4618      	mov	r0, r3
 800acb8:	f7ff f9fe 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800acbc:	4603      	mov	r3, r0
 800acbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d10a      	bne.n	800acdc <HAL_ADC_ConfigChannel+0x184>
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	2100      	movs	r1, #0
 800accc:	4618      	mov	r0, r3
 800acce:	f7ff f9f3 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800acd2:	4603      	mov	r3, r0
 800acd4:	0e9b      	lsrs	r3, r3, #26
 800acd6:	f003 021f 	and.w	r2, r3, #31
 800acda:	e01e      	b.n	800ad1a <HAL_ADC_ConfigChannel+0x1c2>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	2100      	movs	r1, #0
 800ace2:	4618      	mov	r0, r3
 800ace4:	f7ff f9e8 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800ace8:	4603      	mov	r3, r0
 800acea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800acee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800acf2:	fa93 f3a3 	rbit	r3, r3
 800acf6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800acfa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800acfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800ad02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d101      	bne.n	800ad0e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800ad0a:	2320      	movs	r3, #32
 800ad0c:	e004      	b.n	800ad18 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800ad0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ad12:	fab3 f383 	clz	r3, r3
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d105      	bne.n	800ad32 <HAL_ADC_ConfigChannel+0x1da>
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	0e9b      	lsrs	r3, r3, #26
 800ad2c:	f003 031f 	and.w	r3, r3, #31
 800ad30:	e018      	b.n	800ad64 <HAL_ADC_ConfigChannel+0x20c>
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ad3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad3e:	fa93 f3a3 	rbit	r3, r3
 800ad42:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800ad46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ad4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800ad4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d101      	bne.n	800ad5a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800ad56:	2320      	movs	r3, #32
 800ad58:	e004      	b.n	800ad64 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800ad5a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ad5e:	fab3 f383 	clz	r3, r3
 800ad62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d106      	bne.n	800ad76 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	2100      	movs	r1, #0
 800ad70:	4618      	mov	r0, r3
 800ad72:	f7ff f9b7 	bl	800a0e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	2101      	movs	r1, #1
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f7ff f99b 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800ad82:	4603      	mov	r3, r0
 800ad84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d10a      	bne.n	800ada2 <HAL_ADC_ConfigChannel+0x24a>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	2101      	movs	r1, #1
 800ad92:	4618      	mov	r0, r3
 800ad94:	f7ff f990 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	0e9b      	lsrs	r3, r3, #26
 800ad9c:	f003 021f 	and.w	r2, r3, #31
 800ada0:	e01e      	b.n	800ade0 <HAL_ADC_ConfigChannel+0x288>
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	2101      	movs	r1, #1
 800ada8:	4618      	mov	r0, r3
 800adaa:	f7ff f985 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800adae:	4603      	mov	r3, r0
 800adb0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800adb4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800adb8:	fa93 f3a3 	rbit	r3, r3
 800adbc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800adc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800adc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800adc8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d101      	bne.n	800add4 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800add0:	2320      	movs	r3, #32
 800add2:	e004      	b.n	800adde <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800add4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800add8:	fab3 f383 	clz	r3, r3
 800addc:	b2db      	uxtb	r3, r3
 800adde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d105      	bne.n	800adf8 <HAL_ADC_ConfigChannel+0x2a0>
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	0e9b      	lsrs	r3, r3, #26
 800adf2:	f003 031f 	and.w	r3, r3, #31
 800adf6:	e018      	b.n	800ae2a <HAL_ADC_ConfigChannel+0x2d2>
 800adf8:	683b      	ldr	r3, [r7, #0]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ae04:	fa93 f3a3 	rbit	r3, r3
 800ae08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800ae0c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ae10:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800ae14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d101      	bne.n	800ae20 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800ae1c:	2320      	movs	r3, #32
 800ae1e:	e004      	b.n	800ae2a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800ae20:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae24:	fab3 f383 	clz	r3, r3
 800ae28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d106      	bne.n	800ae3c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	2200      	movs	r2, #0
 800ae34:	2101      	movs	r1, #1
 800ae36:	4618      	mov	r0, r3
 800ae38:	f7ff f954 	bl	800a0e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	2102      	movs	r1, #2
 800ae42:	4618      	mov	r0, r3
 800ae44:	f7ff f938 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800ae48:	4603      	mov	r3, r0
 800ae4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10a      	bne.n	800ae68 <HAL_ADC_ConfigChannel+0x310>
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	2102      	movs	r1, #2
 800ae58:	4618      	mov	r0, r3
 800ae5a:	f7ff f92d 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	0e9b      	lsrs	r3, r3, #26
 800ae62:	f003 021f 	and.w	r2, r3, #31
 800ae66:	e01e      	b.n	800aea6 <HAL_ADC_ConfigChannel+0x34e>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	2102      	movs	r1, #2
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f7ff f922 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800ae74:	4603      	mov	r3, r0
 800ae76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ae7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae7e:	fa93 f3a3 	rbit	r3, r3
 800ae82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800ae86:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ae8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800ae8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d101      	bne.n	800ae9a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800ae96:	2320      	movs	r3, #32
 800ae98:	e004      	b.n	800aea4 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800ae9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ae9e:	fab3 f383 	clz	r3, r3
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d105      	bne.n	800aebe <HAL_ADC_ConfigChannel+0x366>
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	0e9b      	lsrs	r3, r3, #26
 800aeb8:	f003 031f 	and.w	r3, r3, #31
 800aebc:	e014      	b.n	800aee8 <HAL_ADC_ConfigChannel+0x390>
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800aec4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aec6:	fa93 f3a3 	rbit	r3, r3
 800aeca:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800aecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aece:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800aed2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d101      	bne.n	800aede <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800aeda:	2320      	movs	r3, #32
 800aedc:	e004      	b.n	800aee8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800aede:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800aee2:	fab3 f383 	clz	r3, r3
 800aee6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800aee8:	429a      	cmp	r2, r3
 800aeea:	d106      	bne.n	800aefa <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	2200      	movs	r2, #0
 800aef2:	2102      	movs	r1, #2
 800aef4:	4618      	mov	r0, r3
 800aef6:	f7ff f8f5 	bl	800a0e4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	2103      	movs	r1, #3
 800af00:	4618      	mov	r0, r3
 800af02:	f7ff f8d9 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800af06:	4603      	mov	r3, r0
 800af08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d10a      	bne.n	800af26 <HAL_ADC_ConfigChannel+0x3ce>
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	2103      	movs	r1, #3
 800af16:	4618      	mov	r0, r3
 800af18:	f7ff f8ce 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800af1c:	4603      	mov	r3, r0
 800af1e:	0e9b      	lsrs	r3, r3, #26
 800af20:	f003 021f 	and.w	r2, r3, #31
 800af24:	e017      	b.n	800af56 <HAL_ADC_ConfigChannel+0x3fe>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	2103      	movs	r1, #3
 800af2c:	4618      	mov	r0, r3
 800af2e:	f7ff f8c3 	bl	800a0b8 <LL_ADC_GetOffsetChannel>
 800af32:	4603      	mov	r3, r0
 800af34:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af38:	fa93 f3a3 	rbit	r3, r3
 800af3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800af3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af40:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800af42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af44:	2b00      	cmp	r3, #0
 800af46:	d101      	bne.n	800af4c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 800af48:	2320      	movs	r3, #32
 800af4a:	e003      	b.n	800af54 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800af4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800af4e:	fab3 f383 	clz	r3, r3
 800af52:	b2db      	uxtb	r3, r3
 800af54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d105      	bne.n	800af6e <HAL_ADC_ConfigChannel+0x416>
 800af62:	683b      	ldr	r3, [r7, #0]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	0e9b      	lsrs	r3, r3, #26
 800af68:	f003 031f 	and.w	r3, r3, #31
 800af6c:	e011      	b.n	800af92 <HAL_ADC_ConfigChannel+0x43a>
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800af74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800af76:	fa93 f3a3 	rbit	r3, r3
 800af7a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800af7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af7e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800af80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af82:	2b00      	cmp	r3, #0
 800af84:	d101      	bne.n	800af8a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800af86:	2320      	movs	r3, #32
 800af88:	e003      	b.n	800af92 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 800af8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af8c:	fab3 f383 	clz	r3, r3
 800af90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800af92:	429a      	cmp	r2, r3
 800af94:	d106      	bne.n	800afa4 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	2200      	movs	r2, #0
 800af9c:	2103      	movs	r1, #3
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7ff f8a0 	bl	800a0e4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4618      	mov	r0, r3
 800afaa:	f7ff f9fd 	bl	800a3a8 <LL_ADC_IsEnabled>
 800afae:	4603      	mov	r3, r0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	f040 813f 	bne.w	800b234 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6818      	ldr	r0, [r3, #0]
 800afba:	683b      	ldr	r3, [r7, #0]
 800afbc:	6819      	ldr	r1, [r3, #0]
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	68db      	ldr	r3, [r3, #12]
 800afc2:	461a      	mov	r2, r3
 800afc4:	f7ff f93a 	bl	800a23c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	68db      	ldr	r3, [r3, #12]
 800afcc:	4a8e      	ldr	r2, [pc, #568]	@ (800b208 <HAL_ADC_ConfigChannel+0x6b0>)
 800afce:	4293      	cmp	r3, r2
 800afd0:	f040 8130 	bne.w	800b234 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d10b      	bne.n	800affc <HAL_ADC_ConfigChannel+0x4a4>
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	0e9b      	lsrs	r3, r3, #26
 800afea:	3301      	adds	r3, #1
 800afec:	f003 031f 	and.w	r3, r3, #31
 800aff0:	2b09      	cmp	r3, #9
 800aff2:	bf94      	ite	ls
 800aff4:	2301      	movls	r3, #1
 800aff6:	2300      	movhi	r3, #0
 800aff8:	b2db      	uxtb	r3, r3
 800affa:	e019      	b.n	800b030 <HAL_ADC_ConfigChannel+0x4d8>
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b002:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b004:	fa93 f3a3 	rbit	r3, r3
 800b008:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800b00a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b00c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800b00e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b010:	2b00      	cmp	r3, #0
 800b012:	d101      	bne.n	800b018 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800b014:	2320      	movs	r3, #32
 800b016:	e003      	b.n	800b020 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800b018:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b01a:	fab3 f383 	clz	r3, r3
 800b01e:	b2db      	uxtb	r3, r3
 800b020:	3301      	adds	r3, #1
 800b022:	f003 031f 	and.w	r3, r3, #31
 800b026:	2b09      	cmp	r3, #9
 800b028:	bf94      	ite	ls
 800b02a:	2301      	movls	r3, #1
 800b02c:	2300      	movhi	r3, #0
 800b02e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b030:	2b00      	cmp	r3, #0
 800b032:	d079      	beq.n	800b128 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d107      	bne.n	800b050 <HAL_ADC_ConfigChannel+0x4f8>
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	0e9b      	lsrs	r3, r3, #26
 800b046:	3301      	adds	r3, #1
 800b048:	069b      	lsls	r3, r3, #26
 800b04a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b04e:	e015      	b.n	800b07c <HAL_ADC_ConfigChannel+0x524>
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b056:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b058:	fa93 f3a3 	rbit	r3, r3
 800b05c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800b05e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b060:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800b062:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b064:	2b00      	cmp	r3, #0
 800b066:	d101      	bne.n	800b06c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 800b068:	2320      	movs	r3, #32
 800b06a:	e003      	b.n	800b074 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800b06c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b06e:	fab3 f383 	clz	r3, r3
 800b072:	b2db      	uxtb	r3, r3
 800b074:	3301      	adds	r3, #1
 800b076:	069b      	lsls	r3, r3, #26
 800b078:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b084:	2b00      	cmp	r3, #0
 800b086:	d109      	bne.n	800b09c <HAL_ADC_ConfigChannel+0x544>
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	0e9b      	lsrs	r3, r3, #26
 800b08e:	3301      	adds	r3, #1
 800b090:	f003 031f 	and.w	r3, r3, #31
 800b094:	2101      	movs	r1, #1
 800b096:	fa01 f303 	lsl.w	r3, r1, r3
 800b09a:	e017      	b.n	800b0cc <HAL_ADC_ConfigChannel+0x574>
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b0a4:	fa93 f3a3 	rbit	r3, r3
 800b0a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800b0aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0ac:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800b0ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d101      	bne.n	800b0b8 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800b0b4:	2320      	movs	r3, #32
 800b0b6:	e003      	b.n	800b0c0 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800b0b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0ba:	fab3 f383 	clz	r3, r3
 800b0be:	b2db      	uxtb	r3, r3
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	f003 031f 	and.w	r3, r3, #31
 800b0c6:	2101      	movs	r1, #1
 800b0c8:	fa01 f303 	lsl.w	r3, r1, r3
 800b0cc:	ea42 0103 	orr.w	r1, r2, r3
 800b0d0:	683b      	ldr	r3, [r7, #0]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d10a      	bne.n	800b0f2 <HAL_ADC_ConfigChannel+0x59a>
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	0e9b      	lsrs	r3, r3, #26
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	f003 021f 	and.w	r2, r3, #31
 800b0e8:	4613      	mov	r3, r2
 800b0ea:	005b      	lsls	r3, r3, #1
 800b0ec:	4413      	add	r3, r2
 800b0ee:	051b      	lsls	r3, r3, #20
 800b0f0:	e018      	b.n	800b124 <HAL_ADC_ConfigChannel+0x5cc>
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b0f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0fa:	fa93 f3a3 	rbit	r3, r3
 800b0fe:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800b100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b102:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800b104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b106:	2b00      	cmp	r3, #0
 800b108:	d101      	bne.n	800b10e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800b10a:	2320      	movs	r3, #32
 800b10c:	e003      	b.n	800b116 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800b10e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b110:	fab3 f383 	clz	r3, r3
 800b114:	b2db      	uxtb	r3, r3
 800b116:	3301      	adds	r3, #1
 800b118:	f003 021f 	and.w	r2, r3, #31
 800b11c:	4613      	mov	r3, r2
 800b11e:	005b      	lsls	r3, r3, #1
 800b120:	4413      	add	r3, r2
 800b122:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b124:	430b      	orrs	r3, r1
 800b126:	e080      	b.n	800b22a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b130:	2b00      	cmp	r3, #0
 800b132:	d107      	bne.n	800b144 <HAL_ADC_ConfigChannel+0x5ec>
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	0e9b      	lsrs	r3, r3, #26
 800b13a:	3301      	adds	r3, #1
 800b13c:	069b      	lsls	r3, r3, #26
 800b13e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b142:	e015      	b.n	800b170 <HAL_ADC_ConfigChannel+0x618>
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b14a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b14c:	fa93 f3a3 	rbit	r3, r3
 800b150:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800b152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800b156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d101      	bne.n	800b160 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800b15c:	2320      	movs	r3, #32
 800b15e:	e003      	b.n	800b168 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 800b160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b162:	fab3 f383 	clz	r3, r3
 800b166:	b2db      	uxtb	r3, r3
 800b168:	3301      	adds	r3, #1
 800b16a:	069b      	lsls	r3, r3, #26
 800b16c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b170:	683b      	ldr	r3, [r7, #0]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d109      	bne.n	800b190 <HAL_ADC_ConfigChannel+0x638>
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	0e9b      	lsrs	r3, r3, #26
 800b182:	3301      	adds	r3, #1
 800b184:	f003 031f 	and.w	r3, r3, #31
 800b188:	2101      	movs	r1, #1
 800b18a:	fa01 f303 	lsl.w	r3, r1, r3
 800b18e:	e017      	b.n	800b1c0 <HAL_ADC_ConfigChannel+0x668>
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b196:	69fb      	ldr	r3, [r7, #28]
 800b198:	fa93 f3a3 	rbit	r3, r3
 800b19c:	61bb      	str	r3, [r7, #24]
  return result;
 800b19e:	69bb      	ldr	r3, [r7, #24]
 800b1a0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800b1a2:	6a3b      	ldr	r3, [r7, #32]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d101      	bne.n	800b1ac <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800b1a8:	2320      	movs	r3, #32
 800b1aa:	e003      	b.n	800b1b4 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 800b1ac:	6a3b      	ldr	r3, [r7, #32]
 800b1ae:	fab3 f383 	clz	r3, r3
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	f003 031f 	and.w	r3, r3, #31
 800b1ba:	2101      	movs	r1, #1
 800b1bc:	fa01 f303 	lsl.w	r3, r1, r3
 800b1c0:	ea42 0103 	orr.w	r1, r2, r3
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d10d      	bne.n	800b1ec <HAL_ADC_ConfigChannel+0x694>
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	0e9b      	lsrs	r3, r3, #26
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	f003 021f 	and.w	r2, r3, #31
 800b1dc:	4613      	mov	r3, r2
 800b1de:	005b      	lsls	r3, r3, #1
 800b1e0:	4413      	add	r3, r2
 800b1e2:	3b1e      	subs	r3, #30
 800b1e4:	051b      	lsls	r3, r3, #20
 800b1e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b1ea:	e01d      	b.n	800b228 <HAL_ADC_ConfigChannel+0x6d0>
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b1f2:	693b      	ldr	r3, [r7, #16]
 800b1f4:	fa93 f3a3 	rbit	r3, r3
 800b1f8:	60fb      	str	r3, [r7, #12]
  return result;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800b1fe:	697b      	ldr	r3, [r7, #20]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d103      	bne.n	800b20c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800b204:	2320      	movs	r3, #32
 800b206:	e005      	b.n	800b214 <HAL_ADC_ConfigChannel+0x6bc>
 800b208:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800b20c:	697b      	ldr	r3, [r7, #20]
 800b20e:	fab3 f383 	clz	r3, r3
 800b212:	b2db      	uxtb	r3, r3
 800b214:	3301      	adds	r3, #1
 800b216:	f003 021f 	and.w	r2, r3, #31
 800b21a:	4613      	mov	r3, r2
 800b21c:	005b      	lsls	r3, r3, #1
 800b21e:	4413      	add	r3, r2
 800b220:	3b1e      	subs	r3, #30
 800b222:	051b      	lsls	r3, r3, #20
 800b224:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b228:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800b22a:	683a      	ldr	r2, [r7, #0]
 800b22c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b22e:	4619      	mov	r1, r3
 800b230:	f7fe ffd8 	bl	800a1e4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	681a      	ldr	r2, [r3, #0]
 800b238:	4b44      	ldr	r3, [pc, #272]	@ (800b34c <HAL_ADC_ConfigChannel+0x7f4>)
 800b23a:	4013      	ands	r3, r2
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d07a      	beq.n	800b336 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b240:	4843      	ldr	r0, [pc, #268]	@ (800b350 <HAL_ADC_ConfigChannel+0x7f8>)
 800b242:	f7fe ff07 	bl	800a054 <LL_ADC_GetCommonPathInternalCh>
 800b246:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4a41      	ldr	r2, [pc, #260]	@ (800b354 <HAL_ADC_ConfigChannel+0x7fc>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d12c      	bne.n	800b2ae <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800b254:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b258:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d126      	bne.n	800b2ae <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	4a3c      	ldr	r2, [pc, #240]	@ (800b358 <HAL_ADC_ConfigChannel+0x800>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d004      	beq.n	800b274 <HAL_ADC_ConfigChannel+0x71c>
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	4a3b      	ldr	r2, [pc, #236]	@ (800b35c <HAL_ADC_ConfigChannel+0x804>)
 800b270:	4293      	cmp	r3, r2
 800b272:	d15d      	bne.n	800b330 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b274:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b278:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800b27c:	4619      	mov	r1, r3
 800b27e:	4834      	ldr	r0, [pc, #208]	@ (800b350 <HAL_ADC_ConfigChannel+0x7f8>)
 800b280:	f7fe fed5 	bl	800a02e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b284:	4b36      	ldr	r3, [pc, #216]	@ (800b360 <HAL_ADC_ConfigChannel+0x808>)
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	099b      	lsrs	r3, r3, #6
 800b28a:	4a36      	ldr	r2, [pc, #216]	@ (800b364 <HAL_ADC_ConfigChannel+0x80c>)
 800b28c:	fba2 2303 	umull	r2, r3, r2, r3
 800b290:	099b      	lsrs	r3, r3, #6
 800b292:	1c5a      	adds	r2, r3, #1
 800b294:	4613      	mov	r3, r2
 800b296:	005b      	lsls	r3, r3, #1
 800b298:	4413      	add	r3, r2
 800b29a:	009b      	lsls	r3, r3, #2
 800b29c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800b29e:	e002      	b.n	800b2a6 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	3b01      	subs	r3, #1
 800b2a4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d1f9      	bne.n	800b2a0 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b2ac:	e040      	b.n	800b330 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	4a2d      	ldr	r2, [pc, #180]	@ (800b368 <HAL_ADC_ConfigChannel+0x810>)
 800b2b4:	4293      	cmp	r3, r2
 800b2b6:	d118      	bne.n	800b2ea <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800b2b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b2bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d112      	bne.n	800b2ea <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a23      	ldr	r2, [pc, #140]	@ (800b358 <HAL_ADC_ConfigChannel+0x800>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d004      	beq.n	800b2d8 <HAL_ADC_ConfigChannel+0x780>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	4a22      	ldr	r2, [pc, #136]	@ (800b35c <HAL_ADC_ConfigChannel+0x804>)
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	d12d      	bne.n	800b334 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b2d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b2dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b2e0:	4619      	mov	r1, r3
 800b2e2:	481b      	ldr	r0, [pc, #108]	@ (800b350 <HAL_ADC_ConfigChannel+0x7f8>)
 800b2e4:	f7fe fea3 	bl	800a02e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b2e8:	e024      	b.n	800b334 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800b2ea:	683b      	ldr	r3, [r7, #0]
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	4a1f      	ldr	r2, [pc, #124]	@ (800b36c <HAL_ADC_ConfigChannel+0x814>)
 800b2f0:	4293      	cmp	r3, r2
 800b2f2:	d120      	bne.n	800b336 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800b2f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b2f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d11a      	bne.n	800b336 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a14      	ldr	r2, [pc, #80]	@ (800b358 <HAL_ADC_ConfigChannel+0x800>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d115      	bne.n	800b336 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800b30a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b30e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800b312:	4619      	mov	r1, r3
 800b314:	480e      	ldr	r0, [pc, #56]	@ (800b350 <HAL_ADC_ConfigChannel+0x7f8>)
 800b316:	f7fe fe8a 	bl	800a02e <LL_ADC_SetCommonPathInternalCh>
 800b31a:	e00c      	b.n	800b336 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b320:	f043 0220 	orr.w	r2, r3, #32
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800b328:	2301      	movs	r3, #1
 800b32a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800b32e:	e002      	b.n	800b336 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800b330:	bf00      	nop
 800b332:	e000      	b.n	800b336 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800b334:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	2200      	movs	r2, #0
 800b33a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800b33e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800b342:	4618      	mov	r0, r3
 800b344:	37d8      	adds	r7, #216	@ 0xd8
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}
 800b34a:	bf00      	nop
 800b34c:	80080000 	.word	0x80080000
 800b350:	50040300 	.word	0x50040300
 800b354:	c7520000 	.word	0xc7520000
 800b358:	50040000 	.word	0x50040000
 800b35c:	50040200 	.word	0x50040200
 800b360:	200019c0 	.word	0x200019c0
 800b364:	053e2d63 	.word	0x053e2d63
 800b368:	cb840000 	.word	0xcb840000
 800b36c:	80000001 	.word	0x80000001

0800b370 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b084      	sub	sp, #16
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800b378:	2300      	movs	r3, #0
 800b37a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	4618      	mov	r0, r3
 800b382:	f7ff f811 	bl	800a3a8 <LL_ADC_IsEnabled>
 800b386:	4603      	mov	r3, r0
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d169      	bne.n	800b460 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	689a      	ldr	r2, [r3, #8]
 800b392:	4b36      	ldr	r3, [pc, #216]	@ (800b46c <ADC_Enable+0xfc>)
 800b394:	4013      	ands	r3, r2
 800b396:	2b00      	cmp	r3, #0
 800b398:	d00d      	beq.n	800b3b6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b39e:	f043 0210 	orr.w	r2, r3, #16
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b3aa:	f043 0201 	orr.w	r2, r3, #1
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e055      	b.n	800b462 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	f7fe ffcc 	bl	800a358 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b3c0:	482b      	ldr	r0, [pc, #172]	@ (800b470 <ADC_Enable+0x100>)
 800b3c2:	f7fe fe47 	bl	800a054 <LL_ADC_GetCommonPathInternalCh>
 800b3c6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800b3c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d013      	beq.n	800b3f8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b3d0:	4b28      	ldr	r3, [pc, #160]	@ (800b474 <ADC_Enable+0x104>)
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	099b      	lsrs	r3, r3, #6
 800b3d6:	4a28      	ldr	r2, [pc, #160]	@ (800b478 <ADC_Enable+0x108>)
 800b3d8:	fba2 2303 	umull	r2, r3, r2, r3
 800b3dc:	099b      	lsrs	r3, r3, #6
 800b3de:	1c5a      	adds	r2, r3, #1
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	005b      	lsls	r3, r3, #1
 800b3e4:	4413      	add	r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b3ea:	e002      	b.n	800b3f2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800b3ec:	68bb      	ldr	r3, [r7, #8]
 800b3ee:	3b01      	subs	r3, #1
 800b3f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d1f9      	bne.n	800b3ec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800b3f8:	f7fe fdd6 	bl	8009fa8 <HAL_GetTick>
 800b3fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b3fe:	e028      	b.n	800b452 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	4618      	mov	r0, r3
 800b406:	f7fe ffcf 	bl	800a3a8 <LL_ADC_IsEnabled>
 800b40a:	4603      	mov	r3, r0
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d104      	bne.n	800b41a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	4618      	mov	r0, r3
 800b416:	f7fe ff9f 	bl	800a358 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800b41a:	f7fe fdc5 	bl	8009fa8 <HAL_GetTick>
 800b41e:	4602      	mov	r2, r0
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	1ad3      	subs	r3, r2, r3
 800b424:	2b02      	cmp	r3, #2
 800b426:	d914      	bls.n	800b452 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	f003 0301 	and.w	r3, r3, #1
 800b432:	2b01      	cmp	r3, #1
 800b434:	d00d      	beq.n	800b452 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b43a:	f043 0210 	orr.w	r2, r3, #16
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b446:	f043 0201 	orr.w	r2, r3, #1
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
 800b450:	e007      	b.n	800b462 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	f003 0301 	and.w	r3, r3, #1
 800b45c:	2b01      	cmp	r3, #1
 800b45e:	d1cf      	bne.n	800b400 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3710      	adds	r7, #16
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	8000003f 	.word	0x8000003f
 800b470:	50040300 	.word	0x50040300
 800b474:	200019c0 	.word	0x200019c0
 800b478:	053e2d63 	.word	0x053e2d63

0800b47c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b084      	sub	sp, #16
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4618      	mov	r0, r3
 800b48a:	f7fe ffa0 	bl	800a3ce <LL_ADC_IsDisableOngoing>
 800b48e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	4618      	mov	r0, r3
 800b496:	f7fe ff87 	bl	800a3a8 <LL_ADC_IsEnabled>
 800b49a:	4603      	mov	r3, r0
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d047      	beq.n	800b530 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d144      	bne.n	800b530 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	f003 030d 	and.w	r3, r3, #13
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d10c      	bne.n	800b4ce <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f7fe ff61 	bl	800a380 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	2203      	movs	r2, #3
 800b4c4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800b4c6:	f7fe fd6f 	bl	8009fa8 <HAL_GetTick>
 800b4ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b4cc:	e029      	b.n	800b522 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b4d2:	f043 0210 	orr.w	r2, r3, #16
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4de:	f043 0201 	orr.w	r2, r3, #1
 800b4e2:	687b      	ldr	r3, [r7, #4]
 800b4e4:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	e023      	b.n	800b532 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800b4ea:	f7fe fd5d 	bl	8009fa8 <HAL_GetTick>
 800b4ee:	4602      	mov	r2, r0
 800b4f0:	68bb      	ldr	r3, [r7, #8]
 800b4f2:	1ad3      	subs	r3, r2, r3
 800b4f4:	2b02      	cmp	r3, #2
 800b4f6:	d914      	bls.n	800b522 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	689b      	ldr	r3, [r3, #8]
 800b4fe:	f003 0301 	and.w	r3, r3, #1
 800b502:	2b00      	cmp	r3, #0
 800b504:	d00d      	beq.n	800b522 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b50a:	f043 0210 	orr.w	r2, r3, #16
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b516:	f043 0201 	orr.w	r2, r3, #1
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800b51e:	2301      	movs	r3, #1
 800b520:	e007      	b.n	800b532 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	689b      	ldr	r3, [r3, #8]
 800b528:	f003 0301 	and.w	r3, r3, #1
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1dc      	bne.n	800b4ea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800b530:	2300      	movs	r3, #0
}
 800b532:	4618      	mov	r0, r3
 800b534:	3710      	adds	r7, #16
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}

0800b53a <LL_ADC_SetCommonPathInternalCh>:
{
 800b53a:	b480      	push	{r7}
 800b53c:	b083      	sub	sp, #12
 800b53e:	af00      	add	r7, sp, #0
 800b540:	6078      	str	r0, [r7, #4]
 800b542:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	431a      	orrs	r2, r3
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	609a      	str	r2, [r3, #8]
}
 800b554:	bf00      	nop
 800b556:	370c      	adds	r7, #12
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <LL_ADC_GetCommonPathInternalCh>:
{
 800b560:	b480      	push	{r7}
 800b562:	b083      	sub	sp, #12
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	689b      	ldr	r3, [r3, #8]
 800b56c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800b570:	4618      	mov	r0, r3
 800b572:	370c      	adds	r7, #12
 800b574:	46bd      	mov	sp, r7
 800b576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57a:	4770      	bx	lr

0800b57c <LL_ADC_SetOffset>:
{
 800b57c:	b480      	push	{r7}
 800b57e:	b087      	sub	sp, #28
 800b580:	af00      	add	r7, sp, #0
 800b582:	60f8      	str	r0, [r7, #12]
 800b584:	60b9      	str	r1, [r7, #8]
 800b586:	607a      	str	r2, [r7, #4]
 800b588:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	3360      	adds	r3, #96	@ 0x60
 800b58e:	461a      	mov	r2, r3
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	009b      	lsls	r3, r3, #2
 800b594:	4413      	add	r3, r2
 800b596:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	681a      	ldr	r2, [r3, #0]
 800b59c:	4b08      	ldr	r3, [pc, #32]	@ (800b5c0 <LL_ADC_SetOffset+0x44>)
 800b59e:	4013      	ands	r3, r2
 800b5a0:	687a      	ldr	r2, [r7, #4]
 800b5a2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800b5a6:	683a      	ldr	r2, [r7, #0]
 800b5a8:	430a      	orrs	r2, r1
 800b5aa:	4313      	orrs	r3, r2
 800b5ac:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	601a      	str	r2, [r3, #0]
}
 800b5b4:	bf00      	nop
 800b5b6:	371c      	adds	r7, #28
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr
 800b5c0:	03fff000 	.word	0x03fff000

0800b5c4 <LL_ADC_GetOffsetChannel>:
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b085      	sub	sp, #20
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
 800b5cc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	3360      	adds	r3, #96	@ 0x60
 800b5d2:	461a      	mov	r2, r3
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	009b      	lsls	r3, r3, #2
 800b5d8:	4413      	add	r3, r2
 800b5da:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	3714      	adds	r7, #20
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ee:	4770      	bx	lr

0800b5f0 <LL_ADC_SetOffsetState>:
{
 800b5f0:	b480      	push	{r7}
 800b5f2:	b087      	sub	sp, #28
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	3360      	adds	r3, #96	@ 0x60
 800b600:	461a      	mov	r2, r3
 800b602:	68bb      	ldr	r3, [r7, #8]
 800b604:	009b      	lsls	r3, r3, #2
 800b606:	4413      	add	r3, r2
 800b608:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	431a      	orrs	r2, r3
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	601a      	str	r2, [r3, #0]
}
 800b61a:	bf00      	nop
 800b61c:	371c      	adds	r7, #28
 800b61e:	46bd      	mov	sp, r7
 800b620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b624:	4770      	bx	lr

0800b626 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 800b626:	b480      	push	{r7}
 800b628:	b083      	sub	sp, #12
 800b62a:	af00      	add	r7, sp, #0
 800b62c:	6078      	str	r0, [r7, #4]
 800b62e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	695b      	ldr	r3, [r3, #20]
 800b634:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	431a      	orrs	r2, r3
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	615a      	str	r2, [r3, #20]
}
 800b640:	bf00      	nop
 800b642:	370c      	adds	r7, #12
 800b644:	46bd      	mov	sp, r7
 800b646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64a:	4770      	bx	lr

0800b64c <LL_ADC_INJ_GetTrigAuto>:
{
 800b64c:	b480      	push	{r7}
 800b64e:	b083      	sub	sp, #12
 800b650:	af00      	add	r7, sp, #0
 800b652:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	68db      	ldr	r3, [r3, #12]
 800b658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	370c      	adds	r7, #12
 800b660:	46bd      	mov	sp, r7
 800b662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b666:	4770      	bx	lr

0800b668 <LL_ADC_INJ_SetQueueMode>:
{
 800b668:	b480      	push	{r7}
 800b66a:	b083      	sub	sp, #12
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	6078      	str	r0, [r7, #4]
 800b670:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	68db      	ldr	r3, [r3, #12]
 800b676:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b67a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b67e:	683a      	ldr	r2, [r7, #0]
 800b680:	431a      	orrs	r2, r3
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	60da      	str	r2, [r3, #12]
}
 800b686:	bf00      	nop
 800b688:	370c      	adds	r7, #12
 800b68a:	46bd      	mov	sp, r7
 800b68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b690:	4770      	bx	lr

0800b692 <LL_ADC_SetChannelSamplingTime>:
{
 800b692:	b480      	push	{r7}
 800b694:	b087      	sub	sp, #28
 800b696:	af00      	add	r7, sp, #0
 800b698:	60f8      	str	r0, [r7, #12]
 800b69a:	60b9      	str	r1, [r7, #8]
 800b69c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	3314      	adds	r3, #20
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	68bb      	ldr	r3, [r7, #8]
 800b6a6:	0e5b      	lsrs	r3, r3, #25
 800b6a8:	009b      	lsls	r3, r3, #2
 800b6aa:	f003 0304 	and.w	r3, r3, #4
 800b6ae:	4413      	add	r3, r2
 800b6b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800b6b2:	697b      	ldr	r3, [r7, #20]
 800b6b4:	681a      	ldr	r2, [r3, #0]
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	0d1b      	lsrs	r3, r3, #20
 800b6ba:	f003 031f 	and.w	r3, r3, #31
 800b6be:	2107      	movs	r1, #7
 800b6c0:	fa01 f303 	lsl.w	r3, r1, r3
 800b6c4:	43db      	mvns	r3, r3
 800b6c6:	401a      	ands	r2, r3
 800b6c8:	68bb      	ldr	r3, [r7, #8]
 800b6ca:	0d1b      	lsrs	r3, r3, #20
 800b6cc:	f003 031f 	and.w	r3, r3, #31
 800b6d0:	6879      	ldr	r1, [r7, #4]
 800b6d2:	fa01 f303 	lsl.w	r3, r1, r3
 800b6d6:	431a      	orrs	r2, r3
 800b6d8:	697b      	ldr	r3, [r7, #20]
 800b6da:	601a      	str	r2, [r3, #0]
}
 800b6dc:	bf00      	nop
 800b6de:	371c      	adds	r7, #28
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e6:	4770      	bx	lr

0800b6e8 <LL_ADC_SetChannelSingleDiff>:
{
 800b6e8:	b480      	push	{r7}
 800b6ea:	b085      	sub	sp, #20
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	60f8      	str	r0, [r7, #12]
 800b6f0:	60b9      	str	r1, [r7, #8]
 800b6f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b700:	43db      	mvns	r3, r3
 800b702:	401a      	ands	r2, r3
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	f003 0318 	and.w	r3, r3, #24
 800b70a:	4908      	ldr	r1, [pc, #32]	@ (800b72c <LL_ADC_SetChannelSingleDiff+0x44>)
 800b70c:	40d9      	lsrs	r1, r3
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	400b      	ands	r3, r1
 800b712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b716:	431a      	orrs	r2, r3
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 800b71e:	bf00      	nop
 800b720:	3714      	adds	r7, #20
 800b722:	46bd      	mov	sp, r7
 800b724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b728:	4770      	bx	lr
 800b72a:	bf00      	nop
 800b72c:	0007ffff 	.word	0x0007ffff

0800b730 <LL_ADC_GetMultimode>:
{
 800b730:	b480      	push	{r7}
 800b732:	b083      	sub	sp, #12
 800b734:	af00      	add	r7, sp, #0
 800b736:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	689b      	ldr	r3, [r3, #8]
 800b73c:	f003 031f 	and.w	r3, r3, #31
}
 800b740:	4618      	mov	r0, r3
 800b742:	370c      	adds	r7, #12
 800b744:	46bd      	mov	sp, r7
 800b746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74a:	4770      	bx	lr

0800b74c <LL_ADC_IsEnabled>:
{
 800b74c:	b480      	push	{r7}
 800b74e:	b083      	sub	sp, #12
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	689b      	ldr	r3, [r3, #8]
 800b758:	f003 0301 	and.w	r3, r3, #1
 800b75c:	2b01      	cmp	r3, #1
 800b75e:	d101      	bne.n	800b764 <LL_ADC_IsEnabled+0x18>
 800b760:	2301      	movs	r3, #1
 800b762:	e000      	b.n	800b766 <LL_ADC_IsEnabled+0x1a>
 800b764:	2300      	movs	r3, #0
}
 800b766:	4618      	mov	r0, r3
 800b768:	370c      	adds	r7, #12
 800b76a:	46bd      	mov	sp, r7
 800b76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b770:	4770      	bx	lr

0800b772 <LL_ADC_StartCalibration>:
{
 800b772:	b480      	push	{r7}
 800b774:	b083      	sub	sp, #12
 800b776:	af00      	add	r7, sp, #0
 800b778:	6078      	str	r0, [r7, #4]
 800b77a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	689b      	ldr	r3, [r3, #8]
 800b780:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800b784:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b788:	683a      	ldr	r2, [r7, #0]
 800b78a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800b78e:	4313      	orrs	r3, r2
 800b790:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	609a      	str	r2, [r3, #8]
}
 800b798:	bf00      	nop
 800b79a:	370c      	adds	r7, #12
 800b79c:	46bd      	mov	sp, r7
 800b79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a2:	4770      	bx	lr

0800b7a4 <LL_ADC_IsCalibrationOnGoing>:
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b7b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b7b8:	d101      	bne.n	800b7be <LL_ADC_IsCalibrationOnGoing+0x1a>
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	e000      	b.n	800b7c0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800b7be:	2300      	movs	r3, #0
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	370c      	adds	r7, #12
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ca:	4770      	bx	lr

0800b7cc <LL_ADC_REG_IsConversionOngoing>:
{
 800b7cc:	b480      	push	{r7}
 800b7ce:	b083      	sub	sp, #12
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	689b      	ldr	r3, [r3, #8]
 800b7d8:	f003 0304 	and.w	r3, r3, #4
 800b7dc:	2b04      	cmp	r3, #4
 800b7de:	d101      	bne.n	800b7e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 800b7e0:	2301      	movs	r3, #1
 800b7e2:	e000      	b.n	800b7e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800b7e4:	2300      	movs	r3, #0
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	370c      	adds	r7, #12
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr

0800b7f2 <LL_ADC_INJ_StartConversion>:
{
 800b7f2:	b480      	push	{r7}
 800b7f4:	b083      	sub	sp, #12
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	689b      	ldr	r3, [r3, #8]
 800b7fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b802:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b806:	f043 0208 	orr.w	r2, r3, #8
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	609a      	str	r2, [r3, #8]
}
 800b80e:	bf00      	nop
 800b810:	370c      	adds	r7, #12
 800b812:	46bd      	mov	sp, r7
 800b814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b818:	4770      	bx	lr

0800b81a <LL_ADC_INJ_IsConversionOngoing>:
{
 800b81a:	b480      	push	{r7}
 800b81c:	b083      	sub	sp, #12
 800b81e:	af00      	add	r7, sp, #0
 800b820:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	689b      	ldr	r3, [r3, #8]
 800b826:	f003 0308 	and.w	r3, r3, #8
 800b82a:	2b08      	cmp	r3, #8
 800b82c:	d101      	bne.n	800b832 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b82e:	2301      	movs	r3, #1
 800b830:	e000      	b.n	800b834 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b832:	2300      	movs	r3, #0
}
 800b834:	4618      	mov	r0, r3
 800b836:	370c      	adds	r7, #12
 800b838:	46bd      	mov	sp, r7
 800b83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83e:	4770      	bx	lr

0800b840 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b084      	sub	sp, #16
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800b84a:	2300      	movs	r3, #0
 800b84c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800b854:	2b01      	cmp	r3, #1
 800b856:	d101      	bne.n	800b85c <HAL_ADCEx_Calibration_Start+0x1c>
 800b858:	2302      	movs	r3, #2
 800b85a:	e04d      	b.n	800b8f8 <HAL_ADCEx_Calibration_Start+0xb8>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2201      	movs	r2, #1
 800b860:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f7ff fe09 	bl	800b47c <ADC_Disable>
 800b86a:	4603      	mov	r3, r0
 800b86c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800b86e:	7bfb      	ldrb	r3, [r7, #15]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d136      	bne.n	800b8e2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b878:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800b87c:	f023 0302 	bic.w	r3, r3, #2
 800b880:	f043 0202 	orr.w	r2, r3, #2
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	6839      	ldr	r1, [r7, #0]
 800b88e:	4618      	mov	r0, r3
 800b890:	f7ff ff6f 	bl	800b772 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b894:	e014      	b.n	800b8c0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800b896:	68bb      	ldr	r3, [r7, #8]
 800b898:	3301      	adds	r3, #1
 800b89a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 800b8a2:	d30d      	bcc.n	800b8c0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8a8:	f023 0312 	bic.w	r3, r3, #18
 800b8ac:	f043 0210 	orr.w	r2, r3, #16
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 800b8bc:	2301      	movs	r3, #1
 800b8be:	e01b      	b.n	800b8f8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	f7ff ff6d 	bl	800b7a4 <LL_ADC_IsCalibrationOnGoing>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d1e2      	bne.n	800b896 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8d4:	f023 0303 	bic.w	r3, r3, #3
 800b8d8:	f043 0201 	orr.w	r2, r3, #1
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	659a      	str	r2, [r3, #88]	@ 0x58
 800b8e0:	e005      	b.n	800b8ee <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8e6:	f043 0210 	orr.w	r2, r3, #16
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800b8f6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3710      	adds	r7, #16
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}

0800b900 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b086      	sub	sp, #24
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b908:	486d      	ldr	r0, [pc, #436]	@ (800bac0 <HAL_ADCEx_InjectedStart_IT+0x1c0>)
 800b90a:	f7ff ff11 	bl	800b730 <LL_ADC_GetMultimode>
 800b90e:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	4618      	mov	r0, r3
 800b916:	f7ff ff80 	bl	800b81a <LL_ADC_INJ_IsConversionOngoing>
 800b91a:	4603      	mov	r3, r0
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d001      	beq.n	800b924 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 800b920:	2302      	movs	r3, #2
 800b922:	e0c8      	b.n	800bab6 <HAL_ADCEx_InjectedStart_IT+0x1b6>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	68db      	ldr	r3, [r3, #12]
 800b92a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b92e:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b936:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d10a      	bne.n	800b954 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 800b93e:	693b      	ldr	r3, [r7, #16]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d107      	bne.n	800b954 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b948:	f043 0220 	orr.w	r2, r3, #32
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800b950:	2301      	movs	r3, #1
 800b952:	e0b0      	b.n	800bab6 <HAL_ADCEx_InjectedStart_IT+0x1b6>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d101      	bne.n	800b962 <HAL_ADCEx_InjectedStart_IT+0x62>
 800b95e:	2302      	movs	r3, #2
 800b960:	e0a9      	b.n	800bab6 <HAL_ADCEx_InjectedStart_IT+0x1b6>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2201      	movs	r2, #1
 800b966:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f7ff fd00 	bl	800b370 <ADC_Enable>
 800b970:	4603      	mov	r3, r0
 800b972:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800b974:	7bfb      	ldrb	r3, [r7, #15]
 800b976:	2b00      	cmp	r3, #0
 800b978:	f040 8098 	bne.w	800baac <HAL_ADCEx_InjectedStart_IT+0x1ac>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b984:	2b00      	cmp	r3, #0
 800b986:	d006      	beq.n	800b996 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b98c:	f023 0208 	bic.w	r2, r3, #8
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b994:	e002      	b.n	800b99c <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	2200      	movs	r2, #0
 800b99a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9a0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b9a4:	f023 0301 	bic.w	r3, r3, #1
 800b9a8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a43      	ldr	r2, [pc, #268]	@ (800bac4 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d002      	beq.n	800b9c0 <HAL_ADCEx_InjectedStart_IT+0xc0>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	e000      	b.n	800b9c2 <HAL_ADCEx_InjectedStart_IT+0xc2>
 800b9c0:	4b41      	ldr	r3, [pc, #260]	@ (800bac8 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800b9c2:	687a      	ldr	r2, [r7, #4]
 800b9c4:	6812      	ldr	r2, [r2, #0]
 800b9c6:	4293      	cmp	r3, r2
 800b9c8:	d002      	beq.n	800b9d0 <HAL_ADCEx_InjectedStart_IT+0xd0>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d105      	bne.n	800b9dc <HAL_ADCEx_InjectedStart_IT+0xdc>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9d4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2260      	movs	r2, #96	@ 0x60
 800b9e2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	68db      	ldr	r3, [r3, #12]
 800b9f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d007      	beq.n	800ba0a <HAL_ADCEx_InjectedStart_IT+0x10a>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	685a      	ldr	r2, [r3, #4]
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ba08:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	695b      	ldr	r3, [r3, #20]
 800ba0e:	2b08      	cmp	r3, #8
 800ba10:	d110      	bne.n	800ba34 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	685a      	ldr	r2, [r3, #4]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	f022 0220 	bic.w	r2, r2, #32
 800ba20:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	685a      	ldr	r2, [r3, #4]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ba30:	605a      	str	r2, [r3, #4]
          break;
 800ba32:	e010      	b.n	800ba56 <HAL_ADCEx_InjectedStart_IT+0x156>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	685a      	ldr	r2, [r3, #4]
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	681b      	ldr	r3, [r3, #0]
 800ba3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba42:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	685a      	ldr	r2, [r3, #4]
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f042 0220 	orr.w	r2, r2, #32
 800ba52:	605a      	str	r2, [r3, #4]
          break;
 800ba54:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	4a1a      	ldr	r2, [pc, #104]	@ (800bac4 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d002      	beq.n	800ba66 <HAL_ADCEx_InjectedStart_IT+0x166>
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	e000      	b.n	800ba68 <HAL_ADCEx_InjectedStart_IT+0x168>
 800ba66:	4b18      	ldr	r3, [pc, #96]	@ (800bac8 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	6812      	ldr	r2, [r2, #0]
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d008      	beq.n	800ba82 <HAL_ADCEx_InjectedStart_IT+0x182>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800ba70:	697b      	ldr	r3, [r7, #20]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d005      	beq.n	800ba82 <HAL_ADCEx_InjectedStart_IT+0x182>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	2b06      	cmp	r3, #6
 800ba7a:	d002      	beq.n	800ba82 <HAL_ADCEx_InjectedStart_IT+0x182>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800ba7c:	697b      	ldr	r3, [r7, #20]
 800ba7e:	2b07      	cmp	r3, #7
 800ba80:	d10d      	bne.n	800ba9e <HAL_ADCEx_InjectedStart_IT+0x19e>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7ff fde0 	bl	800b64c <LL_ADC_INJ_GetTrigAuto>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d110      	bne.n	800bab4 <HAL_ADCEx_InjectedStart_IT+0x1b4>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4618      	mov	r0, r3
 800ba98:	f7ff feab 	bl	800b7f2 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800ba9c:	e00a      	b.n	800bab4 <HAL_ADCEx_InjectedStart_IT+0x1b4>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800baa2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	659a      	str	r2, [r3, #88]	@ 0x58
 800baaa:	e003      	b.n	800bab4 <HAL_ADCEx_InjectedStart_IT+0x1b4>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2200      	movs	r2, #0
 800bab0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    }

    /* Return function status */
    return tmp_hal_status;
 800bab4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800bab6:	4618      	mov	r0, r3
 800bab8:	3718      	adds	r7, #24
 800baba:	46bd      	mov	sp, r7
 800babc:	bd80      	pop	{r7, pc}
 800babe:	bf00      	nop
 800bac0:	50040300 	.word	0x50040300
 800bac4:	50040100 	.word	0x50040100
 800bac8:	50040000 	.word	0x50040000

0800bacc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800bacc:	b480      	push	{r7}
 800bace:	b083      	sub	sp, #12
 800bad0:	af00      	add	r7, sp, #0
 800bad2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800bad4:	bf00      	nop
 800bad6:	370c      	adds	r7, #12
 800bad8:	46bd      	mov	sp, r7
 800bada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bade:	4770      	bx	lr

0800bae0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800bae0:	b480      	push	{r7}
 800bae2:	b083      	sub	sp, #12
 800bae4:	af00      	add	r7, sp, #0
 800bae6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800bae8:	bf00      	nop
 800baea:	370c      	adds	r7, #12
 800baec:	46bd      	mov	sp, r7
 800baee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baf2:	4770      	bx	lr

0800baf4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800baf4:	b480      	push	{r7}
 800baf6:	b083      	sub	sp, #12
 800baf8:	af00      	add	r7, sp, #0
 800bafa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 800bafc:	bf00      	nop
 800bafe:	370c      	adds	r7, #12
 800bb00:	46bd      	mov	sp, r7
 800bb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb06:	4770      	bx	lr

0800bb08 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800bb10:	bf00      	nop
 800bb12:	370c      	adds	r7, #12
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b0b6      	sub	sp, #216	@ 0xd8
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
 800bb24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bb26:	2300      	movs	r3, #0
 800bb28:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 800bb30:	2300      	movs	r3, #0
 800bb32:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d102      	bne.n	800bb46 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 800bb40:	2302      	movs	r3, #2
 800bb42:	f000 bc9e 	b.w	800c482 <HAL_ADCEx_InjectedConfigChannel+0x966>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2201      	movs	r2, #1
 800bb4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	691b      	ldr	r3, [r3, #16]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d003      	beq.n	800bb5e <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800bb5a:	2b01      	cmp	r3, #1
 800bb5c:	d130      	bne.n	800bbc0 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	685b      	ldr	r3, [r3, #4]
 800bb62:	2b08      	cmp	r3, #8
 800bb64:	d179      	bne.n	800bc5a <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800bb66:	683b      	ldr	r3, [r7, #0]
 800bb68:	6a1b      	ldr	r3, [r3, #32]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d010      	beq.n	800bb90 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	0e9b      	lsrs	r3, r3, #26
 800bb74:	021b      	lsls	r3, r3, #8
 800bb76:	f403 52f8 	and.w	r2, r3, #7936	@ 0x1f00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	6a1b      	ldr	r3, [r3, #32]
 800bb7e:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800bb82:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800bb84:	683b      	ldr	r3, [r7, #0]
 800bb86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800bb88:	4313      	orrs	r3, r2
 800bb8a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bb8e:	e007      	b.n	800bba0 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	0e9b      	lsrs	r3, r3, #26
 800bb96:	021b      	lsls	r3, r3, #8
 800bb98:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 800bb9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bba6:	4b96      	ldr	r3, [pc, #600]	@ (800be00 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 800bba8:	4013      	ands	r3, r2
 800bbaa:	687a      	ldr	r2, [r7, #4]
 800bbac:	6812      	ldr	r2, [r2, #0]
 800bbae:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800bbb2:	430b      	orrs	r3, r1
 800bbb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bbbc:	661a      	str	r2, [r3, #96]	@ 0x60
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800bbbe:	e04c      	b.n	800bc5a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d11d      	bne.n	800bc04 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	699a      	ldr	r2, [r3, #24]
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	6a1b      	ldr	r3, [r3, #32]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d00d      	beq.n	800bbfa <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800bbde:	683b      	ldr	r3, [r7, #0]
 800bbe0:	699b      	ldr	r3, [r3, #24]
 800bbe2:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	6a1b      	ldr	r3, [r3, #32]
 800bbe8:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800bbec:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bbf8:	e004      	b.n	800bc04 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 800bbfa:	683b      	ldr	r3, [r7, #0]
 800bbfc:	699b      	ldr	r3, [r3, #24]
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	0e9b      	lsrs	r3, r3, #26
 800bc0a:	f003 021f 	and.w	r2, r3, #31
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	685b      	ldr	r3, [r3, #4]
 800bc12:	f003 031f 	and.w	r3, r3, #31
 800bc16:	fa02 f303 	lsl.w	r3, r2, r3
 800bc1a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bc1e:	4313      	orrs	r3, r2
 800bc20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc28:	1e5a      	subs	r2, r3, #1
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800bc32:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800bc36:	431a      	orrs	r2, r3
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d10a      	bne.n	800bc5a <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc4a:	4b6d      	ldr	r3, [pc, #436]	@ (800be00 <HAL_ADCEx_InjectedConfigChannel+0x2e4>)
 800bc4c:	4013      	ands	r3, r2
 800bc4e:	687a      	ldr	r2, [r7, #4]
 800bc50:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 800bc52:	687a      	ldr	r2, [r7, #4]
 800bc54:	6812      	ldr	r2, [r2, #0]
 800bc56:	430b      	orrs	r3, r1
 800bc58:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7ff fddb 	bl	800b81a <LL_ADC_INJ_IsConversionOngoing>
 800bc64:	4603      	mov	r3, r0
 800bc66:	2b00      	cmp	r3, #0
 800bc68:	d120      	bne.n	800bcac <HAL_ADCEx_InjectedConfigChannel+0x190>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800bc6a:	683b      	ldr	r3, [r7, #0]
 800bc6c:	7f5b      	ldrb	r3, [r3, #29]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d110      	bne.n	800bc94 <HAL_ADCEx_InjectedConfigChannel+0x178>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	68db      	ldr	r3, [r3, #12]
 800bc78:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	7f9b      	ldrb	r3, [r3, #30]
 800bc80:	055a      	lsls	r2, r3, #21
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	7f1b      	ldrb	r3, [r3, #28]
 800bc86:	051b      	lsls	r3, r3, #20
 800bc88:	431a      	orrs	r2, r3
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	430a      	orrs	r2, r1
 800bc90:	60da      	str	r2, [r3, #12]
 800bc92:	e00b      	b.n	800bcac <HAL_ADCEx_InjectedConfigChannel+0x190>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	68db      	ldr	r3, [r3, #12]
 800bc9a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	7f9b      	ldrb	r3, [r3, #30]
 800bca2:	055a      	lsls	r2, r3, #21
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	430a      	orrs	r2, r1
 800bcaa:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7ff fd8b 	bl	800b7cc <LL_ADC_REG_IsConversionOngoing>
 800bcb6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	f7ff fdab 	bl	800b81a <LL_ADC_INJ_IsConversionOngoing>
 800bcc4:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800bcc8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	f040 8213 	bne.w	800c0f8 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800bcd2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	f040 820e 	bne.w	800c0f8 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	6a1b      	ldr	r3, [r3, #32]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d003      	beq.n	800bcec <HAL_ADCEx_InjectedConfigChannel+0x1d0>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d115      	bne.n	800bd18 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	7f5b      	ldrb	r3, [r3, #29]
 800bcf0:	2b01      	cmp	r3, #1
 800bcf2:	d108      	bne.n	800bd06 <HAL_ADCEx_InjectedConfigChannel+0x1ea>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	68da      	ldr	r2, [r3, #12]
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800bd02:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800bd04:	e01e      	b.n	800bd44 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	68da      	ldr	r2, [r3, #12]
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	681b      	ldr	r3, [r3, #0]
 800bd10:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800bd14:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800bd16:	e015      	b.n	800bd44 <HAL_ADCEx_InjectedConfigChannel+0x228>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	7f5b      	ldrb	r3, [r3, #29]
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d109      	bne.n	800bd34 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bd24:	f043 0220 	orr.w	r2, r3, #32
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	659a      	str	r2, [r3, #88]	@ 0x58

        tmp_hal_status = HAL_ERROR;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800bd32:	e007      	b.n	800bd44 <HAL_ADCEx_InjectedConfigChannel+0x228>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	68da      	ldr	r2, [r3, #12]
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800bd42:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	d110      	bne.n	800bd70 <HAL_ADCEx_InjectedConfigChannel+0x254>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	691b      	ldr	r3, [r3, #16]
 800bd54:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 800bd58:	683b      	ldr	r3, [r7, #0]
 800bd5a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd60:	430b      	orrs	r3, r1
 800bd62:	431a      	orrs	r2, r3
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f042 0202 	orr.w	r2, r2, #2
 800bd6c:	611a      	str	r2, [r3, #16]
 800bd6e:	e007      	b.n	800bd80 <HAL_ADCEx_InjectedConfigChannel+0x264>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	691a      	ldr	r2, [r3, #16]
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f022 0202 	bic.w	r2, r2, #2
 800bd7e:	611a      	str	r2, [r3, #16]
    }

#if defined(ADC_SMPR1_SMPPLUS)
    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800bd80:	683b      	ldr	r3, [r7, #0]
 800bd82:	689b      	ldr	r3, [r3, #8]
 800bd84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bd88:	d10f      	bne.n	800bdaa <HAL_ADCEx_InjectedConfigChannel+0x28e>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6818      	ldr	r0, [r3, #0]
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	2200      	movs	r2, #0
 800bd94:	4619      	mov	r1, r3
 800bd96:	f7ff fc7c 	bl	800b692 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800bda2:	4618      	mov	r0, r3
 800bda4:	f7ff fc3f 	bl	800b626 <LL_ADC_SetSamplingTimeCommonConfig>
 800bda8:	e00e      	b.n	800bdc8 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	6818      	ldr	r0, [r3, #0]
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	f7ff fc6b 	bl	800b692 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2100      	movs	r1, #0
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	f7ff fc2f 	bl	800b626 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 800bdc8:	683b      	ldr	r3, [r7, #0]
 800bdca:	695a      	ldr	r2, [r3, #20]
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	68db      	ldr	r3, [r3, #12]
 800bdd2:	08db      	lsrs	r3, r3, #3
 800bdd4:	f003 0303 	and.w	r3, r3, #3
 800bdd8:	005b      	lsls	r3, r3, #1
 800bdda:	fa02 f303 	lsl.w	r3, r2, r3
 800bdde:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	691b      	ldr	r3, [r3, #16]
 800bde6:	2b04      	cmp	r3, #4
 800bde8:	d00c      	beq.n	800be04 <HAL_ADCEx_InjectedConfigChannel+0x2e8>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6818      	ldr	r0, [r3, #0]
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	6919      	ldr	r1, [r3, #16]
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	681a      	ldr	r2, [r3, #0]
 800bdf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bdfa:	f7ff fbbf 	bl	800b57c <LL_ADC_SetOffset>
 800bdfe:	e17b      	b.n	800c0f8 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
 800be00:	82082000 	.word	0x82082000
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	2100      	movs	r1, #0
 800be0a:	4618      	mov	r0, r3
 800be0c:	f7ff fbda 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800be10:	4603      	mov	r3, r0
 800be12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be16:	2b00      	cmp	r3, #0
 800be18:	d10a      	bne.n	800be30 <HAL_ADCEx_InjectedConfigChannel+0x314>
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	2100      	movs	r1, #0
 800be20:	4618      	mov	r0, r3
 800be22:	f7ff fbcf 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800be26:	4603      	mov	r3, r0
 800be28:	0e9b      	lsrs	r3, r3, #26
 800be2a:	f003 021f 	and.w	r2, r3, #31
 800be2e:	e01e      	b.n	800be6e <HAL_ADCEx_InjectedConfigChannel+0x352>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	2100      	movs	r1, #0
 800be36:	4618      	mov	r0, r3
 800be38:	f7ff fbc4 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800be3c:	4603      	mov	r3, r0
 800be3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800be46:	fa93 f3a3 	rbit	r3, r3
 800be4a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 800be4e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800be52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800be56:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d101      	bne.n	800be62 <HAL_ADCEx_InjectedConfigChannel+0x346>
    return 32U;
 800be5e:	2320      	movs	r3, #32
 800be60:	e004      	b.n	800be6c <HAL_ADCEx_InjectedConfigChannel+0x350>
  return __builtin_clz(value);
 800be62:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800be66:	fab3 f383 	clz	r3, r3
 800be6a:	b2db      	uxtb	r3, r3
 800be6c:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be76:	2b00      	cmp	r3, #0
 800be78:	d105      	bne.n	800be86 <HAL_ADCEx_InjectedConfigChannel+0x36a>
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	0e9b      	lsrs	r3, r3, #26
 800be80:	f003 031f 	and.w	r3, r3, #31
 800be84:	e018      	b.n	800beb8 <HAL_ADCEx_InjectedConfigChannel+0x39c>
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be92:	fa93 f3a3 	rbit	r3, r3
 800be96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800be9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800be9e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800bea2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d101      	bne.n	800beae <HAL_ADCEx_InjectedConfigChannel+0x392>
    return 32U;
 800beaa:	2320      	movs	r3, #32
 800beac:	e004      	b.n	800beb8 <HAL_ADCEx_InjectedConfigChannel+0x39c>
  return __builtin_clz(value);
 800beae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800beb2:	fab3 f383 	clz	r3, r3
 800beb6:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800beb8:	429a      	cmp	r2, r3
 800beba:	d106      	bne.n	800beca <HAL_ADCEx_InjectedConfigChannel+0x3ae>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	2200      	movs	r2, #0
 800bec2:	2100      	movs	r1, #0
 800bec4:	4618      	mov	r0, r3
 800bec6:	f7ff fb93 	bl	800b5f0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	2101      	movs	r1, #1
 800bed0:	4618      	mov	r0, r3
 800bed2:	f7ff fb77 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800bed6:	4603      	mov	r3, r0
 800bed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d10a      	bne.n	800bef6 <HAL_ADCEx_InjectedConfigChannel+0x3da>
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	2101      	movs	r1, #1
 800bee6:	4618      	mov	r0, r3
 800bee8:	f7ff fb6c 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800beec:	4603      	mov	r3, r0
 800beee:	0e9b      	lsrs	r3, r3, #26
 800bef0:	f003 021f 	and.w	r2, r3, #31
 800bef4:	e01e      	b.n	800bf34 <HAL_ADCEx_InjectedConfigChannel+0x418>
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	2101      	movs	r1, #1
 800befc:	4618      	mov	r0, r3
 800befe:	f7ff fb61 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800bf02:	4603      	mov	r3, r0
 800bf04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf08:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bf0c:	fa93 f3a3 	rbit	r3, r3
 800bf10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800bf14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bf18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800bf1c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d101      	bne.n	800bf28 <HAL_ADCEx_InjectedConfigChannel+0x40c>
    return 32U;
 800bf24:	2320      	movs	r3, #32
 800bf26:	e004      	b.n	800bf32 <HAL_ADCEx_InjectedConfigChannel+0x416>
  return __builtin_clz(value);
 800bf28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bf2c:	fab3 f383 	clz	r3, r3
 800bf30:	b2db      	uxtb	r3, r3
 800bf32:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d105      	bne.n	800bf4c <HAL_ADCEx_InjectedConfigChannel+0x430>
 800bf40:	683b      	ldr	r3, [r7, #0]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	0e9b      	lsrs	r3, r3, #26
 800bf46:	f003 031f 	and.w	r3, r3, #31
 800bf4a:	e018      	b.n	800bf7e <HAL_ADCEx_InjectedConfigChannel+0x462>
 800bf4c:	683b      	ldr	r3, [r7, #0]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bf54:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bf58:	fa93 f3a3 	rbit	r3, r3
 800bf5c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800bf60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bf64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800bf68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d101      	bne.n	800bf74 <HAL_ADCEx_InjectedConfigChannel+0x458>
    return 32U;
 800bf70:	2320      	movs	r3, #32
 800bf72:	e004      	b.n	800bf7e <HAL_ADCEx_InjectedConfigChannel+0x462>
  return __builtin_clz(value);
 800bf74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bf78:	fab3 f383 	clz	r3, r3
 800bf7c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800bf7e:	429a      	cmp	r2, r3
 800bf80:	d106      	bne.n	800bf90 <HAL_ADCEx_InjectedConfigChannel+0x474>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	2200      	movs	r2, #0
 800bf88:	2101      	movs	r1, #1
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f7ff fb30 	bl	800b5f0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	2102      	movs	r1, #2
 800bf96:	4618      	mov	r0, r3
 800bf98:	f7ff fb14 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800bf9c:	4603      	mov	r3, r0
 800bf9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d10a      	bne.n	800bfbc <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	2102      	movs	r1, #2
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7ff fb09 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	0e9b      	lsrs	r3, r3, #26
 800bfb6:	f003 021f 	and.w	r2, r3, #31
 800bfba:	e01e      	b.n	800bffa <HAL_ADCEx_InjectedConfigChannel+0x4de>
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2102      	movs	r1, #2
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	f7ff fafe 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800bfc8:	4603      	mov	r3, r0
 800bfca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bfce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bfd2:	fa93 f3a3 	rbit	r3, r3
 800bfd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800bfda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bfde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800bfe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d101      	bne.n	800bfee <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    return 32U;
 800bfea:	2320      	movs	r3, #32
 800bfec:	e004      	b.n	800bff8 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 800bfee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bff2:	fab3 f383 	clz	r3, r3
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c002:	2b00      	cmp	r3, #0
 800c004:	d105      	bne.n	800c012 <HAL_ADCEx_InjectedConfigChannel+0x4f6>
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	0e9b      	lsrs	r3, r3, #26
 800c00c:	f003 031f 	and.w	r3, r3, #31
 800c010:	e014      	b.n	800c03c <HAL_ADCEx_InjectedConfigChannel+0x520>
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c018:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c01a:	fa93 f3a3 	rbit	r3, r3
 800c01e:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800c020:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c022:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800c026:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d101      	bne.n	800c032 <HAL_ADCEx_InjectedConfigChannel+0x516>
    return 32U;
 800c02e:	2320      	movs	r3, #32
 800c030:	e004      	b.n	800c03c <HAL_ADCEx_InjectedConfigChannel+0x520>
  return __builtin_clz(value);
 800c032:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c036:	fab3 f383 	clz	r3, r3
 800c03a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800c03c:	429a      	cmp	r2, r3
 800c03e:	d106      	bne.n	800c04e <HAL_ADCEx_InjectedConfigChannel+0x532>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	2200      	movs	r2, #0
 800c046:	2102      	movs	r1, #2
 800c048:	4618      	mov	r0, r3
 800c04a:	f7ff fad1 	bl	800b5f0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	2103      	movs	r1, #3
 800c054:	4618      	mov	r0, r3
 800c056:	f7ff fab5 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800c05a:	4603      	mov	r3, r0
 800c05c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c060:	2b00      	cmp	r3, #0
 800c062:	d10a      	bne.n	800c07a <HAL_ADCEx_InjectedConfigChannel+0x55e>
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	2103      	movs	r1, #3
 800c06a:	4618      	mov	r0, r3
 800c06c:	f7ff faaa 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800c070:	4603      	mov	r3, r0
 800c072:	0e9b      	lsrs	r3, r3, #26
 800c074:	f003 021f 	and.w	r2, r3, #31
 800c078:	e017      	b.n	800c0aa <HAL_ADCEx_InjectedConfigChannel+0x58e>
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	2103      	movs	r1, #3
 800c080:	4618      	mov	r0, r3
 800c082:	f7ff fa9f 	bl	800b5c4 <LL_ADC_GetOffsetChannel>
 800c086:	4603      	mov	r3, r0
 800c088:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c08a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c08c:	fa93 f3a3 	rbit	r3, r3
 800c090:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800c092:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c094:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800c096:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d101      	bne.n	800c0a0 <HAL_ADCEx_InjectedConfigChannel+0x584>
    return 32U;
 800c09c:	2320      	movs	r3, #32
 800c09e:	e003      	b.n	800c0a8 <HAL_ADCEx_InjectedConfigChannel+0x58c>
  return __builtin_clz(value);
 800c0a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c0a2:	fab3 f383 	clz	r3, r3
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800c0aa:	683b      	ldr	r3, [r7, #0]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d105      	bne.n	800c0c2 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	0e9b      	lsrs	r3, r3, #26
 800c0bc:	f003 031f 	and.w	r3, r3, #31
 800c0c0:	e011      	b.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c0c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c0ca:	fa93 f3a3 	rbit	r3, r3
 800c0ce:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800c0d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c0d2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800c0d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d101      	bne.n	800c0de <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 800c0da:	2320      	movs	r3, #32
 800c0dc:	e003      	b.n	800c0e6 <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 800c0de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c0e0:	fab3 f383 	clz	r3, r3
 800c0e4:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800c0e6:	429a      	cmp	r2, r3
 800c0e8:	d106      	bne.n	800c0f8 <HAL_ADCEx_InjectedConfigChannel+0x5dc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	2103      	movs	r1, #3
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f7ff fa7c 	bl	800b5f0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7ff fb25 	bl	800b74c <LL_ADC_IsEnabled>
 800c102:	4603      	mov	r3, r0
 800c104:	2b00      	cmp	r3, #0
 800c106:	f040 813f 	bne.w	800c388 <HAL_ADCEx_InjectedConfigChannel+0x86c>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6818      	ldr	r0, [r3, #0]
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	6819      	ldr	r1, [r3, #0]
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	68db      	ldr	r3, [r3, #12]
 800c116:	461a      	mov	r2, r3
 800c118:	f7ff fae6 	bl	800b6e8 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 800c11c:	683b      	ldr	r3, [r7, #0]
 800c11e:	68db      	ldr	r3, [r3, #12]
 800c120:	4a8e      	ldr	r2, [pc, #568]	@ (800c35c <HAL_ADCEx_InjectedConfigChannel+0x840>)
 800c122:	4293      	cmp	r3, r2
 800c124:	f040 8130 	bne.w	800c388 <HAL_ADCEx_InjectedConfigChannel+0x86c>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800c12c:	683b      	ldr	r3, [r7, #0]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c134:	2b00      	cmp	r3, #0
 800c136:	d10b      	bne.n	800c150 <HAL_ADCEx_InjectedConfigChannel+0x634>
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	0e9b      	lsrs	r3, r3, #26
 800c13e:	3301      	adds	r3, #1
 800c140:	f003 031f 	and.w	r3, r3, #31
 800c144:	2b09      	cmp	r3, #9
 800c146:	bf94      	ite	ls
 800c148:	2301      	movls	r3, #1
 800c14a:	2300      	movhi	r3, #0
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	e019      	b.n	800c184 <HAL_ADCEx_InjectedConfigChannel+0x668>
 800c150:	683b      	ldr	r3, [r7, #0]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c156:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c158:	fa93 f3a3 	rbit	r3, r3
 800c15c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800c15e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c160:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800c162:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c164:	2b00      	cmp	r3, #0
 800c166:	d101      	bne.n	800c16c <HAL_ADCEx_InjectedConfigChannel+0x650>
    return 32U;
 800c168:	2320      	movs	r3, #32
 800c16a:	e003      	b.n	800c174 <HAL_ADCEx_InjectedConfigChannel+0x658>
  return __builtin_clz(value);
 800c16c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c16e:	fab3 f383 	clz	r3, r3
 800c172:	b2db      	uxtb	r3, r3
 800c174:	3301      	adds	r3, #1
 800c176:	f003 031f 	and.w	r3, r3, #31
 800c17a:	2b09      	cmp	r3, #9
 800c17c:	bf94      	ite	ls
 800c17e:	2301      	movls	r3, #1
 800c180:	2300      	movhi	r3, #0
 800c182:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c184:	2b00      	cmp	r3, #0
 800c186:	d079      	beq.n	800c27c <HAL_ADCEx_InjectedConfigChannel+0x760>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c190:	2b00      	cmp	r3, #0
 800c192:	d107      	bne.n	800c1a4 <HAL_ADCEx_InjectedConfigChannel+0x688>
 800c194:	683b      	ldr	r3, [r7, #0]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	0e9b      	lsrs	r3, r3, #26
 800c19a:	3301      	adds	r3, #1
 800c19c:	069b      	lsls	r3, r3, #26
 800c19e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c1a2:	e015      	b.n	800c1d0 <HAL_ADCEx_InjectedConfigChannel+0x6b4>
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c1aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1ac:	fa93 f3a3 	rbit	r3, r3
 800c1b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800c1b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c1b4:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800c1b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d101      	bne.n	800c1c0 <HAL_ADCEx_InjectedConfigChannel+0x6a4>
    return 32U;
 800c1bc:	2320      	movs	r3, #32
 800c1be:	e003      	b.n	800c1c8 <HAL_ADCEx_InjectedConfigChannel+0x6ac>
  return __builtin_clz(value);
 800c1c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c1c2:	fab3 f383 	clz	r3, r3
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	3301      	adds	r3, #1
 800c1ca:	069b      	lsls	r3, r3, #26
 800c1cc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c1d0:	683b      	ldr	r3, [r7, #0]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d109      	bne.n	800c1f0 <HAL_ADCEx_InjectedConfigChannel+0x6d4>
 800c1dc:	683b      	ldr	r3, [r7, #0]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	0e9b      	lsrs	r3, r3, #26
 800c1e2:	3301      	adds	r3, #1
 800c1e4:	f003 031f 	and.w	r3, r3, #31
 800c1e8:	2101      	movs	r1, #1
 800c1ea:	fa01 f303 	lsl.w	r3, r1, r3
 800c1ee:	e017      	b.n	800c220 <HAL_ADCEx_InjectedConfigChannel+0x704>
 800c1f0:	683b      	ldr	r3, [r7, #0]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c1f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1f8:	fa93 f3a3 	rbit	r3, r3
 800c1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800c1fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c200:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800c202:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c204:	2b00      	cmp	r3, #0
 800c206:	d101      	bne.n	800c20c <HAL_ADCEx_InjectedConfigChannel+0x6f0>
    return 32U;
 800c208:	2320      	movs	r3, #32
 800c20a:	e003      	b.n	800c214 <HAL_ADCEx_InjectedConfigChannel+0x6f8>
  return __builtin_clz(value);
 800c20c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c20e:	fab3 f383 	clz	r3, r3
 800c212:	b2db      	uxtb	r3, r3
 800c214:	3301      	adds	r3, #1
 800c216:	f003 031f 	and.w	r3, r3, #31
 800c21a:	2101      	movs	r1, #1
 800c21c:	fa01 f303 	lsl.w	r3, r1, r3
 800c220:	ea42 0103 	orr.w	r1, r2, r3
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d10a      	bne.n	800c246 <HAL_ADCEx_InjectedConfigChannel+0x72a>
 800c230:	683b      	ldr	r3, [r7, #0]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	0e9b      	lsrs	r3, r3, #26
 800c236:	3301      	adds	r3, #1
 800c238:	f003 021f 	and.w	r2, r3, #31
 800c23c:	4613      	mov	r3, r2
 800c23e:	005b      	lsls	r3, r3, #1
 800c240:	4413      	add	r3, r2
 800c242:	051b      	lsls	r3, r3, #20
 800c244:	e018      	b.n	800c278 <HAL_ADCEx_InjectedConfigChannel+0x75c>
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c24c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c24e:	fa93 f3a3 	rbit	r3, r3
 800c252:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800c254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c256:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800c258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d101      	bne.n	800c262 <HAL_ADCEx_InjectedConfigChannel+0x746>
    return 32U;
 800c25e:	2320      	movs	r3, #32
 800c260:	e003      	b.n	800c26a <HAL_ADCEx_InjectedConfigChannel+0x74e>
  return __builtin_clz(value);
 800c262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c264:	fab3 f383 	clz	r3, r3
 800c268:	b2db      	uxtb	r3, r3
 800c26a:	3301      	adds	r3, #1
 800c26c:	f003 021f 	and.w	r2, r3, #31
 800c270:	4613      	mov	r3, r2
 800c272:	005b      	lsls	r3, r3, #1
 800c274:	4413      	add	r3, r2
 800c276:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c278:	430b      	orrs	r3, r1
 800c27a:	e080      	b.n	800c37e <HAL_ADCEx_InjectedConfigChannel+0x862>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c284:	2b00      	cmp	r3, #0
 800c286:	d107      	bne.n	800c298 <HAL_ADCEx_InjectedConfigChannel+0x77c>
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	681b      	ldr	r3, [r3, #0]
 800c28c:	0e9b      	lsrs	r3, r3, #26
 800c28e:	3301      	adds	r3, #1
 800c290:	069b      	lsls	r3, r3, #26
 800c292:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c296:	e015      	b.n	800c2c4 <HAL_ADCEx_InjectedConfigChannel+0x7a8>
 800c298:	683b      	ldr	r3, [r7, #0]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2a0:	fa93 f3a3 	rbit	r3, r3
 800c2a4:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800c2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800c2aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d101      	bne.n	800c2b4 <HAL_ADCEx_InjectedConfigChannel+0x798>
    return 32U;
 800c2b0:	2320      	movs	r3, #32
 800c2b2:	e003      	b.n	800c2bc <HAL_ADCEx_InjectedConfigChannel+0x7a0>
  return __builtin_clz(value);
 800c2b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2b6:	fab3 f383 	clz	r3, r3
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	3301      	adds	r3, #1
 800c2be:	069b      	lsls	r3, r3, #26
 800c2c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d109      	bne.n	800c2e4 <HAL_ADCEx_InjectedConfigChannel+0x7c8>
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	0e9b      	lsrs	r3, r3, #26
 800c2d6:	3301      	adds	r3, #1
 800c2d8:	f003 031f 	and.w	r3, r3, #31
 800c2dc:	2101      	movs	r1, #1
 800c2de:	fa01 f303 	lsl.w	r3, r1, r3
 800c2e2:	e017      	b.n	800c314 <HAL_ADCEx_InjectedConfigChannel+0x7f8>
 800c2e4:	683b      	ldr	r3, [r7, #0]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c2ea:	69fb      	ldr	r3, [r7, #28]
 800c2ec:	fa93 f3a3 	rbit	r3, r3
 800c2f0:	61bb      	str	r3, [r7, #24]
  return result;
 800c2f2:	69bb      	ldr	r3, [r7, #24]
 800c2f4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800c2f6:	6a3b      	ldr	r3, [r7, #32]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d101      	bne.n	800c300 <HAL_ADCEx_InjectedConfigChannel+0x7e4>
    return 32U;
 800c2fc:	2320      	movs	r3, #32
 800c2fe:	e003      	b.n	800c308 <HAL_ADCEx_InjectedConfigChannel+0x7ec>
  return __builtin_clz(value);
 800c300:	6a3b      	ldr	r3, [r7, #32]
 800c302:	fab3 f383 	clz	r3, r3
 800c306:	b2db      	uxtb	r3, r3
 800c308:	3301      	adds	r3, #1
 800c30a:	f003 031f 	and.w	r3, r3, #31
 800c30e:	2101      	movs	r1, #1
 800c310:	fa01 f303 	lsl.w	r3, r1, r3
 800c314:	ea42 0103 	orr.w	r1, r2, r3
 800c318:	683b      	ldr	r3, [r7, #0]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c320:	2b00      	cmp	r3, #0
 800c322:	d10d      	bne.n	800c340 <HAL_ADCEx_InjectedConfigChannel+0x824>
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	0e9b      	lsrs	r3, r3, #26
 800c32a:	3301      	adds	r3, #1
 800c32c:	f003 021f 	and.w	r2, r3, #31
 800c330:	4613      	mov	r3, r2
 800c332:	005b      	lsls	r3, r3, #1
 800c334:	4413      	add	r3, r2
 800c336:	3b1e      	subs	r3, #30
 800c338:	051b      	lsls	r3, r3, #20
 800c33a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c33e:	e01d      	b.n	800c37c <HAL_ADCEx_InjectedConfigChannel+0x860>
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800c346:	693b      	ldr	r3, [r7, #16]
 800c348:	fa93 f3a3 	rbit	r3, r3
 800c34c:	60fb      	str	r3, [r7, #12]
  return result;
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d103      	bne.n	800c360 <HAL_ADCEx_InjectedConfigChannel+0x844>
    return 32U;
 800c358:	2320      	movs	r3, #32
 800c35a:	e005      	b.n	800c368 <HAL_ADCEx_InjectedConfigChannel+0x84c>
 800c35c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800c360:	697b      	ldr	r3, [r7, #20]
 800c362:	fab3 f383 	clz	r3, r3
 800c366:	b2db      	uxtb	r3, r3
 800c368:	3301      	adds	r3, #1
 800c36a:	f003 021f 	and.w	r2, r3, #31
 800c36e:	4613      	mov	r3, r2
 800c370:	005b      	lsls	r3, r3, #1
 800c372:	4413      	add	r3, r2
 800c374:	3b1e      	subs	r3, #30
 800c376:	051b      	lsls	r3, r3, #20
 800c378:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c37c:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 800c37e:	683a      	ldr	r2, [r7, #0]
 800c380:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800c382:	4619      	mov	r1, r3
 800c384:	f7ff f985 	bl	800b692 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 800c388:	683b      	ldr	r3, [r7, #0]
 800c38a:	681a      	ldr	r2, [r3, #0]
 800c38c:	4b3f      	ldr	r3, [pc, #252]	@ (800c48c <HAL_ADCEx_InjectedConfigChannel+0x970>)
 800c38e:	4013      	ands	r3, r2
 800c390:	2b00      	cmp	r3, #0
 800c392:	d070      	beq.n	800c476 <HAL_ADCEx_InjectedConfigChannel+0x95a>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800c394:	483e      	ldr	r0, [pc, #248]	@ (800c490 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c396:	f7ff f8e3 	bl	800b560 <LL_ADC_GetCommonPathInternalCh>
 800c39a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	4a3c      	ldr	r2, [pc, #240]	@ (800c494 <HAL_ADCEx_InjectedConfigChannel+0x978>)
 800c3a4:	4293      	cmp	r3, r2
 800c3a6:	d12c      	bne.n	800c402 <HAL_ADCEx_InjectedConfigChannel+0x8e6>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800c3a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c3ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d126      	bne.n	800c402 <HAL_ADCEx_InjectedConfigChannel+0x8e6>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	4a37      	ldr	r2, [pc, #220]	@ (800c498 <HAL_ADCEx_InjectedConfigChannel+0x97c>)
 800c3ba:	4293      	cmp	r3, r2
 800c3bc:	d004      	beq.n	800c3c8 <HAL_ADCEx_InjectedConfigChannel+0x8ac>
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4a36      	ldr	r2, [pc, #216]	@ (800c49c <HAL_ADCEx_InjectedConfigChannel+0x980>)
 800c3c4:	4293      	cmp	r3, r2
 800c3c6:	d153      	bne.n	800c470 <HAL_ADCEx_InjectedConfigChannel+0x954>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c3c8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c3cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800c3d0:	4619      	mov	r1, r3
 800c3d2:	482f      	ldr	r0, [pc, #188]	@ (800c490 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c3d4:	f7ff f8b1 	bl	800b53a <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 800c3d8:	4b31      	ldr	r3, [pc, #196]	@ (800c4a0 <HAL_ADCEx_InjectedConfigChannel+0x984>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	099b      	lsrs	r3, r3, #6
 800c3de:	4a31      	ldr	r2, [pc, #196]	@ (800c4a4 <HAL_ADCEx_InjectedConfigChannel+0x988>)
 800c3e0:	fba2 2303 	umull	r2, r3, r2, r3
 800c3e4:	099a      	lsrs	r2, r3, #6
 800c3e6:	4613      	mov	r3, r2
 800c3e8:	005b      	lsls	r3, r3, #1
 800c3ea:	4413      	add	r3, r2
 800c3ec:	009b      	lsls	r3, r3, #2
 800c3ee:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 800c3f0:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800c3f2:	e002      	b.n	800c3fa <HAL_ADCEx_InjectedConfigChannel+0x8de>
        {
          wait_loop_index--;
 800c3f4:	68bb      	ldr	r3, [r7, #8]
 800c3f6:	3b01      	subs	r3, #1
 800c3f8:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d1f9      	bne.n	800c3f4 <HAL_ADCEx_InjectedConfigChannel+0x8d8>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c400:	e036      	b.n	800c470 <HAL_ADCEx_InjectedConfigChannel+0x954>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	4a28      	ldr	r2, [pc, #160]	@ (800c4a8 <HAL_ADCEx_InjectedConfigChannel+0x98c>)
 800c408:	4293      	cmp	r3, r2
 800c40a:	d118      	bne.n	800c43e <HAL_ADCEx_InjectedConfigChannel+0x922>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800c40c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c410:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c414:	2b00      	cmp	r3, #0
 800c416:	d112      	bne.n	800c43e <HAL_ADCEx_InjectedConfigChannel+0x922>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	4a1e      	ldr	r2, [pc, #120]	@ (800c498 <HAL_ADCEx_InjectedConfigChannel+0x97c>)
 800c41e:	4293      	cmp	r3, r2
 800c420:	d004      	beq.n	800c42c <HAL_ADCEx_InjectedConfigChannel+0x910>
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	4a1d      	ldr	r2, [pc, #116]	@ (800c49c <HAL_ADCEx_InjectedConfigChannel+0x980>)
 800c428:	4293      	cmp	r3, r2
 800c42a:	d123      	bne.n	800c474 <HAL_ADCEx_InjectedConfigChannel+0x958>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c42c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c430:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c434:	4619      	mov	r1, r3
 800c436:	4816      	ldr	r0, [pc, #88]	@ (800c490 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c438:	f7ff f87f 	bl	800b53a <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c43c:	e01a      	b.n	800c474 <HAL_ADCEx_InjectedConfigChannel+0x958>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	4a1a      	ldr	r2, [pc, #104]	@ (800c4ac <HAL_ADCEx_InjectedConfigChannel+0x990>)
 800c444:	4293      	cmp	r3, r2
 800c446:	d116      	bne.n	800c476 <HAL_ADCEx_InjectedConfigChannel+0x95a>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800c448:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c44c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c450:	2b00      	cmp	r3, #0
 800c452:	d110      	bne.n	800c476 <HAL_ADCEx_InjectedConfigChannel+0x95a>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	4a0f      	ldr	r2, [pc, #60]	@ (800c498 <HAL_ADCEx_InjectedConfigChannel+0x97c>)
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d10b      	bne.n	800c476 <HAL_ADCEx_InjectedConfigChannel+0x95a>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800c45e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c462:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c466:	4619      	mov	r1, r3
 800c468:	4809      	ldr	r0, [pc, #36]	@ (800c490 <HAL_ADCEx_InjectedConfigChannel+0x974>)
 800c46a:	f7ff f866 	bl	800b53a <LL_ADC_SetCommonPathInternalCh>
 800c46e:	e002      	b.n	800c476 <HAL_ADCEx_InjectedConfigChannel+0x95a>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800c470:	bf00      	nop
 800c472:	e000      	b.n	800c476 <HAL_ADCEx_InjectedConfigChannel+0x95a>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800c474:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	2200      	movs	r2, #0
 800c47a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800c47e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800c482:	4618      	mov	r0, r3
 800c484:	37d8      	adds	r7, #216	@ 0xd8
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop
 800c48c:	80080000 	.word	0x80080000
 800c490:	50040300 	.word	0x50040300
 800c494:	c7520000 	.word	0xc7520000
 800c498:	50040000 	.word	0x50040000
 800c49c:	50040200 	.word	0x50040200
 800c4a0:	200019c0 	.word	0x200019c0
 800c4a4:	053e2d63 	.word	0x053e2d63
 800c4a8:	cb840000 	.word	0xcb840000
 800c4ac:	80000001 	.word	0x80000001

0800c4b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800c4b0:	b590      	push	{r4, r7, lr}
 800c4b2:	b0a1      	sub	sp, #132	@ 0x84
 800c4b4:	af00      	add	r7, sp, #0
 800c4b6:	6078      	str	r0, [r7, #4]
 800c4b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800c4c6:	2b01      	cmp	r3, #1
 800c4c8:	d101      	bne.n	800c4ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800c4ca:	2302      	movs	r3, #2
 800c4cc:	e093      	b.n	800c5f6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	2201      	movs	r2, #1
 800c4d2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800c4da:	2300      	movs	r3, #0
 800c4dc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	4a47      	ldr	r2, [pc, #284]	@ (800c600 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800c4e4:	4293      	cmp	r3, r2
 800c4e6:	d102      	bne.n	800c4ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800c4e8:	4b46      	ldr	r3, [pc, #280]	@ (800c604 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800c4ea:	60fb      	str	r3, [r7, #12]
 800c4ec:	e001      	b.n	800c4f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d10b      	bne.n	800c510 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4fc:	f043 0220 	orr.w	r2, r3, #32
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2200      	movs	r2, #0
 800c508:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 800c50c:	2301      	movs	r3, #1
 800c50e:	e072      	b.n	800c5f6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	4618      	mov	r0, r3
 800c514:	f7ff f95a 	bl	800b7cc <LL_ADC_REG_IsConversionOngoing>
 800c518:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	4618      	mov	r0, r3
 800c520:	f7ff f954 	bl	800b7cc <LL_ADC_REG_IsConversionOngoing>
 800c524:	4603      	mov	r3, r0
 800c526:	2b00      	cmp	r3, #0
 800c528:	d154      	bne.n	800c5d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800c52a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d151      	bne.n	800c5d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800c530:	4b35      	ldr	r3, [pc, #212]	@ (800c608 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800c532:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c534:	683b      	ldr	r3, [r7, #0]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d02c      	beq.n	800c596 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800c53c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c53e:	689b      	ldr	r3, [r3, #8]
 800c540:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	6859      	ldr	r1, [r3, #4]
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c54e:	035b      	lsls	r3, r3, #13
 800c550:	430b      	orrs	r3, r1
 800c552:	431a      	orrs	r2, r3
 800c554:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c556:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c558:	4829      	ldr	r0, [pc, #164]	@ (800c600 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800c55a:	f7ff f8f7 	bl	800b74c <LL_ADC_IsEnabled>
 800c55e:	4604      	mov	r4, r0
 800c560:	4828      	ldr	r0, [pc, #160]	@ (800c604 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800c562:	f7ff f8f3 	bl	800b74c <LL_ADC_IsEnabled>
 800c566:	4603      	mov	r3, r0
 800c568:	431c      	orrs	r4, r3
 800c56a:	4828      	ldr	r0, [pc, #160]	@ (800c60c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800c56c:	f7ff f8ee 	bl	800b74c <LL_ADC_IsEnabled>
 800c570:	4603      	mov	r3, r0
 800c572:	4323      	orrs	r3, r4
 800c574:	2b00      	cmp	r3, #0
 800c576:	d137      	bne.n	800c5e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800c578:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c57a:	689b      	ldr	r3, [r3, #8]
 800c57c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c580:	f023 030f 	bic.w	r3, r3, #15
 800c584:	683a      	ldr	r2, [r7, #0]
 800c586:	6811      	ldr	r1, [r2, #0]
 800c588:	683a      	ldr	r2, [r7, #0]
 800c58a:	6892      	ldr	r2, [r2, #8]
 800c58c:	430a      	orrs	r2, r1
 800c58e:	431a      	orrs	r2, r3
 800c590:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c592:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c594:	e028      	b.n	800c5e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800c596:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c598:	689b      	ldr	r3, [r3, #8]
 800c59a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c59e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5a0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c5a2:	4817      	ldr	r0, [pc, #92]	@ (800c600 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800c5a4:	f7ff f8d2 	bl	800b74c <LL_ADC_IsEnabled>
 800c5a8:	4604      	mov	r4, r0
 800c5aa:	4816      	ldr	r0, [pc, #88]	@ (800c604 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800c5ac:	f7ff f8ce 	bl	800b74c <LL_ADC_IsEnabled>
 800c5b0:	4603      	mov	r3, r0
 800c5b2:	431c      	orrs	r4, r3
 800c5b4:	4815      	ldr	r0, [pc, #84]	@ (800c60c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800c5b6:	f7ff f8c9 	bl	800b74c <LL_ADC_IsEnabled>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	4323      	orrs	r3, r4
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d112      	bne.n	800c5e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800c5c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c5c4:	689b      	ldr	r3, [r3, #8]
 800c5c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c5ca:	f023 030f 	bic.w	r3, r3, #15
 800c5ce:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c5d0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c5d2:	e009      	b.n	800c5e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c5d8:	f043 0220 	orr.w	r2, r3, #32
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800c5e6:	e000      	b.n	800c5ea <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c5e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800c5f2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3784      	adds	r7, #132	@ 0x84
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	bd90      	pop	{r4, r7, pc}
 800c5fe:	bf00      	nop
 800c600:	50040000 	.word	0x50040000
 800c604:	50040100 	.word	0x50040100
 800c608:	50040300 	.word	0x50040300
 800c60c:	50040200 	.word	0x50040200

0800c610 <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b086      	sub	sp, #24
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	4618      	mov	r0, r3
 800c61e:	f7ff f8d5 	bl	800b7cc <LL_ADC_REG_IsConversionOngoing>
 800c622:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	4618      	mov	r0, r3
 800c62a:	f7ff f8f6 	bl	800b81a <LL_ADC_INJ_IsConversionOngoing>
 800c62e:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800c630:	693b      	ldr	r3, [r7, #16]
 800c632:	2b00      	cmp	r3, #0
 800c634:	d10c      	bne.n	800c650 <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d109      	bne.n	800c650 <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800c644:	4618      	mov	r0, r3
 800c646:	f7ff f80f 	bl	800b668 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 800c64a:	2300      	movs	r3, #0
 800c64c:	75fb      	strb	r3, [r7, #23]
 800c64e:	e001      	b.n	800c654 <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800c650:	2301      	movs	r3, #1
 800c652:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 800c654:	7dfb      	ldrb	r3, [r7, #23]
}
 800c656:	4618      	mov	r0, r3
 800c658:	3718      	adds	r7, #24
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bd80      	pop	{r7, pc}
	...

0800c660 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c660:	b480      	push	{r7}
 800c662:	b085      	sub	sp, #20
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f003 0307 	and.w	r3, r3, #7
 800c66e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c670:	4b0c      	ldr	r3, [pc, #48]	@ (800c6a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c672:	68db      	ldr	r3, [r3, #12]
 800c674:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c676:	68ba      	ldr	r2, [r7, #8]
 800c678:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c67c:	4013      	ands	r3, r2
 800c67e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c688:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c68c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c690:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c692:	4a04      	ldr	r2, [pc, #16]	@ (800c6a4 <__NVIC_SetPriorityGrouping+0x44>)
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	60d3      	str	r3, [r2, #12]
}
 800c698:	bf00      	nop
 800c69a:	3714      	adds	r7, #20
 800c69c:	46bd      	mov	sp, r7
 800c69e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a2:	4770      	bx	lr
 800c6a4:	e000ed00 	.word	0xe000ed00

0800c6a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c6ac:	4b04      	ldr	r3, [pc, #16]	@ (800c6c0 <__NVIC_GetPriorityGrouping+0x18>)
 800c6ae:	68db      	ldr	r3, [r3, #12]
 800c6b0:	0a1b      	lsrs	r3, r3, #8
 800c6b2:	f003 0307 	and.w	r3, r3, #7
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6be:	4770      	bx	lr
 800c6c0:	e000ed00 	.word	0xe000ed00

0800c6c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c6c4:	b480      	push	{r7}
 800c6c6:	b083      	sub	sp, #12
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	4603      	mov	r3, r0
 800c6cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c6ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	db0b      	blt.n	800c6ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c6d6:	79fb      	ldrb	r3, [r7, #7]
 800c6d8:	f003 021f 	and.w	r2, r3, #31
 800c6dc:	4907      	ldr	r1, [pc, #28]	@ (800c6fc <__NVIC_EnableIRQ+0x38>)
 800c6de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c6e2:	095b      	lsrs	r3, r3, #5
 800c6e4:	2001      	movs	r0, #1
 800c6e6:	fa00 f202 	lsl.w	r2, r0, r2
 800c6ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800c6ee:	bf00      	nop
 800c6f0:	370c      	adds	r7, #12
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6f8:	4770      	bx	lr
 800c6fa:	bf00      	nop
 800c6fc:	e000e100 	.word	0xe000e100

0800c700 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c700:	b480      	push	{r7}
 800c702:	b083      	sub	sp, #12
 800c704:	af00      	add	r7, sp, #0
 800c706:	4603      	mov	r3, r0
 800c708:	6039      	str	r1, [r7, #0]
 800c70a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c70c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c710:	2b00      	cmp	r3, #0
 800c712:	db0a      	blt.n	800c72a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	b2da      	uxtb	r2, r3
 800c718:	490c      	ldr	r1, [pc, #48]	@ (800c74c <__NVIC_SetPriority+0x4c>)
 800c71a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c71e:	0112      	lsls	r2, r2, #4
 800c720:	b2d2      	uxtb	r2, r2
 800c722:	440b      	add	r3, r1
 800c724:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c728:	e00a      	b.n	800c740 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c72a:	683b      	ldr	r3, [r7, #0]
 800c72c:	b2da      	uxtb	r2, r3
 800c72e:	4908      	ldr	r1, [pc, #32]	@ (800c750 <__NVIC_SetPriority+0x50>)
 800c730:	79fb      	ldrb	r3, [r7, #7]
 800c732:	f003 030f 	and.w	r3, r3, #15
 800c736:	3b04      	subs	r3, #4
 800c738:	0112      	lsls	r2, r2, #4
 800c73a:	b2d2      	uxtb	r2, r2
 800c73c:	440b      	add	r3, r1
 800c73e:	761a      	strb	r2, [r3, #24]
}
 800c740:	bf00      	nop
 800c742:	370c      	adds	r7, #12
 800c744:	46bd      	mov	sp, r7
 800c746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74a:	4770      	bx	lr
 800c74c:	e000e100 	.word	0xe000e100
 800c750:	e000ed00 	.word	0xe000ed00

0800c754 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c754:	b480      	push	{r7}
 800c756:	b089      	sub	sp, #36	@ 0x24
 800c758:	af00      	add	r7, sp, #0
 800c75a:	60f8      	str	r0, [r7, #12]
 800c75c:	60b9      	str	r1, [r7, #8]
 800c75e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	f003 0307 	and.w	r3, r3, #7
 800c766:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c768:	69fb      	ldr	r3, [r7, #28]
 800c76a:	f1c3 0307 	rsb	r3, r3, #7
 800c76e:	2b04      	cmp	r3, #4
 800c770:	bf28      	it	cs
 800c772:	2304      	movcs	r3, #4
 800c774:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c776:	69fb      	ldr	r3, [r7, #28]
 800c778:	3304      	adds	r3, #4
 800c77a:	2b06      	cmp	r3, #6
 800c77c:	d902      	bls.n	800c784 <NVIC_EncodePriority+0x30>
 800c77e:	69fb      	ldr	r3, [r7, #28]
 800c780:	3b03      	subs	r3, #3
 800c782:	e000      	b.n	800c786 <NVIC_EncodePriority+0x32>
 800c784:	2300      	movs	r3, #0
 800c786:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c788:	f04f 32ff 	mov.w	r2, #4294967295
 800c78c:	69bb      	ldr	r3, [r7, #24]
 800c78e:	fa02 f303 	lsl.w	r3, r2, r3
 800c792:	43da      	mvns	r2, r3
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	401a      	ands	r2, r3
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c79c:	f04f 31ff 	mov.w	r1, #4294967295
 800c7a0:	697b      	ldr	r3, [r7, #20]
 800c7a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c7a6:	43d9      	mvns	r1, r3
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c7ac:	4313      	orrs	r3, r2
         );
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3724      	adds	r7, #36	@ 0x24
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b8:	4770      	bx	lr
	...

0800c7bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b082      	sub	sp, #8
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	3b01      	subs	r3, #1
 800c7c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c7cc:	d301      	bcc.n	800c7d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	e00f      	b.n	800c7f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c7d2:	4a0a      	ldr	r2, [pc, #40]	@ (800c7fc <SysTick_Config+0x40>)
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	3b01      	subs	r3, #1
 800c7d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c7da:	210f      	movs	r1, #15
 800c7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e0:	f7ff ff8e 	bl	800c700 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c7e4:	4b05      	ldr	r3, [pc, #20]	@ (800c7fc <SysTick_Config+0x40>)
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c7ea:	4b04      	ldr	r3, [pc, #16]	@ (800c7fc <SysTick_Config+0x40>)
 800c7ec:	2207      	movs	r2, #7
 800c7ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c7f0:	2300      	movs	r3, #0
}
 800c7f2:	4618      	mov	r0, r3
 800c7f4:	3708      	adds	r7, #8
 800c7f6:	46bd      	mov	sp, r7
 800c7f8:	bd80      	pop	{r7, pc}
 800c7fa:	bf00      	nop
 800c7fc:	e000e010 	.word	0xe000e010

0800c800 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b082      	sub	sp, #8
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c808:	6878      	ldr	r0, [r7, #4]
 800c80a:	f7ff ff29 	bl	800c660 <__NVIC_SetPriorityGrouping>
}
 800c80e:	bf00      	nop
 800c810:	3708      	adds	r7, #8
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b086      	sub	sp, #24
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	4603      	mov	r3, r0
 800c81e:	60b9      	str	r1, [r7, #8]
 800c820:	607a      	str	r2, [r7, #4]
 800c822:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800c824:	2300      	movs	r3, #0
 800c826:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c828:	f7ff ff3e 	bl	800c6a8 <__NVIC_GetPriorityGrouping>
 800c82c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c82e:	687a      	ldr	r2, [r7, #4]
 800c830:	68b9      	ldr	r1, [r7, #8]
 800c832:	6978      	ldr	r0, [r7, #20]
 800c834:	f7ff ff8e 	bl	800c754 <NVIC_EncodePriority>
 800c838:	4602      	mov	r2, r0
 800c83a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c83e:	4611      	mov	r1, r2
 800c840:	4618      	mov	r0, r3
 800c842:	f7ff ff5d 	bl	800c700 <__NVIC_SetPriority>
}
 800c846:	bf00      	nop
 800c848:	3718      	adds	r7, #24
 800c84a:	46bd      	mov	sp, r7
 800c84c:	bd80      	pop	{r7, pc}

0800c84e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c84e:	b580      	push	{r7, lr}
 800c850:	b082      	sub	sp, #8
 800c852:	af00      	add	r7, sp, #0
 800c854:	4603      	mov	r3, r0
 800c856:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c858:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7ff ff31 	bl	800c6c4 <__NVIC_EnableIRQ>
}
 800c862:	bf00      	nop
 800c864:	3708      	adds	r7, #8
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}

0800c86a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c86a:	b580      	push	{r7, lr}
 800c86c:	b082      	sub	sp, #8
 800c86e:	af00      	add	r7, sp, #0
 800c870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c872:	6878      	ldr	r0, [r7, #4]
 800c874:	f7ff ffa2 	bl	800c7bc <SysTick_Config>
 800c878:	4603      	mov	r3, r0
}
 800c87a:	4618      	mov	r0, r3
 800c87c:	3708      	adds	r7, #8
 800c87e:	46bd      	mov	sp, r7
 800c880:	bd80      	pop	{r7, pc}
	...

0800c884 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800c884:	b480      	push	{r7}
 800c886:	b085      	sub	sp, #20
 800c888:	af00      	add	r7, sp, #0
 800c88a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d101      	bne.n	800c896 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800c892:	2301      	movs	r3, #1
 800c894:	e098      	b.n	800c9c8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	461a      	mov	r2, r3
 800c89c:	4b4d      	ldr	r3, [pc, #308]	@ (800c9d4 <HAL_DMA_Init+0x150>)
 800c89e:	429a      	cmp	r2, r3
 800c8a0:	d80f      	bhi.n	800c8c2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	461a      	mov	r2, r3
 800c8a8:	4b4b      	ldr	r3, [pc, #300]	@ (800c9d8 <HAL_DMA_Init+0x154>)
 800c8aa:	4413      	add	r3, r2
 800c8ac:	4a4b      	ldr	r2, [pc, #300]	@ (800c9dc <HAL_DMA_Init+0x158>)
 800c8ae:	fba2 2303 	umull	r2, r3, r2, r3
 800c8b2:	091b      	lsrs	r3, r3, #4
 800c8b4:	009a      	lsls	r2, r3, #2
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	4a48      	ldr	r2, [pc, #288]	@ (800c9e0 <HAL_DMA_Init+0x15c>)
 800c8be:	641a      	str	r2, [r3, #64]	@ 0x40
 800c8c0:	e00e      	b.n	800c8e0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	461a      	mov	r2, r3
 800c8c8:	4b46      	ldr	r3, [pc, #280]	@ (800c9e4 <HAL_DMA_Init+0x160>)
 800c8ca:	4413      	add	r3, r2
 800c8cc:	4a43      	ldr	r2, [pc, #268]	@ (800c9dc <HAL_DMA_Init+0x158>)
 800c8ce:	fba2 2303 	umull	r2, r3, r2, r3
 800c8d2:	091b      	lsrs	r3, r3, #4
 800c8d4:	009a      	lsls	r2, r3, #2
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	4a42      	ldr	r2, [pc, #264]	@ (800c9e8 <HAL_DMA_Init+0x164>)
 800c8de:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2202      	movs	r2, #2
 800c8e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800c8f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c8fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800c904:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	691b      	ldr	r3, [r3, #16]
 800c90a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800c910:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	699b      	ldr	r3, [r3, #24]
 800c916:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800c91c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	6a1b      	ldr	r3, [r3, #32]
 800c922:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800c924:	68fa      	ldr	r2, [r7, #12]
 800c926:	4313      	orrs	r3, r2
 800c928:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	68fa      	ldr	r2, [r7, #12]
 800c930:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	689b      	ldr	r3, [r3, #8]
 800c936:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c93a:	d039      	beq.n	800c9b0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c940:	4a27      	ldr	r2, [pc, #156]	@ (800c9e0 <HAL_DMA_Init+0x15c>)
 800c942:	4293      	cmp	r3, r2
 800c944:	d11a      	bne.n	800c97c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800c946:	4b29      	ldr	r3, [pc, #164]	@ (800c9ec <HAL_DMA_Init+0x168>)
 800c948:	681a      	ldr	r2, [r3, #0]
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c94e:	f003 031c 	and.w	r3, r3, #28
 800c952:	210f      	movs	r1, #15
 800c954:	fa01 f303 	lsl.w	r3, r1, r3
 800c958:	43db      	mvns	r3, r3
 800c95a:	4924      	ldr	r1, [pc, #144]	@ (800c9ec <HAL_DMA_Init+0x168>)
 800c95c:	4013      	ands	r3, r2
 800c95e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800c960:	4b22      	ldr	r3, [pc, #136]	@ (800c9ec <HAL_DMA_Init+0x168>)
 800c962:	681a      	ldr	r2, [r3, #0]
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	6859      	ldr	r1, [r3, #4]
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c96c:	f003 031c 	and.w	r3, r3, #28
 800c970:	fa01 f303 	lsl.w	r3, r1, r3
 800c974:	491d      	ldr	r1, [pc, #116]	@ (800c9ec <HAL_DMA_Init+0x168>)
 800c976:	4313      	orrs	r3, r2
 800c978:	600b      	str	r3, [r1, #0]
 800c97a:	e019      	b.n	800c9b0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800c97c:	4b1c      	ldr	r3, [pc, #112]	@ (800c9f0 <HAL_DMA_Init+0x16c>)
 800c97e:	681a      	ldr	r2, [r3, #0]
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c984:	f003 031c 	and.w	r3, r3, #28
 800c988:	210f      	movs	r1, #15
 800c98a:	fa01 f303 	lsl.w	r3, r1, r3
 800c98e:	43db      	mvns	r3, r3
 800c990:	4917      	ldr	r1, [pc, #92]	@ (800c9f0 <HAL_DMA_Init+0x16c>)
 800c992:	4013      	ands	r3, r2
 800c994:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800c996:	4b16      	ldr	r3, [pc, #88]	@ (800c9f0 <HAL_DMA_Init+0x16c>)
 800c998:	681a      	ldr	r2, [r3, #0]
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6859      	ldr	r1, [r3, #4]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c9a2:	f003 031c 	and.w	r3, r3, #28
 800c9a6:	fa01 f303 	lsl.w	r3, r1, r3
 800c9aa:	4911      	ldr	r1, [pc, #68]	@ (800c9f0 <HAL_DMA_Init+0x16c>)
 800c9ac:	4313      	orrs	r3, r2
 800c9ae:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2201      	movs	r2, #1
 800c9ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800c9c6:	2300      	movs	r3, #0
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3714      	adds	r7, #20
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d2:	4770      	bx	lr
 800c9d4:	40020407 	.word	0x40020407
 800c9d8:	bffdfff8 	.word	0xbffdfff8
 800c9dc:	cccccccd 	.word	0xcccccccd
 800c9e0:	40020000 	.word	0x40020000
 800c9e4:	bffdfbf8 	.word	0xbffdfbf8
 800c9e8:	40020400 	.word	0x40020400
 800c9ec:	400200a8 	.word	0x400200a8
 800c9f0:	400204a8 	.word	0x400204a8

0800c9f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b086      	sub	sp, #24
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	60f8      	str	r0, [r7, #12]
 800c9fc:	60b9      	str	r1, [r7, #8]
 800c9fe:	607a      	str	r2, [r7, #4]
 800ca00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ca02:	2300      	movs	r3, #0
 800ca04:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ca0c:	2b01      	cmp	r3, #1
 800ca0e:	d101      	bne.n	800ca14 <HAL_DMA_Start_IT+0x20>
 800ca10:	2302      	movs	r3, #2
 800ca12:	e04b      	b.n	800caac <HAL_DMA_Start_IT+0xb8>
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	2201      	movs	r2, #1
 800ca18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ca22:	b2db      	uxtb	r3, r3
 800ca24:	2b01      	cmp	r3, #1
 800ca26:	d13a      	bne.n	800ca9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	2202      	movs	r2, #2
 800ca2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	2200      	movs	r2, #0
 800ca34:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	681a      	ldr	r2, [r3, #0]
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	f022 0201 	bic.w	r2, r2, #1
 800ca44:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800ca46:	683b      	ldr	r3, [r7, #0]
 800ca48:	687a      	ldr	r2, [r7, #4]
 800ca4a:	68b9      	ldr	r1, [r7, #8]
 800ca4c:	68f8      	ldr	r0, [r7, #12]
 800ca4e:	f000 f95f 	bl	800cd10 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca56:	2b00      	cmp	r3, #0
 800ca58:	d008      	beq.n	800ca6c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	681a      	ldr	r2, [r3, #0]
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f042 020e 	orr.w	r2, r2, #14
 800ca68:	601a      	str	r2, [r3, #0]
 800ca6a:	e00f      	b.n	800ca8c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	681a      	ldr	r2, [r3, #0]
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f022 0204 	bic.w	r2, r2, #4
 800ca7a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	681a      	ldr	r2, [r3, #0]
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f042 020a 	orr.w	r2, r2, #10
 800ca8a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	681a      	ldr	r2, [r3, #0]
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	f042 0201 	orr.w	r2, r2, #1
 800ca9a:	601a      	str	r2, [r3, #0]
 800ca9c:	e005      	b.n	800caaa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	2200      	movs	r2, #0
 800caa2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800caa6:	2302      	movs	r3, #2
 800caa8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800caaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800caac:	4618      	mov	r0, r3
 800caae:	3718      	adds	r7, #24
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}

0800cab4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800cab4:	b480      	push	{r7}
 800cab6:	b085      	sub	sp, #20
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cabc:	2300      	movs	r3, #0
 800cabe:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cac6:	b2db      	uxtb	r3, r3
 800cac8:	2b02      	cmp	r3, #2
 800caca:	d008      	beq.n	800cade <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	2204      	movs	r2, #4
 800cad0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	2200      	movs	r2, #0
 800cad6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800cada:	2301      	movs	r3, #1
 800cadc:	e022      	b.n	800cb24 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	681a      	ldr	r2, [r3, #0]
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	f022 020e 	bic.w	r2, r2, #14
 800caec:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	681a      	ldr	r2, [r3, #0]
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	f022 0201 	bic.w	r2, r2, #1
 800cafc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb02:	f003 021c 	and.w	r2, r3, #28
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb0a:	2101      	movs	r1, #1
 800cb0c:	fa01 f202 	lsl.w	r2, r1, r2
 800cb10:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2201      	movs	r2, #1
 800cb16:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800cb22:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800cb24:	4618      	mov	r0, r3
 800cb26:	3714      	adds	r7, #20
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2e:	4770      	bx	lr

0800cb30 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b084      	sub	sp, #16
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cb38:	2300      	movs	r3, #0
 800cb3a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800cb42:	b2db      	uxtb	r3, r3
 800cb44:	2b02      	cmp	r3, #2
 800cb46:	d005      	beq.n	800cb54 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2204      	movs	r2, #4
 800cb4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800cb4e:	2301      	movs	r3, #1
 800cb50:	73fb      	strb	r3, [r7, #15]
 800cb52:	e029      	b.n	800cba8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	681a      	ldr	r2, [r3, #0]
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f022 020e 	bic.w	r2, r2, #14
 800cb62:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	681a      	ldr	r2, [r3, #0]
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	f022 0201 	bic.w	r2, r2, #1
 800cb72:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb78:	f003 021c 	and.w	r2, r3, #28
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cb80:	2101      	movs	r1, #1
 800cb82:	fa01 f202 	lsl.w	r2, r1, r2
 800cb86:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2201      	movs	r2, #1
 800cb8c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2200      	movs	r2, #0
 800cb94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d003      	beq.n	800cba8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cba4:	6878      	ldr	r0, [r7, #4]
 800cba6:	4798      	blx	r3
    }
  }
  return status;
 800cba8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbaa:	4618      	mov	r0, r3
 800cbac:	3710      	adds	r7, #16
 800cbae:	46bd      	mov	sp, r7
 800cbb0:	bd80      	pop	{r7, pc}

0800cbb2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800cbb2:	b580      	push	{r7, lr}
 800cbb4:	b084      	sub	sp, #16
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cbce:	f003 031c 	and.w	r3, r3, #28
 800cbd2:	2204      	movs	r2, #4
 800cbd4:	409a      	lsls	r2, r3
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	4013      	ands	r3, r2
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d026      	beq.n	800cc2c <HAL_DMA_IRQHandler+0x7a>
 800cbde:	68bb      	ldr	r3, [r7, #8]
 800cbe0:	f003 0304 	and.w	r3, r3, #4
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d021      	beq.n	800cc2c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f003 0320 	and.w	r3, r3, #32
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d107      	bne.n	800cc06 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	681a      	ldr	r2, [r3, #0]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	f022 0204 	bic.w	r2, r2, #4
 800cc04:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc0a:	f003 021c 	and.w	r2, r3, #28
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc12:	2104      	movs	r1, #4
 800cc14:	fa01 f202 	lsl.w	r2, r1, r2
 800cc18:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d071      	beq.n	800cd06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc26:	6878      	ldr	r0, [r7, #4]
 800cc28:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800cc2a:	e06c      	b.n	800cd06 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc30:	f003 031c 	and.w	r3, r3, #28
 800cc34:	2202      	movs	r2, #2
 800cc36:	409a      	lsls	r2, r3
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	4013      	ands	r3, r2
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d02e      	beq.n	800cc9e <HAL_DMA_IRQHandler+0xec>
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	f003 0302 	and.w	r3, r3, #2
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d029      	beq.n	800cc9e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f003 0320 	and.w	r3, r3, #32
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d10b      	bne.n	800cc70 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	681a      	ldr	r2, [r3, #0]
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f022 020a 	bic.w	r2, r2, #10
 800cc66:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cc74:	f003 021c 	and.w	r2, r3, #28
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc7c:	2102      	movs	r1, #2
 800cc7e:	fa01 f202 	lsl.w	r2, r1, r2
 800cc82:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2200      	movs	r2, #0
 800cc88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d038      	beq.n	800cd06 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cc98:	6878      	ldr	r0, [r7, #4]
 800cc9a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800cc9c:	e033      	b.n	800cd06 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cca2:	f003 031c 	and.w	r3, r3, #28
 800cca6:	2208      	movs	r2, #8
 800cca8:	409a      	lsls	r2, r3
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	4013      	ands	r3, r2
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d02a      	beq.n	800cd08 <HAL_DMA_IRQHandler+0x156>
 800ccb2:	68bb      	ldr	r3, [r7, #8]
 800ccb4:	f003 0308 	and.w	r3, r3, #8
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d025      	beq.n	800cd08 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	681a      	ldr	r2, [r3, #0]
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	f022 020e 	bic.w	r2, r2, #14
 800ccca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ccd0:	f003 021c 	and.w	r2, r3, #28
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ccd8:	2101      	movs	r1, #1
 800ccda:	fa01 f202 	lsl.w	r2, r1, r2
 800ccde:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2201      	movs	r2, #1
 800cce4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	2201      	movs	r2, #1
 800ccea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d004      	beq.n	800cd08 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd02:	6878      	ldr	r0, [r7, #4]
 800cd04:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800cd06:	bf00      	nop
 800cd08:	bf00      	nop
}
 800cd0a:	3710      	adds	r7, #16
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	bd80      	pop	{r7, pc}

0800cd10 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b085      	sub	sp, #20
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	60f8      	str	r0, [r7, #12]
 800cd18:	60b9      	str	r1, [r7, #8]
 800cd1a:	607a      	str	r2, [r7, #4]
 800cd1c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd22:	f003 021c 	and.w	r2, r3, #28
 800cd26:	68fb      	ldr	r3, [r7, #12]
 800cd28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cd2a:	2101      	movs	r1, #1
 800cd2c:	fa01 f202 	lsl.w	r2, r1, r2
 800cd30:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	683a      	ldr	r2, [r7, #0]
 800cd38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	689b      	ldr	r3, [r3, #8]
 800cd3e:	2b10      	cmp	r3, #16
 800cd40:	d108      	bne.n	800cd54 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	687a      	ldr	r2, [r7, #4]
 800cd48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	68ba      	ldr	r2, [r7, #8]
 800cd50:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800cd52:	e007      	b.n	800cd64 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	68ba      	ldr	r2, [r7, #8]
 800cd5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	687a      	ldr	r2, [r7, #4]
 800cd62:	60da      	str	r2, [r3, #12]
}
 800cd64:	bf00      	nop
 800cd66:	3714      	adds	r7, #20
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr

0800cd70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b087      	sub	sp, #28
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
 800cd78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800cd7e:	e166      	b.n	800d04e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	681a      	ldr	r2, [r3, #0]
 800cd84:	2101      	movs	r1, #1
 800cd86:	697b      	ldr	r3, [r7, #20]
 800cd88:	fa01 f303 	lsl.w	r3, r1, r3
 800cd8c:	4013      	ands	r3, r2
 800cd8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	2b00      	cmp	r3, #0
 800cd94:	f000 8158 	beq.w	800d048 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	685b      	ldr	r3, [r3, #4]
 800cd9c:	f003 0303 	and.w	r3, r3, #3
 800cda0:	2b01      	cmp	r3, #1
 800cda2:	d005      	beq.n	800cdb0 <HAL_GPIO_Init+0x40>
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	f003 0303 	and.w	r3, r3, #3
 800cdac:	2b02      	cmp	r3, #2
 800cdae:	d130      	bne.n	800ce12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	689b      	ldr	r3, [r3, #8]
 800cdb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800cdb6:	697b      	ldr	r3, [r7, #20]
 800cdb8:	005b      	lsls	r3, r3, #1
 800cdba:	2203      	movs	r2, #3
 800cdbc:	fa02 f303 	lsl.w	r3, r2, r3
 800cdc0:	43db      	mvns	r3, r3
 800cdc2:	693a      	ldr	r2, [r7, #16]
 800cdc4:	4013      	ands	r3, r2
 800cdc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	68da      	ldr	r2, [r3, #12]
 800cdcc:	697b      	ldr	r3, [r7, #20]
 800cdce:	005b      	lsls	r3, r3, #1
 800cdd0:	fa02 f303 	lsl.w	r3, r2, r3
 800cdd4:	693a      	ldr	r2, [r7, #16]
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	693a      	ldr	r2, [r7, #16]
 800cdde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	685b      	ldr	r3, [r3, #4]
 800cde4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800cde6:	2201      	movs	r2, #1
 800cde8:	697b      	ldr	r3, [r7, #20]
 800cdea:	fa02 f303 	lsl.w	r3, r2, r3
 800cdee:	43db      	mvns	r3, r3
 800cdf0:	693a      	ldr	r2, [r7, #16]
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800cdf6:	683b      	ldr	r3, [r7, #0]
 800cdf8:	685b      	ldr	r3, [r3, #4]
 800cdfa:	091b      	lsrs	r3, r3, #4
 800cdfc:	f003 0201 	and.w	r2, r3, #1
 800ce00:	697b      	ldr	r3, [r7, #20]
 800ce02:	fa02 f303 	lsl.w	r3, r2, r3
 800ce06:	693a      	ldr	r2, [r7, #16]
 800ce08:	4313      	orrs	r3, r2
 800ce0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	693a      	ldr	r2, [r7, #16]
 800ce10:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ce12:	683b      	ldr	r3, [r7, #0]
 800ce14:	685b      	ldr	r3, [r3, #4]
 800ce16:	f003 0303 	and.w	r3, r3, #3
 800ce1a:	2b03      	cmp	r3, #3
 800ce1c:	d017      	beq.n	800ce4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	68db      	ldr	r3, [r3, #12]
 800ce22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	005b      	lsls	r3, r3, #1
 800ce28:	2203      	movs	r2, #3
 800ce2a:	fa02 f303 	lsl.w	r3, r2, r3
 800ce2e:	43db      	mvns	r3, r3
 800ce30:	693a      	ldr	r2, [r7, #16]
 800ce32:	4013      	ands	r3, r2
 800ce34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ce36:	683b      	ldr	r3, [r7, #0]
 800ce38:	689a      	ldr	r2, [r3, #8]
 800ce3a:	697b      	ldr	r3, [r7, #20]
 800ce3c:	005b      	lsls	r3, r3, #1
 800ce3e:	fa02 f303 	lsl.w	r3, r2, r3
 800ce42:	693a      	ldr	r2, [r7, #16]
 800ce44:	4313      	orrs	r3, r2
 800ce46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	693a      	ldr	r2, [r7, #16]
 800ce4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ce4e:	683b      	ldr	r3, [r7, #0]
 800ce50:	685b      	ldr	r3, [r3, #4]
 800ce52:	f003 0303 	and.w	r3, r3, #3
 800ce56:	2b02      	cmp	r3, #2
 800ce58:	d123      	bne.n	800cea2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800ce5a:	697b      	ldr	r3, [r7, #20]
 800ce5c:	08da      	lsrs	r2, r3, #3
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	3208      	adds	r2, #8
 800ce62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	f003 0307 	and.w	r3, r3, #7
 800ce6e:	009b      	lsls	r3, r3, #2
 800ce70:	220f      	movs	r2, #15
 800ce72:	fa02 f303 	lsl.w	r3, r2, r3
 800ce76:	43db      	mvns	r3, r3
 800ce78:	693a      	ldr	r2, [r7, #16]
 800ce7a:	4013      	ands	r3, r2
 800ce7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	691a      	ldr	r2, [r3, #16]
 800ce82:	697b      	ldr	r3, [r7, #20]
 800ce84:	f003 0307 	and.w	r3, r3, #7
 800ce88:	009b      	lsls	r3, r3, #2
 800ce8a:	fa02 f303 	lsl.w	r3, r2, r3
 800ce8e:	693a      	ldr	r2, [r7, #16]
 800ce90:	4313      	orrs	r3, r2
 800ce92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ce94:	697b      	ldr	r3, [r7, #20]
 800ce96:	08da      	lsrs	r2, r3, #3
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	3208      	adds	r2, #8
 800ce9c:	6939      	ldr	r1, [r7, #16]
 800ce9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800cea8:	697b      	ldr	r3, [r7, #20]
 800ceaa:	005b      	lsls	r3, r3, #1
 800ceac:	2203      	movs	r2, #3
 800ceae:	fa02 f303 	lsl.w	r3, r2, r3
 800ceb2:	43db      	mvns	r3, r3
 800ceb4:	693a      	ldr	r2, [r7, #16]
 800ceb6:	4013      	ands	r3, r2
 800ceb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	685b      	ldr	r3, [r3, #4]
 800cebe:	f003 0203 	and.w	r2, r3, #3
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	005b      	lsls	r3, r3, #1
 800cec6:	fa02 f303 	lsl.w	r3, r2, r3
 800ceca:	693a      	ldr	r2, [r7, #16]
 800cecc:	4313      	orrs	r3, r2
 800cece:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	693a      	ldr	r2, [r7, #16]
 800ced4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cede:	2b00      	cmp	r3, #0
 800cee0:	f000 80b2 	beq.w	800d048 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cee4:	4b61      	ldr	r3, [pc, #388]	@ (800d06c <HAL_GPIO_Init+0x2fc>)
 800cee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cee8:	4a60      	ldr	r2, [pc, #384]	@ (800d06c <HAL_GPIO_Init+0x2fc>)
 800ceea:	f043 0301 	orr.w	r3, r3, #1
 800ceee:	6613      	str	r3, [r2, #96]	@ 0x60
 800cef0:	4b5e      	ldr	r3, [pc, #376]	@ (800d06c <HAL_GPIO_Init+0x2fc>)
 800cef2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cef4:	f003 0301 	and.w	r3, r3, #1
 800cef8:	60bb      	str	r3, [r7, #8]
 800cefa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800cefc:	4a5c      	ldr	r2, [pc, #368]	@ (800d070 <HAL_GPIO_Init+0x300>)
 800cefe:	697b      	ldr	r3, [r7, #20]
 800cf00:	089b      	lsrs	r3, r3, #2
 800cf02:	3302      	adds	r3, #2
 800cf04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cf08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800cf0a:	697b      	ldr	r3, [r7, #20]
 800cf0c:	f003 0303 	and.w	r3, r3, #3
 800cf10:	009b      	lsls	r3, r3, #2
 800cf12:	220f      	movs	r2, #15
 800cf14:	fa02 f303 	lsl.w	r3, r2, r3
 800cf18:	43db      	mvns	r3, r3
 800cf1a:	693a      	ldr	r2, [r7, #16]
 800cf1c:	4013      	ands	r3, r2
 800cf1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800cf26:	d02b      	beq.n	800cf80 <HAL_GPIO_Init+0x210>
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	4a52      	ldr	r2, [pc, #328]	@ (800d074 <HAL_GPIO_Init+0x304>)
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	d025      	beq.n	800cf7c <HAL_GPIO_Init+0x20c>
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	4a51      	ldr	r2, [pc, #324]	@ (800d078 <HAL_GPIO_Init+0x308>)
 800cf34:	4293      	cmp	r3, r2
 800cf36:	d01f      	beq.n	800cf78 <HAL_GPIO_Init+0x208>
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	4a50      	ldr	r2, [pc, #320]	@ (800d07c <HAL_GPIO_Init+0x30c>)
 800cf3c:	4293      	cmp	r3, r2
 800cf3e:	d019      	beq.n	800cf74 <HAL_GPIO_Init+0x204>
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	4a4f      	ldr	r2, [pc, #316]	@ (800d080 <HAL_GPIO_Init+0x310>)
 800cf44:	4293      	cmp	r3, r2
 800cf46:	d013      	beq.n	800cf70 <HAL_GPIO_Init+0x200>
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	4a4e      	ldr	r2, [pc, #312]	@ (800d084 <HAL_GPIO_Init+0x314>)
 800cf4c:	4293      	cmp	r3, r2
 800cf4e:	d00d      	beq.n	800cf6c <HAL_GPIO_Init+0x1fc>
 800cf50:	687b      	ldr	r3, [r7, #4]
 800cf52:	4a4d      	ldr	r2, [pc, #308]	@ (800d088 <HAL_GPIO_Init+0x318>)
 800cf54:	4293      	cmp	r3, r2
 800cf56:	d007      	beq.n	800cf68 <HAL_GPIO_Init+0x1f8>
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	4a4c      	ldr	r2, [pc, #304]	@ (800d08c <HAL_GPIO_Init+0x31c>)
 800cf5c:	4293      	cmp	r3, r2
 800cf5e:	d101      	bne.n	800cf64 <HAL_GPIO_Init+0x1f4>
 800cf60:	2307      	movs	r3, #7
 800cf62:	e00e      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf64:	2308      	movs	r3, #8
 800cf66:	e00c      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf68:	2306      	movs	r3, #6
 800cf6a:	e00a      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf6c:	2305      	movs	r3, #5
 800cf6e:	e008      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf70:	2304      	movs	r3, #4
 800cf72:	e006      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf74:	2303      	movs	r3, #3
 800cf76:	e004      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf78:	2302      	movs	r3, #2
 800cf7a:	e002      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf7c:	2301      	movs	r3, #1
 800cf7e:	e000      	b.n	800cf82 <HAL_GPIO_Init+0x212>
 800cf80:	2300      	movs	r3, #0
 800cf82:	697a      	ldr	r2, [r7, #20]
 800cf84:	f002 0203 	and.w	r2, r2, #3
 800cf88:	0092      	lsls	r2, r2, #2
 800cf8a:	4093      	lsls	r3, r2
 800cf8c:	693a      	ldr	r2, [r7, #16]
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800cf92:	4937      	ldr	r1, [pc, #220]	@ (800d070 <HAL_GPIO_Init+0x300>)
 800cf94:	697b      	ldr	r3, [r7, #20]
 800cf96:	089b      	lsrs	r3, r3, #2
 800cf98:	3302      	adds	r3, #2
 800cf9a:	693a      	ldr	r2, [r7, #16]
 800cf9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800cfa0:	4b3b      	ldr	r3, [pc, #236]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800cfa2:	689b      	ldr	r3, [r3, #8]
 800cfa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	43db      	mvns	r3, r3
 800cfaa:	693a      	ldr	r2, [r7, #16]
 800cfac:	4013      	ands	r3, r2
 800cfae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	685b      	ldr	r3, [r3, #4]
 800cfb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d003      	beq.n	800cfc4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800cfbc:	693a      	ldr	r2, [r7, #16]
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	4313      	orrs	r3, r2
 800cfc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800cfc4:	4a32      	ldr	r2, [pc, #200]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800cfc6:	693b      	ldr	r3, [r7, #16]
 800cfc8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800cfca:	4b31      	ldr	r3, [pc, #196]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800cfcc:	68db      	ldr	r3, [r3, #12]
 800cfce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	43db      	mvns	r3, r3
 800cfd4:	693a      	ldr	r2, [r7, #16]
 800cfd6:	4013      	ands	r3, r2
 800cfd8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	685b      	ldr	r3, [r3, #4]
 800cfde:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d003      	beq.n	800cfee <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800cfe6:	693a      	ldr	r2, [r7, #16]
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	4313      	orrs	r3, r2
 800cfec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800cfee:	4a28      	ldr	r2, [pc, #160]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800cff0:	693b      	ldr	r3, [r7, #16]
 800cff2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800cff4:	4b26      	ldr	r3, [pc, #152]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800cff6:	685b      	ldr	r3, [r3, #4]
 800cff8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	43db      	mvns	r3, r3
 800cffe:	693a      	ldr	r2, [r7, #16]
 800d000:	4013      	ands	r3, r2
 800d002:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	685b      	ldr	r3, [r3, #4]
 800d008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d003      	beq.n	800d018 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800d010:	693a      	ldr	r2, [r7, #16]
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	4313      	orrs	r3, r2
 800d016:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d018:	4a1d      	ldr	r2, [pc, #116]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800d01e:	4b1c      	ldr	r3, [pc, #112]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	43db      	mvns	r3, r3
 800d028:	693a      	ldr	r2, [r7, #16]
 800d02a:	4013      	ands	r3, r2
 800d02c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d036:	2b00      	cmp	r3, #0
 800d038:	d003      	beq.n	800d042 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800d03a:	693a      	ldr	r2, [r7, #16]
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	4313      	orrs	r3, r2
 800d040:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d042:	4a13      	ldr	r2, [pc, #76]	@ (800d090 <HAL_GPIO_Init+0x320>)
 800d044:	693b      	ldr	r3, [r7, #16]
 800d046:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	3301      	adds	r3, #1
 800d04c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800d04e:	683b      	ldr	r3, [r7, #0]
 800d050:	681a      	ldr	r2, [r3, #0]
 800d052:	697b      	ldr	r3, [r7, #20]
 800d054:	fa22 f303 	lsr.w	r3, r2, r3
 800d058:	2b00      	cmp	r3, #0
 800d05a:	f47f ae91 	bne.w	800cd80 <HAL_GPIO_Init+0x10>
  }
}
 800d05e:	bf00      	nop
 800d060:	bf00      	nop
 800d062:	371c      	adds	r7, #28
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr
 800d06c:	40021000 	.word	0x40021000
 800d070:	40010000 	.word	0x40010000
 800d074:	48000400 	.word	0x48000400
 800d078:	48000800 	.word	0x48000800
 800d07c:	48000c00 	.word	0x48000c00
 800d080:	48001000 	.word	0x48001000
 800d084:	48001400 	.word	0x48001400
 800d088:	48001800 	.word	0x48001800
 800d08c:	48001c00 	.word	0x48001c00
 800d090:	40010400 	.word	0x40010400

0800d094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d094:	b480      	push	{r7}
 800d096:	b083      	sub	sp, #12
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	460b      	mov	r3, r1
 800d09e:	807b      	strh	r3, [r7, #2]
 800d0a0:	4613      	mov	r3, r2
 800d0a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800d0a4:	787b      	ldrb	r3, [r7, #1]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d003      	beq.n	800d0b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d0aa:	887a      	ldrh	r2, [r7, #2]
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d0b0:	e002      	b.n	800d0b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d0b2:	887a      	ldrh	r2, [r7, #2]
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d0b8:	bf00      	nop
 800d0ba:	370c      	adds	r7, #12
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0c2:	4770      	bx	lr

0800d0c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800d0c4:	b480      	push	{r7}
 800d0c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800d0c8:	4b04      	ldr	r3, [pc, #16]	@ (800d0dc <HAL_PWREx_GetVoltageRange+0x18>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800d0d0:	4618      	mov	r0, r3
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr
 800d0da:	bf00      	nop
 800d0dc:	40007000 	.word	0x40007000

0800d0e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d0e0:	b480      	push	{r7}
 800d0e2:	b085      	sub	sp, #20
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d0ee:	d130      	bne.n	800d152 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800d0f0:	4b23      	ldr	r3, [pc, #140]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d0f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d0fc:	d038      	beq.n	800d170 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d0fe:	4b20      	ldr	r3, [pc, #128]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d106:	4a1e      	ldr	r2, [pc, #120]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d108:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d10c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d10e:	4b1d      	ldr	r3, [pc, #116]	@ (800d184 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	2232      	movs	r2, #50	@ 0x32
 800d114:	fb02 f303 	mul.w	r3, r2, r3
 800d118:	4a1b      	ldr	r2, [pc, #108]	@ (800d188 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800d11a:	fba2 2303 	umull	r2, r3, r2, r3
 800d11e:	0c9b      	lsrs	r3, r3, #18
 800d120:	3301      	adds	r3, #1
 800d122:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d124:	e002      	b.n	800d12c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	3b01      	subs	r3, #1
 800d12a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d12c:	4b14      	ldr	r3, [pc, #80]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d12e:	695b      	ldr	r3, [r3, #20]
 800d130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d138:	d102      	bne.n	800d140 <HAL_PWREx_ControlVoltageScaling+0x60>
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d1f2      	bne.n	800d126 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d140:	4b0f      	ldr	r3, [pc, #60]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d142:	695b      	ldr	r3, [r3, #20]
 800d144:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d148:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d14c:	d110      	bne.n	800d170 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800d14e:	2303      	movs	r3, #3
 800d150:	e00f      	b.n	800d172 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800d152:	4b0b      	ldr	r3, [pc, #44]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d15a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d15e:	d007      	beq.n	800d170 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d160:	4b07      	ldr	r3, [pc, #28]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d168:	4a05      	ldr	r2, [pc, #20]	@ (800d180 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800d16a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d16e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800d170:	2300      	movs	r3, #0
}
 800d172:	4618      	mov	r0, r3
 800d174:	3714      	adds	r7, #20
 800d176:	46bd      	mov	sp, r7
 800d178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17c:	4770      	bx	lr
 800d17e:	bf00      	nop
 800d180:	40007000 	.word	0x40007000
 800d184:	200019c0 	.word	0x200019c0
 800d188:	431bde83 	.word	0x431bde83

0800d18c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b088      	sub	sp, #32
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d102      	bne.n	800d1a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800d19a:	2301      	movs	r3, #1
 800d19c:	f000 bc08 	b.w	800d9b0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d1a0:	4b96      	ldr	r3, [pc, #600]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d1a2:	689b      	ldr	r3, [r3, #8]
 800d1a4:	f003 030c 	and.w	r3, r3, #12
 800d1a8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d1aa:	4b94      	ldr	r3, [pc, #592]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d1ac:	68db      	ldr	r3, [r3, #12]
 800d1ae:	f003 0303 	and.w	r3, r3, #3
 800d1b2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	f003 0310 	and.w	r3, r3, #16
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	f000 80e4 	beq.w	800d38a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d1c2:	69bb      	ldr	r3, [r7, #24]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d007      	beq.n	800d1d8 <HAL_RCC_OscConfig+0x4c>
 800d1c8:	69bb      	ldr	r3, [r7, #24]
 800d1ca:	2b0c      	cmp	r3, #12
 800d1cc:	f040 808b 	bne.w	800d2e6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800d1d0:	697b      	ldr	r3, [r7, #20]
 800d1d2:	2b01      	cmp	r3, #1
 800d1d4:	f040 8087 	bne.w	800d2e6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800d1d8:	4b88      	ldr	r3, [pc, #544]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	f003 0302 	and.w	r3, r3, #2
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d005      	beq.n	800d1f0 <HAL_RCC_OscConfig+0x64>
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	699b      	ldr	r3, [r3, #24]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d101      	bne.n	800d1f0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800d1ec:	2301      	movs	r3, #1
 800d1ee:	e3df      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	6a1a      	ldr	r2, [r3, #32]
 800d1f4:	4b81      	ldr	r3, [pc, #516]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f003 0308 	and.w	r3, r3, #8
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d004      	beq.n	800d20a <HAL_RCC_OscConfig+0x7e>
 800d200:	4b7e      	ldr	r3, [pc, #504]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d208:	e005      	b.n	800d216 <HAL_RCC_OscConfig+0x8a>
 800d20a:	4b7c      	ldr	r3, [pc, #496]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d20c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d210:	091b      	lsrs	r3, r3, #4
 800d212:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d216:	4293      	cmp	r3, r2
 800d218:	d223      	bcs.n	800d262 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	6a1b      	ldr	r3, [r3, #32]
 800d21e:	4618      	mov	r0, r3
 800d220:	f000 fd90 	bl	800dd44 <RCC_SetFlashLatencyFromMSIRange>
 800d224:	4603      	mov	r3, r0
 800d226:	2b00      	cmp	r3, #0
 800d228:	d001      	beq.n	800d22e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800d22a:	2301      	movs	r3, #1
 800d22c:	e3c0      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800d22e:	4b73      	ldr	r3, [pc, #460]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	4a72      	ldr	r2, [pc, #456]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d234:	f043 0308 	orr.w	r3, r3, #8
 800d238:	6013      	str	r3, [r2, #0]
 800d23a:	4b70      	ldr	r3, [pc, #448]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6a1b      	ldr	r3, [r3, #32]
 800d246:	496d      	ldr	r1, [pc, #436]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d248:	4313      	orrs	r3, r2
 800d24a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800d24c:	4b6b      	ldr	r3, [pc, #428]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d24e:	685b      	ldr	r3, [r3, #4]
 800d250:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	69db      	ldr	r3, [r3, #28]
 800d258:	021b      	lsls	r3, r3, #8
 800d25a:	4968      	ldr	r1, [pc, #416]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d25c:	4313      	orrs	r3, r2
 800d25e:	604b      	str	r3, [r1, #4]
 800d260:	e025      	b.n	800d2ae <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800d262:	4b66      	ldr	r3, [pc, #408]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	4a65      	ldr	r2, [pc, #404]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d268:	f043 0308 	orr.w	r3, r3, #8
 800d26c:	6013      	str	r3, [r2, #0]
 800d26e:	4b63      	ldr	r3, [pc, #396]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6a1b      	ldr	r3, [r3, #32]
 800d27a:	4960      	ldr	r1, [pc, #384]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d27c:	4313      	orrs	r3, r2
 800d27e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800d280:	4b5e      	ldr	r3, [pc, #376]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d282:	685b      	ldr	r3, [r3, #4]
 800d284:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	69db      	ldr	r3, [r3, #28]
 800d28c:	021b      	lsls	r3, r3, #8
 800d28e:	495b      	ldr	r1, [pc, #364]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d290:	4313      	orrs	r3, r2
 800d292:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d294:	69bb      	ldr	r3, [r7, #24]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d109      	bne.n	800d2ae <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	6a1b      	ldr	r3, [r3, #32]
 800d29e:	4618      	mov	r0, r3
 800d2a0:	f000 fd50 	bl	800dd44 <RCC_SetFlashLatencyFromMSIRange>
 800d2a4:	4603      	mov	r3, r0
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d001      	beq.n	800d2ae <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	e380      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d2ae:	f000 fc87 	bl	800dbc0 <HAL_RCC_GetSysClockFreq>
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	4b51      	ldr	r3, [pc, #324]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d2b6:	689b      	ldr	r3, [r3, #8]
 800d2b8:	091b      	lsrs	r3, r3, #4
 800d2ba:	f003 030f 	and.w	r3, r3, #15
 800d2be:	4950      	ldr	r1, [pc, #320]	@ (800d400 <HAL_RCC_OscConfig+0x274>)
 800d2c0:	5ccb      	ldrb	r3, [r1, r3]
 800d2c2:	f003 031f 	and.w	r3, r3, #31
 800d2c6:	fa22 f303 	lsr.w	r3, r2, r3
 800d2ca:	4a4e      	ldr	r2, [pc, #312]	@ (800d404 <HAL_RCC_OscConfig+0x278>)
 800d2cc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800d2ce:	4b4e      	ldr	r3, [pc, #312]	@ (800d408 <HAL_RCC_OscConfig+0x27c>)
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f7fc fe18 	bl	8009f08 <HAL_InitTick>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800d2dc:	7bfb      	ldrb	r3, [r7, #15]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d052      	beq.n	800d388 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800d2e2:	7bfb      	ldrb	r3, [r7, #15]
 800d2e4:	e364      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	699b      	ldr	r3, [r3, #24]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d032      	beq.n	800d354 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800d2ee:	4b43      	ldr	r3, [pc, #268]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	4a42      	ldr	r2, [pc, #264]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d2f4:	f043 0301 	orr.w	r3, r3, #1
 800d2f8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800d2fa:	f7fc fe55 	bl	8009fa8 <HAL_GetTick>
 800d2fe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800d300:	e008      	b.n	800d314 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800d302:	f7fc fe51 	bl	8009fa8 <HAL_GetTick>
 800d306:	4602      	mov	r2, r0
 800d308:	693b      	ldr	r3, [r7, #16]
 800d30a:	1ad3      	subs	r3, r2, r3
 800d30c:	2b02      	cmp	r3, #2
 800d30e:	d901      	bls.n	800d314 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800d310:	2303      	movs	r3, #3
 800d312:	e34d      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800d314:	4b39      	ldr	r3, [pc, #228]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f003 0302 	and.w	r3, r3, #2
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d0f0      	beq.n	800d302 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800d320:	4b36      	ldr	r3, [pc, #216]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	4a35      	ldr	r2, [pc, #212]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d326:	f043 0308 	orr.w	r3, r3, #8
 800d32a:	6013      	str	r3, [r2, #0]
 800d32c:	4b33      	ldr	r3, [pc, #204]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	6a1b      	ldr	r3, [r3, #32]
 800d338:	4930      	ldr	r1, [pc, #192]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d33a:	4313      	orrs	r3, r2
 800d33c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800d33e:	4b2f      	ldr	r3, [pc, #188]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d340:	685b      	ldr	r3, [r3, #4]
 800d342:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	69db      	ldr	r3, [r3, #28]
 800d34a:	021b      	lsls	r3, r3, #8
 800d34c:	492b      	ldr	r1, [pc, #172]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d34e:	4313      	orrs	r3, r2
 800d350:	604b      	str	r3, [r1, #4]
 800d352:	e01a      	b.n	800d38a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800d354:	4b29      	ldr	r3, [pc, #164]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d356:	681b      	ldr	r3, [r3, #0]
 800d358:	4a28      	ldr	r2, [pc, #160]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d35a:	f023 0301 	bic.w	r3, r3, #1
 800d35e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800d360:	f7fc fe22 	bl	8009fa8 <HAL_GetTick>
 800d364:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800d366:	e008      	b.n	800d37a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800d368:	f7fc fe1e 	bl	8009fa8 <HAL_GetTick>
 800d36c:	4602      	mov	r2, r0
 800d36e:	693b      	ldr	r3, [r7, #16]
 800d370:	1ad3      	subs	r3, r2, r3
 800d372:	2b02      	cmp	r3, #2
 800d374:	d901      	bls.n	800d37a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800d376:	2303      	movs	r3, #3
 800d378:	e31a      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800d37a:	4b20      	ldr	r3, [pc, #128]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	f003 0302 	and.w	r3, r3, #2
 800d382:	2b00      	cmp	r3, #0
 800d384:	d1f0      	bne.n	800d368 <HAL_RCC_OscConfig+0x1dc>
 800d386:	e000      	b.n	800d38a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800d388:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f003 0301 	and.w	r3, r3, #1
 800d392:	2b00      	cmp	r3, #0
 800d394:	d073      	beq.n	800d47e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800d396:	69bb      	ldr	r3, [r7, #24]
 800d398:	2b08      	cmp	r3, #8
 800d39a:	d005      	beq.n	800d3a8 <HAL_RCC_OscConfig+0x21c>
 800d39c:	69bb      	ldr	r3, [r7, #24]
 800d39e:	2b0c      	cmp	r3, #12
 800d3a0:	d10e      	bne.n	800d3c0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	2b03      	cmp	r3, #3
 800d3a6:	d10b      	bne.n	800d3c0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d3a8:	4b14      	ldr	r3, [pc, #80]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d063      	beq.n	800d47c <HAL_RCC_OscConfig+0x2f0>
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	685b      	ldr	r3, [r3, #4]
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d15f      	bne.n	800d47c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800d3bc:	2301      	movs	r3, #1
 800d3be:	e2f7      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	685b      	ldr	r3, [r3, #4]
 800d3c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3c8:	d106      	bne.n	800d3d8 <HAL_RCC_OscConfig+0x24c>
 800d3ca:	4b0c      	ldr	r3, [pc, #48]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	4a0b      	ldr	r2, [pc, #44]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d3d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d3d4:	6013      	str	r3, [r2, #0]
 800d3d6:	e025      	b.n	800d424 <HAL_RCC_OscConfig+0x298>
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	685b      	ldr	r3, [r3, #4]
 800d3dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d3e0:	d114      	bne.n	800d40c <HAL_RCC_OscConfig+0x280>
 800d3e2:	4b06      	ldr	r3, [pc, #24]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	4a05      	ldr	r2, [pc, #20]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d3e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d3ec:	6013      	str	r3, [r2, #0]
 800d3ee:	4b03      	ldr	r3, [pc, #12]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	4a02      	ldr	r2, [pc, #8]	@ (800d3fc <HAL_RCC_OscConfig+0x270>)
 800d3f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d3f8:	6013      	str	r3, [r2, #0]
 800d3fa:	e013      	b.n	800d424 <HAL_RCC_OscConfig+0x298>
 800d3fc:	40021000 	.word	0x40021000
 800d400:	08012074 	.word	0x08012074
 800d404:	200019c0 	.word	0x200019c0
 800d408:	200019c4 	.word	0x200019c4
 800d40c:	4ba0      	ldr	r3, [pc, #640]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a9f      	ldr	r2, [pc, #636]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d412:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d416:	6013      	str	r3, [r2, #0]
 800d418:	4b9d      	ldr	r3, [pc, #628]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	4a9c      	ldr	r2, [pc, #624]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d41e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	685b      	ldr	r3, [r3, #4]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d013      	beq.n	800d454 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d42c:	f7fc fdbc 	bl	8009fa8 <HAL_GetTick>
 800d430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d432:	e008      	b.n	800d446 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d434:	f7fc fdb8 	bl	8009fa8 <HAL_GetTick>
 800d438:	4602      	mov	r2, r0
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	1ad3      	subs	r3, r2, r3
 800d43e:	2b64      	cmp	r3, #100	@ 0x64
 800d440:	d901      	bls.n	800d446 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800d442:	2303      	movs	r3, #3
 800d444:	e2b4      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d446:	4b92      	ldr	r3, [pc, #584]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d0f0      	beq.n	800d434 <HAL_RCC_OscConfig+0x2a8>
 800d452:	e014      	b.n	800d47e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d454:	f7fc fda8 	bl	8009fa8 <HAL_GetTick>
 800d458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d45a:	e008      	b.n	800d46e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d45c:	f7fc fda4 	bl	8009fa8 <HAL_GetTick>
 800d460:	4602      	mov	r2, r0
 800d462:	693b      	ldr	r3, [r7, #16]
 800d464:	1ad3      	subs	r3, r2, r3
 800d466:	2b64      	cmp	r3, #100	@ 0x64
 800d468:	d901      	bls.n	800d46e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800d46a:	2303      	movs	r3, #3
 800d46c:	e2a0      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d46e:	4b88      	ldr	r3, [pc, #544]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d476:	2b00      	cmp	r3, #0
 800d478:	d1f0      	bne.n	800d45c <HAL_RCC_OscConfig+0x2d0>
 800d47a:	e000      	b.n	800d47e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d47c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	f003 0302 	and.w	r3, r3, #2
 800d486:	2b00      	cmp	r3, #0
 800d488:	d060      	beq.n	800d54c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800d48a:	69bb      	ldr	r3, [r7, #24]
 800d48c:	2b04      	cmp	r3, #4
 800d48e:	d005      	beq.n	800d49c <HAL_RCC_OscConfig+0x310>
 800d490:	69bb      	ldr	r3, [r7, #24]
 800d492:	2b0c      	cmp	r3, #12
 800d494:	d119      	bne.n	800d4ca <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800d496:	697b      	ldr	r3, [r7, #20]
 800d498:	2b02      	cmp	r3, #2
 800d49a:	d116      	bne.n	800d4ca <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d49c:	4b7c      	ldr	r3, [pc, #496]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d005      	beq.n	800d4b4 <HAL_RCC_OscConfig+0x328>
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	68db      	ldr	r3, [r3, #12]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d101      	bne.n	800d4b4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	e27d      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d4b4:	4b76      	ldr	r3, [pc, #472]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	691b      	ldr	r3, [r3, #16]
 800d4c0:	061b      	lsls	r3, r3, #24
 800d4c2:	4973      	ldr	r1, [pc, #460]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d4c8:	e040      	b.n	800d54c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	68db      	ldr	r3, [r3, #12]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d023      	beq.n	800d51a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d4d2:	4b6f      	ldr	r3, [pc, #444]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	4a6e      	ldr	r2, [pc, #440]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d4d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d4dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4de:	f7fc fd63 	bl	8009fa8 <HAL_GetTick>
 800d4e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d4e4:	e008      	b.n	800d4f8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d4e6:	f7fc fd5f 	bl	8009fa8 <HAL_GetTick>
 800d4ea:	4602      	mov	r2, r0
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	1ad3      	subs	r3, r2, r3
 800d4f0:	2b02      	cmp	r3, #2
 800d4f2:	d901      	bls.n	800d4f8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800d4f4:	2303      	movs	r3, #3
 800d4f6:	e25b      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d4f8:	4b65      	ldr	r3, [pc, #404]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d500:	2b00      	cmp	r3, #0
 800d502:	d0f0      	beq.n	800d4e6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d504:	4b62      	ldr	r3, [pc, #392]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d506:	685b      	ldr	r3, [r3, #4]
 800d508:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	691b      	ldr	r3, [r3, #16]
 800d510:	061b      	lsls	r3, r3, #24
 800d512:	495f      	ldr	r1, [pc, #380]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d514:	4313      	orrs	r3, r2
 800d516:	604b      	str	r3, [r1, #4]
 800d518:	e018      	b.n	800d54c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d51a:	4b5d      	ldr	r3, [pc, #372]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	4a5c      	ldr	r2, [pc, #368]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d520:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d524:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d526:	f7fc fd3f 	bl	8009fa8 <HAL_GetTick>
 800d52a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d52c:	e008      	b.n	800d540 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d52e:	f7fc fd3b 	bl	8009fa8 <HAL_GetTick>
 800d532:	4602      	mov	r2, r0
 800d534:	693b      	ldr	r3, [r7, #16]
 800d536:	1ad3      	subs	r3, r2, r3
 800d538:	2b02      	cmp	r3, #2
 800d53a:	d901      	bls.n	800d540 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800d53c:	2303      	movs	r3, #3
 800d53e:	e237      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d540:	4b53      	ldr	r3, [pc, #332]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d1f0      	bne.n	800d52e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	681b      	ldr	r3, [r3, #0]
 800d550:	f003 0308 	and.w	r3, r3, #8
 800d554:	2b00      	cmp	r3, #0
 800d556:	d03c      	beq.n	800d5d2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	695b      	ldr	r3, [r3, #20]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d01c      	beq.n	800d59a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d560:	4b4b      	ldr	r3, [pc, #300]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d562:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d566:	4a4a      	ldr	r2, [pc, #296]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d568:	f043 0301 	orr.w	r3, r3, #1
 800d56c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d570:	f7fc fd1a 	bl	8009fa8 <HAL_GetTick>
 800d574:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d576:	e008      	b.n	800d58a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d578:	f7fc fd16 	bl	8009fa8 <HAL_GetTick>
 800d57c:	4602      	mov	r2, r0
 800d57e:	693b      	ldr	r3, [r7, #16]
 800d580:	1ad3      	subs	r3, r2, r3
 800d582:	2b02      	cmp	r3, #2
 800d584:	d901      	bls.n	800d58a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800d586:	2303      	movs	r3, #3
 800d588:	e212      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d58a:	4b41      	ldr	r3, [pc, #260]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d58c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d590:	f003 0302 	and.w	r3, r3, #2
 800d594:	2b00      	cmp	r3, #0
 800d596:	d0ef      	beq.n	800d578 <HAL_RCC_OscConfig+0x3ec>
 800d598:	e01b      	b.n	800d5d2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d59a:	4b3d      	ldr	r3, [pc, #244]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d59c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d5a0:	4a3b      	ldr	r2, [pc, #236]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d5a2:	f023 0301 	bic.w	r3, r3, #1
 800d5a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d5aa:	f7fc fcfd 	bl	8009fa8 <HAL_GetTick>
 800d5ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d5b0:	e008      	b.n	800d5c4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d5b2:	f7fc fcf9 	bl	8009fa8 <HAL_GetTick>
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	693b      	ldr	r3, [r7, #16]
 800d5ba:	1ad3      	subs	r3, r2, r3
 800d5bc:	2b02      	cmp	r3, #2
 800d5be:	d901      	bls.n	800d5c4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800d5c0:	2303      	movs	r3, #3
 800d5c2:	e1f5      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d5c4:	4b32      	ldr	r3, [pc, #200]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d5c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d5ca:	f003 0302 	and.w	r3, r3, #2
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d1ef      	bne.n	800d5b2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f003 0304 	and.w	r3, r3, #4
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	f000 80a6 	beq.w	800d72c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d5e0:	2300      	movs	r3, #0
 800d5e2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800d5e4:	4b2a      	ldr	r3, [pc, #168]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d5e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d10d      	bne.n	800d60c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d5f0:	4b27      	ldr	r3, [pc, #156]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d5f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d5f4:	4a26      	ldr	r2, [pc, #152]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d5f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d5fa:	6593      	str	r3, [r2, #88]	@ 0x58
 800d5fc:	4b24      	ldr	r3, [pc, #144]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d5fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d604:	60bb      	str	r3, [r7, #8]
 800d606:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d608:	2301      	movs	r3, #1
 800d60a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d60c:	4b21      	ldr	r3, [pc, #132]	@ (800d694 <HAL_RCC_OscConfig+0x508>)
 800d60e:	681b      	ldr	r3, [r3, #0]
 800d610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d614:	2b00      	cmp	r3, #0
 800d616:	d118      	bne.n	800d64a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d618:	4b1e      	ldr	r3, [pc, #120]	@ (800d694 <HAL_RCC_OscConfig+0x508>)
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	4a1d      	ldr	r2, [pc, #116]	@ (800d694 <HAL_RCC_OscConfig+0x508>)
 800d61e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d622:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d624:	f7fc fcc0 	bl	8009fa8 <HAL_GetTick>
 800d628:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d62a:	e008      	b.n	800d63e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d62c:	f7fc fcbc 	bl	8009fa8 <HAL_GetTick>
 800d630:	4602      	mov	r2, r0
 800d632:	693b      	ldr	r3, [r7, #16]
 800d634:	1ad3      	subs	r3, r2, r3
 800d636:	2b02      	cmp	r3, #2
 800d638:	d901      	bls.n	800d63e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800d63a:	2303      	movs	r3, #3
 800d63c:	e1b8      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d63e:	4b15      	ldr	r3, [pc, #84]	@ (800d694 <HAL_RCC_OscConfig+0x508>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d646:	2b00      	cmp	r3, #0
 800d648:	d0f0      	beq.n	800d62c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	689b      	ldr	r3, [r3, #8]
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d108      	bne.n	800d664 <HAL_RCC_OscConfig+0x4d8>
 800d652:	4b0f      	ldr	r3, [pc, #60]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d658:	4a0d      	ldr	r2, [pc, #52]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d65a:	f043 0301 	orr.w	r3, r3, #1
 800d65e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d662:	e029      	b.n	800d6b8 <HAL_RCC_OscConfig+0x52c>
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	689b      	ldr	r3, [r3, #8]
 800d668:	2b05      	cmp	r3, #5
 800d66a:	d115      	bne.n	800d698 <HAL_RCC_OscConfig+0x50c>
 800d66c:	4b08      	ldr	r3, [pc, #32]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d66e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d672:	4a07      	ldr	r2, [pc, #28]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d674:	f043 0304 	orr.w	r3, r3, #4
 800d678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d67c:	4b04      	ldr	r3, [pc, #16]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d67e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d682:	4a03      	ldr	r2, [pc, #12]	@ (800d690 <HAL_RCC_OscConfig+0x504>)
 800d684:	f043 0301 	orr.w	r3, r3, #1
 800d688:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d68c:	e014      	b.n	800d6b8 <HAL_RCC_OscConfig+0x52c>
 800d68e:	bf00      	nop
 800d690:	40021000 	.word	0x40021000
 800d694:	40007000 	.word	0x40007000
 800d698:	4b9d      	ldr	r3, [pc, #628]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d69a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d69e:	4a9c      	ldr	r2, [pc, #624]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d6a0:	f023 0301 	bic.w	r3, r3, #1
 800d6a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d6a8:	4b99      	ldr	r3, [pc, #612]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d6aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6ae:	4a98      	ldr	r2, [pc, #608]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d6b0:	f023 0304 	bic.w	r3, r3, #4
 800d6b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	689b      	ldr	r3, [r3, #8]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d016      	beq.n	800d6ee <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6c0:	f7fc fc72 	bl	8009fa8 <HAL_GetTick>
 800d6c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d6c6:	e00a      	b.n	800d6de <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d6c8:	f7fc fc6e 	bl	8009fa8 <HAL_GetTick>
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	693b      	ldr	r3, [r7, #16]
 800d6d0:	1ad3      	subs	r3, r2, r3
 800d6d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d901      	bls.n	800d6de <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800d6da:	2303      	movs	r3, #3
 800d6dc:	e168      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d6de:	4b8c      	ldr	r3, [pc, #560]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d6e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6e4:	f003 0302 	and.w	r3, r3, #2
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d0ed      	beq.n	800d6c8 <HAL_RCC_OscConfig+0x53c>
 800d6ec:	e015      	b.n	800d71a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6ee:	f7fc fc5b 	bl	8009fa8 <HAL_GetTick>
 800d6f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d6f4:	e00a      	b.n	800d70c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d6f6:	f7fc fc57 	bl	8009fa8 <HAL_GetTick>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	693b      	ldr	r3, [r7, #16]
 800d6fe:	1ad3      	subs	r3, r2, r3
 800d700:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d704:	4293      	cmp	r3, r2
 800d706:	d901      	bls.n	800d70c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800d708:	2303      	movs	r3, #3
 800d70a:	e151      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d70c:	4b80      	ldr	r3, [pc, #512]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d70e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d712:	f003 0302 	and.w	r3, r3, #2
 800d716:	2b00      	cmp	r3, #0
 800d718:	d1ed      	bne.n	800d6f6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d71a:	7ffb      	ldrb	r3, [r7, #31]
 800d71c:	2b01      	cmp	r3, #1
 800d71e:	d105      	bne.n	800d72c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d720:	4b7b      	ldr	r3, [pc, #492]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d724:	4a7a      	ldr	r2, [pc, #488]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d726:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d72a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f003 0320 	and.w	r3, r3, #32
 800d734:	2b00      	cmp	r3, #0
 800d736:	d03c      	beq.n	800d7b2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d01c      	beq.n	800d77a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d740:	4b73      	ldr	r3, [pc, #460]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d742:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d746:	4a72      	ldr	r2, [pc, #456]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d748:	f043 0301 	orr.w	r3, r3, #1
 800d74c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d750:	f7fc fc2a 	bl	8009fa8 <HAL_GetTick>
 800d754:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d756:	e008      	b.n	800d76a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d758:	f7fc fc26 	bl	8009fa8 <HAL_GetTick>
 800d75c:	4602      	mov	r2, r0
 800d75e:	693b      	ldr	r3, [r7, #16]
 800d760:	1ad3      	subs	r3, r2, r3
 800d762:	2b02      	cmp	r3, #2
 800d764:	d901      	bls.n	800d76a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800d766:	2303      	movs	r3, #3
 800d768:	e122      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d76a:	4b69      	ldr	r3, [pc, #420]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d76c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d770:	f003 0302 	and.w	r3, r3, #2
 800d774:	2b00      	cmp	r3, #0
 800d776:	d0ef      	beq.n	800d758 <HAL_RCC_OscConfig+0x5cc>
 800d778:	e01b      	b.n	800d7b2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d77a:	4b65      	ldr	r3, [pc, #404]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d77c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d780:	4a63      	ldr	r2, [pc, #396]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d782:	f023 0301 	bic.w	r3, r3, #1
 800d786:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d78a:	f7fc fc0d 	bl	8009fa8 <HAL_GetTick>
 800d78e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d790:	e008      	b.n	800d7a4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d792:	f7fc fc09 	bl	8009fa8 <HAL_GetTick>
 800d796:	4602      	mov	r2, r0
 800d798:	693b      	ldr	r3, [r7, #16]
 800d79a:	1ad3      	subs	r3, r2, r3
 800d79c:	2b02      	cmp	r3, #2
 800d79e:	d901      	bls.n	800d7a4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800d7a0:	2303      	movs	r3, #3
 800d7a2:	e105      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d7a4:	4b5a      	ldr	r3, [pc, #360]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d7a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d7aa:	f003 0302 	and.w	r3, r3, #2
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d1ef      	bne.n	800d792 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	f000 80f9 	beq.w	800d9ae <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7c0:	2b02      	cmp	r3, #2
 800d7c2:	f040 80cf 	bne.w	800d964 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800d7c6:	4b52      	ldr	r3, [pc, #328]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d7c8:	68db      	ldr	r3, [r3, #12]
 800d7ca:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d7cc:	697b      	ldr	r3, [r7, #20]
 800d7ce:	f003 0203 	and.w	r2, r3, #3
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7d6:	429a      	cmp	r2, r3
 800d7d8:	d12c      	bne.n	800d834 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7e4:	3b01      	subs	r3, #1
 800d7e6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800d7e8:	429a      	cmp	r2, r3
 800d7ea:	d123      	bne.n	800d834 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d7ec:	697b      	ldr	r3, [r7, #20]
 800d7ee:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7f6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d7f8:	429a      	cmp	r2, r3
 800d7fa:	d11b      	bne.n	800d834 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d7fc:	697b      	ldr	r3, [r7, #20]
 800d7fe:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d806:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800d808:	429a      	cmp	r2, r3
 800d80a:	d113      	bne.n	800d834 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d80c:	697b      	ldr	r3, [r7, #20]
 800d80e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d816:	085b      	lsrs	r3, r3, #1
 800d818:	3b01      	subs	r3, #1
 800d81a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d81c:	429a      	cmp	r2, r3
 800d81e:	d109      	bne.n	800d834 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d82a:	085b      	lsrs	r3, r3, #1
 800d82c:	3b01      	subs	r3, #1
 800d82e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d830:	429a      	cmp	r2, r3
 800d832:	d071      	beq.n	800d918 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d834:	69bb      	ldr	r3, [r7, #24]
 800d836:	2b0c      	cmp	r3, #12
 800d838:	d068      	beq.n	800d90c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800d83a:	4b35      	ldr	r3, [pc, #212]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d83c:	681b      	ldr	r3, [r3, #0]
 800d83e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d842:	2b00      	cmp	r3, #0
 800d844:	d105      	bne.n	800d852 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800d846:	4b32      	ldr	r3, [pc, #200]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d84e:	2b00      	cmp	r3, #0
 800d850:	d001      	beq.n	800d856 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800d852:	2301      	movs	r3, #1
 800d854:	e0ac      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800d856:	4b2e      	ldr	r3, [pc, #184]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4a2d      	ldr	r2, [pc, #180]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d85c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d860:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d862:	f7fc fba1 	bl	8009fa8 <HAL_GetTick>
 800d866:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d868:	e008      	b.n	800d87c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d86a:	f7fc fb9d 	bl	8009fa8 <HAL_GetTick>
 800d86e:	4602      	mov	r2, r0
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	1ad3      	subs	r3, r2, r3
 800d874:	2b02      	cmp	r3, #2
 800d876:	d901      	bls.n	800d87c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800d878:	2303      	movs	r3, #3
 800d87a:	e099      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d87c:	4b24      	ldr	r3, [pc, #144]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d884:	2b00      	cmp	r3, #0
 800d886:	d1f0      	bne.n	800d86a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d888:	4b21      	ldr	r3, [pc, #132]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d88a:	68da      	ldr	r2, [r3, #12]
 800d88c:	4b21      	ldr	r3, [pc, #132]	@ (800d914 <HAL_RCC_OscConfig+0x788>)
 800d88e:	4013      	ands	r3, r2
 800d890:	687a      	ldr	r2, [r7, #4]
 800d892:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800d894:	687a      	ldr	r2, [r7, #4]
 800d896:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d898:	3a01      	subs	r2, #1
 800d89a:	0112      	lsls	r2, r2, #4
 800d89c:	4311      	orrs	r1, r2
 800d89e:	687a      	ldr	r2, [r7, #4]
 800d8a0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d8a2:	0212      	lsls	r2, r2, #8
 800d8a4:	4311      	orrs	r1, r2
 800d8a6:	687a      	ldr	r2, [r7, #4]
 800d8a8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800d8aa:	0852      	lsrs	r2, r2, #1
 800d8ac:	3a01      	subs	r2, #1
 800d8ae:	0552      	lsls	r2, r2, #21
 800d8b0:	4311      	orrs	r1, r2
 800d8b2:	687a      	ldr	r2, [r7, #4]
 800d8b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800d8b6:	0852      	lsrs	r2, r2, #1
 800d8b8:	3a01      	subs	r2, #1
 800d8ba:	0652      	lsls	r2, r2, #25
 800d8bc:	4311      	orrs	r1, r2
 800d8be:	687a      	ldr	r2, [r7, #4]
 800d8c0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800d8c2:	06d2      	lsls	r2, r2, #27
 800d8c4:	430a      	orrs	r2, r1
 800d8c6:	4912      	ldr	r1, [pc, #72]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d8c8:	4313      	orrs	r3, r2
 800d8ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800d8cc:	4b10      	ldr	r3, [pc, #64]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	4a0f      	ldr	r2, [pc, #60]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d8d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d8d6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d8d8:	4b0d      	ldr	r3, [pc, #52]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d8da:	68db      	ldr	r3, [r3, #12]
 800d8dc:	4a0c      	ldr	r2, [pc, #48]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d8de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d8e2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800d8e4:	f7fc fb60 	bl	8009fa8 <HAL_GetTick>
 800d8e8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d8ea:	e008      	b.n	800d8fe <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d8ec:	f7fc fb5c 	bl	8009fa8 <HAL_GetTick>
 800d8f0:	4602      	mov	r2, r0
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	1ad3      	subs	r3, r2, r3
 800d8f6:	2b02      	cmp	r3, #2
 800d8f8:	d901      	bls.n	800d8fe <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800d8fa:	2303      	movs	r3, #3
 800d8fc:	e058      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d8fe:	4b04      	ldr	r3, [pc, #16]	@ (800d910 <HAL_RCC_OscConfig+0x784>)
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d906:	2b00      	cmp	r3, #0
 800d908:	d0f0      	beq.n	800d8ec <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d90a:	e050      	b.n	800d9ae <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800d90c:	2301      	movs	r3, #1
 800d90e:	e04f      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
 800d910:	40021000 	.word	0x40021000
 800d914:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d918:	4b27      	ldr	r3, [pc, #156]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d920:	2b00      	cmp	r3, #0
 800d922:	d144      	bne.n	800d9ae <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800d924:	4b24      	ldr	r3, [pc, #144]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4a23      	ldr	r2, [pc, #140]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d92a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d92e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d930:	4b21      	ldr	r3, [pc, #132]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d932:	68db      	ldr	r3, [r3, #12]
 800d934:	4a20      	ldr	r2, [pc, #128]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d936:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d93a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d93c:	f7fc fb34 	bl	8009fa8 <HAL_GetTick>
 800d940:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d942:	e008      	b.n	800d956 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d944:	f7fc fb30 	bl	8009fa8 <HAL_GetTick>
 800d948:	4602      	mov	r2, r0
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	1ad3      	subs	r3, r2, r3
 800d94e:	2b02      	cmp	r3, #2
 800d950:	d901      	bls.n	800d956 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800d952:	2303      	movs	r3, #3
 800d954:	e02c      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d956:	4b18      	ldr	r3, [pc, #96]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d0f0      	beq.n	800d944 <HAL_RCC_OscConfig+0x7b8>
 800d962:	e024      	b.n	800d9ae <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800d964:	69bb      	ldr	r3, [r7, #24]
 800d966:	2b0c      	cmp	r3, #12
 800d968:	d01f      	beq.n	800d9aa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d96a:	4b13      	ldr	r3, [pc, #76]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	4a12      	ldr	r2, [pc, #72]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d970:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d976:	f7fc fb17 	bl	8009fa8 <HAL_GetTick>
 800d97a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d97c:	e008      	b.n	800d990 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d97e:	f7fc fb13 	bl	8009fa8 <HAL_GetTick>
 800d982:	4602      	mov	r2, r0
 800d984:	693b      	ldr	r3, [r7, #16]
 800d986:	1ad3      	subs	r3, r2, r3
 800d988:	2b02      	cmp	r3, #2
 800d98a:	d901      	bls.n	800d990 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800d98c:	2303      	movs	r3, #3
 800d98e:	e00f      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d990:	4b09      	ldr	r3, [pc, #36]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d1f0      	bne.n	800d97e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800d99c:	4b06      	ldr	r3, [pc, #24]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d99e:	68da      	ldr	r2, [r3, #12]
 800d9a0:	4905      	ldr	r1, [pc, #20]	@ (800d9b8 <HAL_RCC_OscConfig+0x82c>)
 800d9a2:	4b06      	ldr	r3, [pc, #24]	@ (800d9bc <HAL_RCC_OscConfig+0x830>)
 800d9a4:	4013      	ands	r3, r2
 800d9a6:	60cb      	str	r3, [r1, #12]
 800d9a8:	e001      	b.n	800d9ae <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800d9aa:	2301      	movs	r3, #1
 800d9ac:	e000      	b.n	800d9b0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800d9ae:	2300      	movs	r3, #0
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	3720      	adds	r7, #32
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	bd80      	pop	{r7, pc}
 800d9b8:	40021000 	.word	0x40021000
 800d9bc:	feeefffc 	.word	0xfeeefffc

0800d9c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b084      	sub	sp, #16
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
 800d9c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d101      	bne.n	800d9d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	e0e7      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800d9d4:	4b75      	ldr	r3, [pc, #468]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	f003 0307 	and.w	r3, r3, #7
 800d9dc:	683a      	ldr	r2, [r7, #0]
 800d9de:	429a      	cmp	r2, r3
 800d9e0:	d910      	bls.n	800da04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d9e2:	4b72      	ldr	r3, [pc, #456]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	f023 0207 	bic.w	r2, r3, #7
 800d9ea:	4970      	ldr	r1, [pc, #448]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	4313      	orrs	r3, r2
 800d9f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800d9f2:	4b6e      	ldr	r3, [pc, #440]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	f003 0307 	and.w	r3, r3, #7
 800d9fa:	683a      	ldr	r2, [r7, #0]
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d001      	beq.n	800da04 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800da00:	2301      	movs	r3, #1
 800da02:	e0cf      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	f003 0302 	and.w	r3, r3, #2
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d010      	beq.n	800da32 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	689a      	ldr	r2, [r3, #8]
 800da14:	4b66      	ldr	r3, [pc, #408]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da16:	689b      	ldr	r3, [r3, #8]
 800da18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800da1c:	429a      	cmp	r2, r3
 800da1e:	d908      	bls.n	800da32 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800da20:	4b63      	ldr	r3, [pc, #396]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da22:	689b      	ldr	r3, [r3, #8]
 800da24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	689b      	ldr	r3, [r3, #8]
 800da2c:	4960      	ldr	r1, [pc, #384]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da2e:	4313      	orrs	r3, r2
 800da30:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	f003 0301 	and.w	r3, r3, #1
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d04c      	beq.n	800dad8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	2b03      	cmp	r3, #3
 800da44:	d107      	bne.n	800da56 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800da46:	4b5a      	ldr	r3, [pc, #360]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d121      	bne.n	800da96 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800da52:	2301      	movs	r3, #1
 800da54:	e0a6      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	685b      	ldr	r3, [r3, #4]
 800da5a:	2b02      	cmp	r3, #2
 800da5c:	d107      	bne.n	800da6e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800da5e:	4b54      	ldr	r3, [pc, #336]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800da66:	2b00      	cmp	r3, #0
 800da68:	d115      	bne.n	800da96 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800da6a:	2301      	movs	r3, #1
 800da6c:	e09a      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	685b      	ldr	r3, [r3, #4]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d107      	bne.n	800da86 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800da76:	4b4e      	ldr	r3, [pc, #312]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	f003 0302 	and.w	r3, r3, #2
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d109      	bne.n	800da96 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800da82:	2301      	movs	r3, #1
 800da84:	e08e      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800da86:	4b4a      	ldr	r3, [pc, #296]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d101      	bne.n	800da96 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800da92:	2301      	movs	r3, #1
 800da94:	e086      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800da96:	4b46      	ldr	r3, [pc, #280]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800da98:	689b      	ldr	r3, [r3, #8]
 800da9a:	f023 0203 	bic.w	r2, r3, #3
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	685b      	ldr	r3, [r3, #4]
 800daa2:	4943      	ldr	r1, [pc, #268]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800daa4:	4313      	orrs	r3, r2
 800daa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800daa8:	f7fc fa7e 	bl	8009fa8 <HAL_GetTick>
 800daac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800daae:	e00a      	b.n	800dac6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800dab0:	f7fc fa7a 	bl	8009fa8 <HAL_GetTick>
 800dab4:	4602      	mov	r2, r0
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	1ad3      	subs	r3, r2, r3
 800daba:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dabe:	4293      	cmp	r3, r2
 800dac0:	d901      	bls.n	800dac6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800dac2:	2303      	movs	r3, #3
 800dac4:	e06e      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dac6:	4b3a      	ldr	r3, [pc, #232]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800dac8:	689b      	ldr	r3, [r3, #8]
 800daca:	f003 020c 	and.w	r2, r3, #12
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	685b      	ldr	r3, [r3, #4]
 800dad2:	009b      	lsls	r3, r3, #2
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d1eb      	bne.n	800dab0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	f003 0302 	and.w	r3, r3, #2
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d010      	beq.n	800db06 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	689a      	ldr	r2, [r3, #8]
 800dae8:	4b31      	ldr	r3, [pc, #196]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800daea:	689b      	ldr	r3, [r3, #8]
 800daec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800daf0:	429a      	cmp	r2, r3
 800daf2:	d208      	bcs.n	800db06 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800daf4:	4b2e      	ldr	r3, [pc, #184]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800daf6:	689b      	ldr	r3, [r3, #8]
 800daf8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	689b      	ldr	r3, [r3, #8]
 800db00:	492b      	ldr	r1, [pc, #172]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800db02:	4313      	orrs	r3, r2
 800db04:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800db06:	4b29      	ldr	r3, [pc, #164]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	f003 0307 	and.w	r3, r3, #7
 800db0e:	683a      	ldr	r2, [r7, #0]
 800db10:	429a      	cmp	r2, r3
 800db12:	d210      	bcs.n	800db36 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800db14:	4b25      	ldr	r3, [pc, #148]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f023 0207 	bic.w	r2, r3, #7
 800db1c:	4923      	ldr	r1, [pc, #140]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	4313      	orrs	r3, r2
 800db22:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800db24:	4b21      	ldr	r3, [pc, #132]	@ (800dbac <HAL_RCC_ClockConfig+0x1ec>)
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	f003 0307 	and.w	r3, r3, #7
 800db2c:	683a      	ldr	r2, [r7, #0]
 800db2e:	429a      	cmp	r2, r3
 800db30:	d001      	beq.n	800db36 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800db32:	2301      	movs	r3, #1
 800db34:	e036      	b.n	800dba4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	f003 0304 	and.w	r3, r3, #4
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d008      	beq.n	800db54 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800db42:	4b1b      	ldr	r3, [pc, #108]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800db44:	689b      	ldr	r3, [r3, #8]
 800db46:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	68db      	ldr	r3, [r3, #12]
 800db4e:	4918      	ldr	r1, [pc, #96]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800db50:	4313      	orrs	r3, r2
 800db52:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	f003 0308 	and.w	r3, r3, #8
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d009      	beq.n	800db74 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800db60:	4b13      	ldr	r3, [pc, #76]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800db62:	689b      	ldr	r3, [r3, #8]
 800db64:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	691b      	ldr	r3, [r3, #16]
 800db6c:	00db      	lsls	r3, r3, #3
 800db6e:	4910      	ldr	r1, [pc, #64]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800db70:	4313      	orrs	r3, r2
 800db72:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800db74:	f000 f824 	bl	800dbc0 <HAL_RCC_GetSysClockFreq>
 800db78:	4602      	mov	r2, r0
 800db7a:	4b0d      	ldr	r3, [pc, #52]	@ (800dbb0 <HAL_RCC_ClockConfig+0x1f0>)
 800db7c:	689b      	ldr	r3, [r3, #8]
 800db7e:	091b      	lsrs	r3, r3, #4
 800db80:	f003 030f 	and.w	r3, r3, #15
 800db84:	490b      	ldr	r1, [pc, #44]	@ (800dbb4 <HAL_RCC_ClockConfig+0x1f4>)
 800db86:	5ccb      	ldrb	r3, [r1, r3]
 800db88:	f003 031f 	and.w	r3, r3, #31
 800db8c:	fa22 f303 	lsr.w	r3, r2, r3
 800db90:	4a09      	ldr	r2, [pc, #36]	@ (800dbb8 <HAL_RCC_ClockConfig+0x1f8>)
 800db92:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800db94:	4b09      	ldr	r3, [pc, #36]	@ (800dbbc <HAL_RCC_ClockConfig+0x1fc>)
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	4618      	mov	r0, r3
 800db9a:	f7fc f9b5 	bl	8009f08 <HAL_InitTick>
 800db9e:	4603      	mov	r3, r0
 800dba0:	72fb      	strb	r3, [r7, #11]

  return status;
 800dba2:	7afb      	ldrb	r3, [r7, #11]
}
 800dba4:	4618      	mov	r0, r3
 800dba6:	3710      	adds	r7, #16
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}
 800dbac:	40022000 	.word	0x40022000
 800dbb0:	40021000 	.word	0x40021000
 800dbb4:	08012074 	.word	0x08012074
 800dbb8:	200019c0 	.word	0x200019c0
 800dbbc:	200019c4 	.word	0x200019c4

0800dbc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dbc0:	b480      	push	{r7}
 800dbc2:	b089      	sub	sp, #36	@ 0x24
 800dbc4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800dbc6:	2300      	movs	r3, #0
 800dbc8:	61fb      	str	r3, [r7, #28]
 800dbca:	2300      	movs	r3, #0
 800dbcc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800dbce:	4b3e      	ldr	r3, [pc, #248]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dbd0:	689b      	ldr	r3, [r3, #8]
 800dbd2:	f003 030c 	and.w	r3, r3, #12
 800dbd6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800dbd8:	4b3b      	ldr	r3, [pc, #236]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	f003 0303 	and.w	r3, r3, #3
 800dbe0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800dbe2:	693b      	ldr	r3, [r7, #16]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d005      	beq.n	800dbf4 <HAL_RCC_GetSysClockFreq+0x34>
 800dbe8:	693b      	ldr	r3, [r7, #16]
 800dbea:	2b0c      	cmp	r3, #12
 800dbec:	d121      	bne.n	800dc32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	2b01      	cmp	r3, #1
 800dbf2:	d11e      	bne.n	800dc32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800dbf4:	4b34      	ldr	r3, [pc, #208]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	f003 0308 	and.w	r3, r3, #8
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d107      	bne.n	800dc10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800dc00:	4b31      	ldr	r3, [pc, #196]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dc02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800dc06:	0a1b      	lsrs	r3, r3, #8
 800dc08:	f003 030f 	and.w	r3, r3, #15
 800dc0c:	61fb      	str	r3, [r7, #28]
 800dc0e:	e005      	b.n	800dc1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800dc10:	4b2d      	ldr	r3, [pc, #180]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	091b      	lsrs	r3, r3, #4
 800dc16:	f003 030f 	and.w	r3, r3, #15
 800dc1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800dc1c:	4a2b      	ldr	r2, [pc, #172]	@ (800dccc <HAL_RCC_GetSysClockFreq+0x10c>)
 800dc1e:	69fb      	ldr	r3, [r7, #28]
 800dc20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dc24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800dc26:	693b      	ldr	r3, [r7, #16]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d10d      	bne.n	800dc48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800dc2c:	69fb      	ldr	r3, [r7, #28]
 800dc2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800dc30:	e00a      	b.n	800dc48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800dc32:	693b      	ldr	r3, [r7, #16]
 800dc34:	2b04      	cmp	r3, #4
 800dc36:	d102      	bne.n	800dc3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800dc38:	4b25      	ldr	r3, [pc, #148]	@ (800dcd0 <HAL_RCC_GetSysClockFreq+0x110>)
 800dc3a:	61bb      	str	r3, [r7, #24]
 800dc3c:	e004      	b.n	800dc48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800dc3e:	693b      	ldr	r3, [r7, #16]
 800dc40:	2b08      	cmp	r3, #8
 800dc42:	d101      	bne.n	800dc48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800dc44:	4b22      	ldr	r3, [pc, #136]	@ (800dcd0 <HAL_RCC_GetSysClockFreq+0x110>)
 800dc46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800dc48:	693b      	ldr	r3, [r7, #16]
 800dc4a:	2b0c      	cmp	r3, #12
 800dc4c:	d134      	bne.n	800dcb8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800dc4e:	4b1e      	ldr	r3, [pc, #120]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dc50:	68db      	ldr	r3, [r3, #12]
 800dc52:	f003 0303 	and.w	r3, r3, #3
 800dc56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	2b02      	cmp	r3, #2
 800dc5c:	d003      	beq.n	800dc66 <HAL_RCC_GetSysClockFreq+0xa6>
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	2b03      	cmp	r3, #3
 800dc62:	d003      	beq.n	800dc6c <HAL_RCC_GetSysClockFreq+0xac>
 800dc64:	e005      	b.n	800dc72 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800dc66:	4b1a      	ldr	r3, [pc, #104]	@ (800dcd0 <HAL_RCC_GetSysClockFreq+0x110>)
 800dc68:	617b      	str	r3, [r7, #20]
      break;
 800dc6a:	e005      	b.n	800dc78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800dc6c:	4b18      	ldr	r3, [pc, #96]	@ (800dcd0 <HAL_RCC_GetSysClockFreq+0x110>)
 800dc6e:	617b      	str	r3, [r7, #20]
      break;
 800dc70:	e002      	b.n	800dc78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800dc72:	69fb      	ldr	r3, [r7, #28]
 800dc74:	617b      	str	r3, [r7, #20]
      break;
 800dc76:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800dc78:	4b13      	ldr	r3, [pc, #76]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dc7a:	68db      	ldr	r3, [r3, #12]
 800dc7c:	091b      	lsrs	r3, r3, #4
 800dc7e:	f003 0307 	and.w	r3, r3, #7
 800dc82:	3301      	adds	r3, #1
 800dc84:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800dc86:	4b10      	ldr	r3, [pc, #64]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dc88:	68db      	ldr	r3, [r3, #12]
 800dc8a:	0a1b      	lsrs	r3, r3, #8
 800dc8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc90:	697a      	ldr	r2, [r7, #20]
 800dc92:	fb03 f202 	mul.w	r2, r3, r2
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc9c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dc9e:	4b0a      	ldr	r3, [pc, #40]	@ (800dcc8 <HAL_RCC_GetSysClockFreq+0x108>)
 800dca0:	68db      	ldr	r3, [r3, #12]
 800dca2:	0e5b      	lsrs	r3, r3, #25
 800dca4:	f003 0303 	and.w	r3, r3, #3
 800dca8:	3301      	adds	r3, #1
 800dcaa:	005b      	lsls	r3, r3, #1
 800dcac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800dcae:	697a      	ldr	r2, [r7, #20]
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcb6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800dcb8:	69bb      	ldr	r3, [r7, #24]
}
 800dcba:	4618      	mov	r0, r3
 800dcbc:	3724      	adds	r7, #36	@ 0x24
 800dcbe:	46bd      	mov	sp, r7
 800dcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc4:	4770      	bx	lr
 800dcc6:	bf00      	nop
 800dcc8:	40021000 	.word	0x40021000
 800dccc:	0801208c 	.word	0x0801208c
 800dcd0:	00f42400 	.word	0x00f42400

0800dcd4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dcd4:	b480      	push	{r7}
 800dcd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800dcd8:	4b03      	ldr	r3, [pc, #12]	@ (800dce8 <HAL_RCC_GetHCLKFreq+0x14>)
 800dcda:	681b      	ldr	r3, [r3, #0]
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	46bd      	mov	sp, r7
 800dce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce4:	4770      	bx	lr
 800dce6:	bf00      	nop
 800dce8:	200019c0 	.word	0x200019c0

0800dcec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800dcf0:	f7ff fff0 	bl	800dcd4 <HAL_RCC_GetHCLKFreq>
 800dcf4:	4602      	mov	r2, r0
 800dcf6:	4b06      	ldr	r3, [pc, #24]	@ (800dd10 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dcf8:	689b      	ldr	r3, [r3, #8]
 800dcfa:	0a1b      	lsrs	r3, r3, #8
 800dcfc:	f003 0307 	and.w	r3, r3, #7
 800dd00:	4904      	ldr	r1, [pc, #16]	@ (800dd14 <HAL_RCC_GetPCLK1Freq+0x28>)
 800dd02:	5ccb      	ldrb	r3, [r1, r3]
 800dd04:	f003 031f 	and.w	r3, r3, #31
 800dd08:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	bd80      	pop	{r7, pc}
 800dd10:	40021000 	.word	0x40021000
 800dd14:	08012084 	.word	0x08012084

0800dd18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dd18:	b580      	push	{r7, lr}
 800dd1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800dd1c:	f7ff ffda 	bl	800dcd4 <HAL_RCC_GetHCLKFreq>
 800dd20:	4602      	mov	r2, r0
 800dd22:	4b06      	ldr	r3, [pc, #24]	@ (800dd3c <HAL_RCC_GetPCLK2Freq+0x24>)
 800dd24:	689b      	ldr	r3, [r3, #8]
 800dd26:	0adb      	lsrs	r3, r3, #11
 800dd28:	f003 0307 	and.w	r3, r3, #7
 800dd2c:	4904      	ldr	r1, [pc, #16]	@ (800dd40 <HAL_RCC_GetPCLK2Freq+0x28>)
 800dd2e:	5ccb      	ldrb	r3, [r1, r3]
 800dd30:	f003 031f 	and.w	r3, r3, #31
 800dd34:	fa22 f303 	lsr.w	r3, r2, r3
}
 800dd38:	4618      	mov	r0, r3
 800dd3a:	bd80      	pop	{r7, pc}
 800dd3c:	40021000 	.word	0x40021000
 800dd40:	08012084 	.word	0x08012084

0800dd44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b086      	sub	sp, #24
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800dd50:	4b2a      	ldr	r3, [pc, #168]	@ (800ddfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800dd52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d003      	beq.n	800dd64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800dd5c:	f7ff f9b2 	bl	800d0c4 <HAL_PWREx_GetVoltageRange>
 800dd60:	6178      	str	r0, [r7, #20]
 800dd62:	e014      	b.n	800dd8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800dd64:	4b25      	ldr	r3, [pc, #148]	@ (800ddfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800dd66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd68:	4a24      	ldr	r2, [pc, #144]	@ (800ddfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800dd6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dd6e:	6593      	str	r3, [r2, #88]	@ 0x58
 800dd70:	4b22      	ldr	r3, [pc, #136]	@ (800ddfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800dd72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dd78:	60fb      	str	r3, [r7, #12]
 800dd7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800dd7c:	f7ff f9a2 	bl	800d0c4 <HAL_PWREx_GetVoltageRange>
 800dd80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800dd82:	4b1e      	ldr	r3, [pc, #120]	@ (800ddfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800dd84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd86:	4a1d      	ldr	r2, [pc, #116]	@ (800ddfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800dd88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dd8c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd94:	d10b      	bne.n	800ddae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800dd96:	687b      	ldr	r3, [r7, #4]
 800dd98:	2b80      	cmp	r3, #128	@ 0x80
 800dd9a:	d919      	bls.n	800ddd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2ba0      	cmp	r3, #160	@ 0xa0
 800dda0:	d902      	bls.n	800dda8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800dda2:	2302      	movs	r3, #2
 800dda4:	613b      	str	r3, [r7, #16]
 800dda6:	e013      	b.n	800ddd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800dda8:	2301      	movs	r3, #1
 800ddaa:	613b      	str	r3, [r7, #16]
 800ddac:	e010      	b.n	800ddd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	2b80      	cmp	r3, #128	@ 0x80
 800ddb2:	d902      	bls.n	800ddba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800ddb4:	2303      	movs	r3, #3
 800ddb6:	613b      	str	r3, [r7, #16]
 800ddb8:	e00a      	b.n	800ddd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	2b80      	cmp	r3, #128	@ 0x80
 800ddbe:	d102      	bne.n	800ddc6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800ddc0:	2302      	movs	r3, #2
 800ddc2:	613b      	str	r3, [r7, #16]
 800ddc4:	e004      	b.n	800ddd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2b70      	cmp	r3, #112	@ 0x70
 800ddca:	d101      	bne.n	800ddd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800ddcc:	2301      	movs	r3, #1
 800ddce:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800ddd0:	4b0b      	ldr	r3, [pc, #44]	@ (800de00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f023 0207 	bic.w	r2, r3, #7
 800ddd8:	4909      	ldr	r1, [pc, #36]	@ (800de00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800ddda:	693b      	ldr	r3, [r7, #16]
 800dddc:	4313      	orrs	r3, r2
 800ddde:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800dde0:	4b07      	ldr	r3, [pc, #28]	@ (800de00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	f003 0307 	and.w	r3, r3, #7
 800dde8:	693a      	ldr	r2, [r7, #16]
 800ddea:	429a      	cmp	r2, r3
 800ddec:	d001      	beq.n	800ddf2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800ddee:	2301      	movs	r3, #1
 800ddf0:	e000      	b.n	800ddf4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800ddf2:	2300      	movs	r3, #0
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3718      	adds	r7, #24
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd80      	pop	{r7, pc}
 800ddfc:	40021000 	.word	0x40021000
 800de00:	40022000 	.word	0x40022000

0800de04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b086      	sub	sp, #24
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800de0c:	2300      	movs	r3, #0
 800de0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800de10:	2300      	movs	r3, #0
 800de12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d041      	beq.n	800dea4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de24:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800de28:	d02a      	beq.n	800de80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800de2a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800de2e:	d824      	bhi.n	800de7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800de30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800de34:	d008      	beq.n	800de48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800de36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800de3a:	d81e      	bhi.n	800de7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d00a      	beq.n	800de56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800de40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800de44:	d010      	beq.n	800de68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800de46:	e018      	b.n	800de7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800de48:	4b86      	ldr	r3, [pc, #536]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800de4a:	68db      	ldr	r3, [r3, #12]
 800de4c:	4a85      	ldr	r2, [pc, #532]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800de4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800de52:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800de54:	e015      	b.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	3304      	adds	r3, #4
 800de5a:	2100      	movs	r1, #0
 800de5c:	4618      	mov	r0, r3
 800de5e:	f000 facd 	bl	800e3fc <RCCEx_PLLSAI1_Config>
 800de62:	4603      	mov	r3, r0
 800de64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800de66:	e00c      	b.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	3320      	adds	r3, #32
 800de6c:	2100      	movs	r1, #0
 800de6e:	4618      	mov	r0, r3
 800de70:	f000 fbb6 	bl	800e5e0 <RCCEx_PLLSAI2_Config>
 800de74:	4603      	mov	r3, r0
 800de76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800de78:	e003      	b.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800de7a:	2301      	movs	r3, #1
 800de7c:	74fb      	strb	r3, [r7, #19]
      break;
 800de7e:	e000      	b.n	800de82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800de80:	bf00      	nop
    }

    if(ret == HAL_OK)
 800de82:	7cfb      	ldrb	r3, [r7, #19]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d10b      	bne.n	800dea0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800de88:	4b76      	ldr	r3, [pc, #472]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800de8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de8e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de96:	4973      	ldr	r1, [pc, #460]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800de98:	4313      	orrs	r3, r2
 800de9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800de9e:	e001      	b.n	800dea4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dea0:	7cfb      	ldrb	r3, [r7, #19]
 800dea2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800deac:	2b00      	cmp	r3, #0
 800deae:	d041      	beq.n	800df34 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800deb4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800deb8:	d02a      	beq.n	800df10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800deba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800debe:	d824      	bhi.n	800df0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800dec0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dec4:	d008      	beq.n	800ded8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800dec6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800deca:	d81e      	bhi.n	800df0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800decc:	2b00      	cmp	r3, #0
 800dece:	d00a      	beq.n	800dee6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800ded0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ded4:	d010      	beq.n	800def8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800ded6:	e018      	b.n	800df0a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ded8:	4b62      	ldr	r3, [pc, #392]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800deda:	68db      	ldr	r3, [r3, #12]
 800dedc:	4a61      	ldr	r2, [pc, #388]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dede:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dee2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800dee4:	e015      	b.n	800df12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	3304      	adds	r3, #4
 800deea:	2100      	movs	r1, #0
 800deec:	4618      	mov	r0, r3
 800deee:	f000 fa85 	bl	800e3fc <RCCEx_PLLSAI1_Config>
 800def2:	4603      	mov	r3, r0
 800def4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800def6:	e00c      	b.n	800df12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	3320      	adds	r3, #32
 800defc:	2100      	movs	r1, #0
 800defe:	4618      	mov	r0, r3
 800df00:	f000 fb6e 	bl	800e5e0 <RCCEx_PLLSAI2_Config>
 800df04:	4603      	mov	r3, r0
 800df06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800df08:	e003      	b.n	800df12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800df0a:	2301      	movs	r3, #1
 800df0c:	74fb      	strb	r3, [r7, #19]
      break;
 800df0e:	e000      	b.n	800df12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800df10:	bf00      	nop
    }

    if(ret == HAL_OK)
 800df12:	7cfb      	ldrb	r3, [r7, #19]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d10b      	bne.n	800df30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800df18:	4b52      	ldr	r3, [pc, #328]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800df1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df1e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df26:	494f      	ldr	r1, [pc, #316]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800df28:	4313      	orrs	r3, r2
 800df2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800df2e:	e001      	b.n	800df34 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800df30:	7cfb      	ldrb	r3, [r7, #19]
 800df32:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	f000 80a0 	beq.w	800e082 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800df42:	2300      	movs	r3, #0
 800df44:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800df46:	4b47      	ldr	r3, [pc, #284]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800df48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d101      	bne.n	800df56 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800df52:	2301      	movs	r3, #1
 800df54:	e000      	b.n	800df58 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800df56:	2300      	movs	r3, #0
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d00d      	beq.n	800df78 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800df5c:	4b41      	ldr	r3, [pc, #260]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800df5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df60:	4a40      	ldr	r2, [pc, #256]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800df62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800df66:	6593      	str	r3, [r2, #88]	@ 0x58
 800df68:	4b3e      	ldr	r3, [pc, #248]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800df6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800df6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800df70:	60bb      	str	r3, [r7, #8]
 800df72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800df74:	2301      	movs	r3, #1
 800df76:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800df78:	4b3b      	ldr	r3, [pc, #236]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	4a3a      	ldr	r2, [pc, #232]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800df7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800df82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800df84:	f7fc f810 	bl	8009fa8 <HAL_GetTick>
 800df88:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800df8a:	e009      	b.n	800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800df8c:	f7fc f80c 	bl	8009fa8 <HAL_GetTick>
 800df90:	4602      	mov	r2, r0
 800df92:	68fb      	ldr	r3, [r7, #12]
 800df94:	1ad3      	subs	r3, r2, r3
 800df96:	2b02      	cmp	r3, #2
 800df98:	d902      	bls.n	800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800df9a:	2303      	movs	r3, #3
 800df9c:	74fb      	strb	r3, [r7, #19]
        break;
 800df9e:	e005      	b.n	800dfac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800dfa0:	4b31      	ldr	r3, [pc, #196]	@ (800e068 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d0ef      	beq.n	800df8c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800dfac:	7cfb      	ldrb	r3, [r7, #19]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d15c      	bne.n	800e06c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800dfb2:	4b2c      	ldr	r3, [pc, #176]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dfb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfb8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800dfbc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800dfbe:	697b      	ldr	r3, [r7, #20]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d01f      	beq.n	800e004 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dfca:	697a      	ldr	r2, [r7, #20]
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d019      	beq.n	800e004 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800dfd0:	4b24      	ldr	r3, [pc, #144]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dfd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dfda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800dfdc:	4b21      	ldr	r3, [pc, #132]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dfde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dfe2:	4a20      	ldr	r2, [pc, #128]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dfe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dfe8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dfec:	4b1d      	ldr	r3, [pc, #116]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dfee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dff2:	4a1c      	ldr	r2, [pc, #112]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dff4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800dffc:	4a19      	ldr	r2, [pc, #100]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800dffe:	697b      	ldr	r3, [r7, #20]
 800e000:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e004:	697b      	ldr	r3, [r7, #20]
 800e006:	f003 0301 	and.w	r3, r3, #1
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d016      	beq.n	800e03c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e00e:	f7fb ffcb 	bl	8009fa8 <HAL_GetTick>
 800e012:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e014:	e00b      	b.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e016:	f7fb ffc7 	bl	8009fa8 <HAL_GetTick>
 800e01a:	4602      	mov	r2, r0
 800e01c:	68fb      	ldr	r3, [r7, #12]
 800e01e:	1ad3      	subs	r3, r2, r3
 800e020:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e024:	4293      	cmp	r3, r2
 800e026:	d902      	bls.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800e028:	2303      	movs	r3, #3
 800e02a:	74fb      	strb	r3, [r7, #19]
            break;
 800e02c:	e006      	b.n	800e03c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e02e:	4b0d      	ldr	r3, [pc, #52]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800e030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e034:	f003 0302 	and.w	r3, r3, #2
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d0ec      	beq.n	800e016 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800e03c:	7cfb      	ldrb	r3, [r7, #19]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d10c      	bne.n	800e05c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e042:	4b08      	ldr	r3, [pc, #32]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800e044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e048:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e052:	4904      	ldr	r1, [pc, #16]	@ (800e064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800e054:	4313      	orrs	r3, r2
 800e056:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e05a:	e009      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e05c:	7cfb      	ldrb	r3, [r7, #19]
 800e05e:	74bb      	strb	r3, [r7, #18]
 800e060:	e006      	b.n	800e070 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800e062:	bf00      	nop
 800e064:	40021000 	.word	0x40021000
 800e068:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e06c:	7cfb      	ldrb	r3, [r7, #19]
 800e06e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e070:	7c7b      	ldrb	r3, [r7, #17]
 800e072:	2b01      	cmp	r3, #1
 800e074:	d105      	bne.n	800e082 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e076:	4ba6      	ldr	r3, [pc, #664]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e07a:	4aa5      	ldr	r2, [pc, #660]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e07c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e080:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	f003 0301 	and.w	r3, r3, #1
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d00a      	beq.n	800e0a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e08e:	4ba0      	ldr	r3, [pc, #640]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e090:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e094:	f023 0203 	bic.w	r2, r3, #3
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e09c:	499c      	ldr	r1, [pc, #624]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e09e:	4313      	orrs	r3, r2
 800e0a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	f003 0302 	and.w	r3, r3, #2
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d00a      	beq.n	800e0c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e0b0:	4b97      	ldr	r3, [pc, #604]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e0b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0b6:	f023 020c 	bic.w	r2, r3, #12
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0be:	4994      	ldr	r1, [pc, #592]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e0c0:	4313      	orrs	r3, r2
 800e0c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	f003 0304 	and.w	r3, r3, #4
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d00a      	beq.n	800e0e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e0d2:	4b8f      	ldr	r3, [pc, #572]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e0d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e0e0:	498b      	ldr	r1, [pc, #556]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e0e2:	4313      	orrs	r3, r2
 800e0e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	f003 0308 	and.w	r3, r3, #8
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d00a      	beq.n	800e10a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e0f4:	4b86      	ldr	r3, [pc, #536]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e0f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e0fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e102:	4983      	ldr	r1, [pc, #524]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e104:	4313      	orrs	r3, r2
 800e106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f003 0310 	and.w	r3, r3, #16
 800e112:	2b00      	cmp	r3, #0
 800e114:	d00a      	beq.n	800e12c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e116:	4b7e      	ldr	r3, [pc, #504]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e11c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e124:	497a      	ldr	r1, [pc, #488]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e126:	4313      	orrs	r3, r2
 800e128:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	681b      	ldr	r3, [r3, #0]
 800e130:	f003 0320 	and.w	r3, r3, #32
 800e134:	2b00      	cmp	r3, #0
 800e136:	d00a      	beq.n	800e14e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e138:	4b75      	ldr	r3, [pc, #468]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e13a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e13e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e146:	4972      	ldr	r1, [pc, #456]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e148:	4313      	orrs	r3, r2
 800e14a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e156:	2b00      	cmp	r3, #0
 800e158:	d00a      	beq.n	800e170 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e15a:	4b6d      	ldr	r3, [pc, #436]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e15c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e160:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e168:	4969      	ldr	r1, [pc, #420]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e16a:	4313      	orrs	r3, r2
 800e16c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d00a      	beq.n	800e192 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800e17c:	4b64      	ldr	r3, [pc, #400]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e17e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e182:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e18a:	4961      	ldr	r1, [pc, #388]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e18c:	4313      	orrs	r3, r2
 800e18e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d00a      	beq.n	800e1b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e19e:	4b5c      	ldr	r3, [pc, #368]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e1a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e1ac:	4958      	ldr	r1, [pc, #352]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e1ae:	4313      	orrs	r3, r2
 800e1b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d00a      	beq.n	800e1d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e1c0:	4b53      	ldr	r3, [pc, #332]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e1c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e1ce:	4950      	ldr	r1, [pc, #320]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e1d0:	4313      	orrs	r3, r2
 800e1d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d00a      	beq.n	800e1f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e1e2:	4b4b      	ldr	r3, [pc, #300]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e1e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e1e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1f0:	4947      	ldr	r1, [pc, #284]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00a      	beq.n	800e21a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e204:	4b42      	ldr	r3, [pc, #264]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e206:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e20a:	f023 0203 	bic.w	r2, r3, #3
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e212:	493f      	ldr	r1, [pc, #252]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e214:	4313      	orrs	r3, r2
 800e216:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e222:	2b00      	cmp	r3, #0
 800e224:	d028      	beq.n	800e278 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e226:	4b3a      	ldr	r3, [pc, #232]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e22c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e234:	4936      	ldr	r1, [pc, #216]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e236:	4313      	orrs	r3, r2
 800e238:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e240:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e244:	d106      	bne.n	800e254 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e246:	4b32      	ldr	r3, [pc, #200]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e248:	68db      	ldr	r3, [r3, #12]
 800e24a:	4a31      	ldr	r2, [pc, #196]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e24c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e250:	60d3      	str	r3, [r2, #12]
 800e252:	e011      	b.n	800e278 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e258:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e25c:	d10c      	bne.n	800e278 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	3304      	adds	r3, #4
 800e262:	2101      	movs	r1, #1
 800e264:	4618      	mov	r0, r3
 800e266:	f000 f8c9 	bl	800e3fc <RCCEx_PLLSAI1_Config>
 800e26a:	4603      	mov	r3, r0
 800e26c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800e26e:	7cfb      	ldrb	r3, [r7, #19]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d001      	beq.n	800e278 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 800e274:	7cfb      	ldrb	r3, [r7, #19]
 800e276:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e280:	2b00      	cmp	r3, #0
 800e282:	d028      	beq.n	800e2d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800e284:	4b22      	ldr	r3, [pc, #136]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e28a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e292:	491f      	ldr	r1, [pc, #124]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e294:	4313      	orrs	r3, r2
 800e296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e29e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e2a2:	d106      	bne.n	800e2b2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e2a4:	4b1a      	ldr	r3, [pc, #104]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e2a6:	68db      	ldr	r3, [r3, #12]
 800e2a8:	4a19      	ldr	r2, [pc, #100]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e2aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2ae:	60d3      	str	r3, [r2, #12]
 800e2b0:	e011      	b.n	800e2d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e2b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e2ba:	d10c      	bne.n	800e2d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	3304      	adds	r3, #4
 800e2c0:	2101      	movs	r1, #1
 800e2c2:	4618      	mov	r0, r3
 800e2c4:	f000 f89a 	bl	800e3fc <RCCEx_PLLSAI1_Config>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800e2cc:	7cfb      	ldrb	r3, [r7, #19]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d001      	beq.n	800e2d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 800e2d2:	7cfb      	ldrb	r3, [r7, #19]
 800e2d4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d02a      	beq.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e2e2:	4b0b      	ldr	r3, [pc, #44]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e2e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e2e8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e2f0:	4907      	ldr	r1, [pc, #28]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e2f2:	4313      	orrs	r3, r2
 800e2f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e2fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e300:	d108      	bne.n	800e314 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e302:	4b03      	ldr	r3, [pc, #12]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e304:	68db      	ldr	r3, [r3, #12]
 800e306:	4a02      	ldr	r2, [pc, #8]	@ (800e310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800e308:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e30c:	60d3      	str	r3, [r2, #12]
 800e30e:	e013      	b.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x534>
 800e310:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e318:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e31c:	d10c      	bne.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	3304      	adds	r3, #4
 800e322:	2101      	movs	r1, #1
 800e324:	4618      	mov	r0, r3
 800e326:	f000 f869 	bl	800e3fc <RCCEx_PLLSAI1_Config>
 800e32a:	4603      	mov	r3, r0
 800e32c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800e32e:	7cfb      	ldrb	r3, [r7, #19]
 800e330:	2b00      	cmp	r3, #0
 800e332:	d001      	beq.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 800e334:	7cfb      	ldrb	r3, [r7, #19]
 800e336:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e340:	2b00      	cmp	r3, #0
 800e342:	d02f      	beq.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800e344:	4b2c      	ldr	r3, [pc, #176]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e34a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e352:	4929      	ldr	r1, [pc, #164]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e354:	4313      	orrs	r3, r2
 800e356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e35e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e362:	d10d      	bne.n	800e380 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	3304      	adds	r3, #4
 800e368:	2102      	movs	r1, #2
 800e36a:	4618      	mov	r0, r3
 800e36c:	f000 f846 	bl	800e3fc <RCCEx_PLLSAI1_Config>
 800e370:	4603      	mov	r3, r0
 800e372:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800e374:	7cfb      	ldrb	r3, [r7, #19]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d014      	beq.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800e37a:	7cfb      	ldrb	r3, [r7, #19]
 800e37c:	74bb      	strb	r3, [r7, #18]
 800e37e:	e011      	b.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e384:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e388:	d10c      	bne.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	3320      	adds	r3, #32
 800e38e:	2102      	movs	r1, #2
 800e390:	4618      	mov	r0, r3
 800e392:	f000 f925 	bl	800e5e0 <RCCEx_PLLSAI2_Config>
 800e396:	4603      	mov	r3, r0
 800e398:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800e39a:	7cfb      	ldrb	r3, [r7, #19]
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d001      	beq.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800e3a0:	7cfb      	ldrb	r3, [r7, #19]
 800e3a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d00b      	beq.n	800e3c8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800e3b0:	4b11      	ldr	r3, [pc, #68]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3b6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e3c0:	490d      	ldr	r1, [pc, #52]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e3c2:	4313      	orrs	r3, r2
 800e3c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800e3c8:	687b      	ldr	r3, [r7, #4]
 800e3ca:	681b      	ldr	r3, [r3, #0]
 800e3cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d00b      	beq.n	800e3ec <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800e3d4:	4b08      	ldr	r3, [pc, #32]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e3d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e3e4:	4904      	ldr	r1, [pc, #16]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800e3e6:	4313      	orrs	r3, r2
 800e3e8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800e3ec:	7cbb      	ldrb	r3, [r7, #18]
}
 800e3ee:	4618      	mov	r0, r3
 800e3f0:	3718      	adds	r7, #24
 800e3f2:	46bd      	mov	sp, r7
 800e3f4:	bd80      	pop	{r7, pc}
 800e3f6:	bf00      	nop
 800e3f8:	40021000 	.word	0x40021000

0800e3fc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b084      	sub	sp, #16
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
 800e404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e406:	2300      	movs	r3, #0
 800e408:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e40a:	4b74      	ldr	r3, [pc, #464]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e40c:	68db      	ldr	r3, [r3, #12]
 800e40e:	f003 0303 	and.w	r3, r3, #3
 800e412:	2b00      	cmp	r3, #0
 800e414:	d018      	beq.n	800e448 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800e416:	4b71      	ldr	r3, [pc, #452]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e418:	68db      	ldr	r3, [r3, #12]
 800e41a:	f003 0203 	and.w	r2, r3, #3
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	429a      	cmp	r2, r3
 800e424:	d10d      	bne.n	800e442 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	681b      	ldr	r3, [r3, #0]
       ||
 800e42a:	2b00      	cmp	r3, #0
 800e42c:	d009      	beq.n	800e442 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800e42e:	4b6b      	ldr	r3, [pc, #428]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e430:	68db      	ldr	r3, [r3, #12]
 800e432:	091b      	lsrs	r3, r3, #4
 800e434:	f003 0307 	and.w	r3, r3, #7
 800e438:	1c5a      	adds	r2, r3, #1
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	685b      	ldr	r3, [r3, #4]
       ||
 800e43e:	429a      	cmp	r2, r3
 800e440:	d047      	beq.n	800e4d2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e442:	2301      	movs	r3, #1
 800e444:	73fb      	strb	r3, [r7, #15]
 800e446:	e044      	b.n	800e4d2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	2b03      	cmp	r3, #3
 800e44e:	d018      	beq.n	800e482 <RCCEx_PLLSAI1_Config+0x86>
 800e450:	2b03      	cmp	r3, #3
 800e452:	d825      	bhi.n	800e4a0 <RCCEx_PLLSAI1_Config+0xa4>
 800e454:	2b01      	cmp	r3, #1
 800e456:	d002      	beq.n	800e45e <RCCEx_PLLSAI1_Config+0x62>
 800e458:	2b02      	cmp	r3, #2
 800e45a:	d009      	beq.n	800e470 <RCCEx_PLLSAI1_Config+0x74>
 800e45c:	e020      	b.n	800e4a0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e45e:	4b5f      	ldr	r3, [pc, #380]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	f003 0302 	and.w	r3, r3, #2
 800e466:	2b00      	cmp	r3, #0
 800e468:	d11d      	bne.n	800e4a6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800e46a:	2301      	movs	r3, #1
 800e46c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e46e:	e01a      	b.n	800e4a6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e470:	4b5a      	ldr	r3, [pc, #360]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d116      	bne.n	800e4aa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800e47c:	2301      	movs	r3, #1
 800e47e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e480:	e013      	b.n	800e4aa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e482:	4b56      	ldr	r3, [pc, #344]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d10f      	bne.n	800e4ae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e48e:	4b53      	ldr	r3, [pc, #332]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e496:	2b00      	cmp	r3, #0
 800e498:	d109      	bne.n	800e4ae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800e49a:	2301      	movs	r3, #1
 800e49c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e49e:	e006      	b.n	800e4ae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e4a0:	2301      	movs	r3, #1
 800e4a2:	73fb      	strb	r3, [r7, #15]
      break;
 800e4a4:	e004      	b.n	800e4b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e4a6:	bf00      	nop
 800e4a8:	e002      	b.n	800e4b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e4aa:	bf00      	nop
 800e4ac:	e000      	b.n	800e4b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e4ae:	bf00      	nop
    }

    if(status == HAL_OK)
 800e4b0:	7bfb      	ldrb	r3, [r7, #15]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d10d      	bne.n	800e4d2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e4b6:	4b49      	ldr	r3, [pc, #292]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e4b8:	68db      	ldr	r3, [r3, #12]
 800e4ba:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	6819      	ldr	r1, [r3, #0]
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	685b      	ldr	r3, [r3, #4]
 800e4c6:	3b01      	subs	r3, #1
 800e4c8:	011b      	lsls	r3, r3, #4
 800e4ca:	430b      	orrs	r3, r1
 800e4cc:	4943      	ldr	r1, [pc, #268]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e4ce:	4313      	orrs	r3, r2
 800e4d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e4d2:	7bfb      	ldrb	r3, [r7, #15]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d17c      	bne.n	800e5d2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800e4d8:	4b40      	ldr	r3, [pc, #256]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	4a3f      	ldr	r2, [pc, #252]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e4de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e4e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e4e4:	f7fb fd60 	bl	8009fa8 <HAL_GetTick>
 800e4e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e4ea:	e009      	b.n	800e500 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e4ec:	f7fb fd5c 	bl	8009fa8 <HAL_GetTick>
 800e4f0:	4602      	mov	r2, r0
 800e4f2:	68bb      	ldr	r3, [r7, #8]
 800e4f4:	1ad3      	subs	r3, r2, r3
 800e4f6:	2b02      	cmp	r3, #2
 800e4f8:	d902      	bls.n	800e500 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e4fa:	2303      	movs	r3, #3
 800e4fc:	73fb      	strb	r3, [r7, #15]
        break;
 800e4fe:	e005      	b.n	800e50c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e500:	4b36      	ldr	r3, [pc, #216]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d1ef      	bne.n	800e4ec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e50c:	7bfb      	ldrb	r3, [r7, #15]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d15f      	bne.n	800e5d2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d110      	bne.n	800e53a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e518:	4b30      	ldr	r3, [pc, #192]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e51a:	691b      	ldr	r3, [r3, #16]
 800e51c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800e520:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e524:	687a      	ldr	r2, [r7, #4]
 800e526:	6892      	ldr	r2, [r2, #8]
 800e528:	0211      	lsls	r1, r2, #8
 800e52a:	687a      	ldr	r2, [r7, #4]
 800e52c:	68d2      	ldr	r2, [r2, #12]
 800e52e:	06d2      	lsls	r2, r2, #27
 800e530:	430a      	orrs	r2, r1
 800e532:	492a      	ldr	r1, [pc, #168]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e534:	4313      	orrs	r3, r2
 800e536:	610b      	str	r3, [r1, #16]
 800e538:	e027      	b.n	800e58a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	2b01      	cmp	r3, #1
 800e53e:	d112      	bne.n	800e566 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e540:	4b26      	ldr	r3, [pc, #152]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e542:	691b      	ldr	r3, [r3, #16]
 800e544:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800e548:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e54c:	687a      	ldr	r2, [r7, #4]
 800e54e:	6892      	ldr	r2, [r2, #8]
 800e550:	0211      	lsls	r1, r2, #8
 800e552:	687a      	ldr	r2, [r7, #4]
 800e554:	6912      	ldr	r2, [r2, #16]
 800e556:	0852      	lsrs	r2, r2, #1
 800e558:	3a01      	subs	r2, #1
 800e55a:	0552      	lsls	r2, r2, #21
 800e55c:	430a      	orrs	r2, r1
 800e55e:	491f      	ldr	r1, [pc, #124]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e560:	4313      	orrs	r3, r2
 800e562:	610b      	str	r3, [r1, #16]
 800e564:	e011      	b.n	800e58a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e566:	4b1d      	ldr	r3, [pc, #116]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e568:	691b      	ldr	r3, [r3, #16]
 800e56a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800e56e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e572:	687a      	ldr	r2, [r7, #4]
 800e574:	6892      	ldr	r2, [r2, #8]
 800e576:	0211      	lsls	r1, r2, #8
 800e578:	687a      	ldr	r2, [r7, #4]
 800e57a:	6952      	ldr	r2, [r2, #20]
 800e57c:	0852      	lsrs	r2, r2, #1
 800e57e:	3a01      	subs	r2, #1
 800e580:	0652      	lsls	r2, r2, #25
 800e582:	430a      	orrs	r2, r1
 800e584:	4915      	ldr	r1, [pc, #84]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e586:	4313      	orrs	r3, r2
 800e588:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800e58a:	4b14      	ldr	r3, [pc, #80]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	4a13      	ldr	r2, [pc, #76]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e590:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800e594:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e596:	f7fb fd07 	bl	8009fa8 <HAL_GetTick>
 800e59a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e59c:	e009      	b.n	800e5b2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e59e:	f7fb fd03 	bl	8009fa8 <HAL_GetTick>
 800e5a2:	4602      	mov	r2, r0
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	1ad3      	subs	r3, r2, r3
 800e5a8:	2b02      	cmp	r3, #2
 800e5aa:	d902      	bls.n	800e5b2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800e5ac:	2303      	movs	r3, #3
 800e5ae:	73fb      	strb	r3, [r7, #15]
          break;
 800e5b0:	e005      	b.n	800e5be <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e5b2:	4b0a      	ldr	r3, [pc, #40]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	d0ef      	beq.n	800e59e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800e5be:	7bfb      	ldrb	r3, [r7, #15]
 800e5c0:	2b00      	cmp	r3, #0
 800e5c2:	d106      	bne.n	800e5d2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800e5c4:	4b05      	ldr	r3, [pc, #20]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e5c6:	691a      	ldr	r2, [r3, #16]
 800e5c8:	687b      	ldr	r3, [r7, #4]
 800e5ca:	699b      	ldr	r3, [r3, #24]
 800e5cc:	4903      	ldr	r1, [pc, #12]	@ (800e5dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800e5ce:	4313      	orrs	r3, r2
 800e5d0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800e5d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	3710      	adds	r7, #16
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}
 800e5dc:	40021000 	.word	0x40021000

0800e5e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b084      	sub	sp, #16
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
 800e5e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e5ea:	2300      	movs	r3, #0
 800e5ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e5ee:	4b69      	ldr	r3, [pc, #420]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e5f0:	68db      	ldr	r3, [r3, #12]
 800e5f2:	f003 0303 	and.w	r3, r3, #3
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d018      	beq.n	800e62c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800e5fa:	4b66      	ldr	r3, [pc, #408]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e5fc:	68db      	ldr	r3, [r3, #12]
 800e5fe:	f003 0203 	and.w	r2, r3, #3
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	429a      	cmp	r2, r3
 800e608:	d10d      	bne.n	800e626 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	681b      	ldr	r3, [r3, #0]
       ||
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d009      	beq.n	800e626 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800e612:	4b60      	ldr	r3, [pc, #384]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e614:	68db      	ldr	r3, [r3, #12]
 800e616:	091b      	lsrs	r3, r3, #4
 800e618:	f003 0307 	and.w	r3, r3, #7
 800e61c:	1c5a      	adds	r2, r3, #1
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	685b      	ldr	r3, [r3, #4]
       ||
 800e622:	429a      	cmp	r2, r3
 800e624:	d047      	beq.n	800e6b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e626:	2301      	movs	r3, #1
 800e628:	73fb      	strb	r3, [r7, #15]
 800e62a:	e044      	b.n	800e6b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	2b03      	cmp	r3, #3
 800e632:	d018      	beq.n	800e666 <RCCEx_PLLSAI2_Config+0x86>
 800e634:	2b03      	cmp	r3, #3
 800e636:	d825      	bhi.n	800e684 <RCCEx_PLLSAI2_Config+0xa4>
 800e638:	2b01      	cmp	r3, #1
 800e63a:	d002      	beq.n	800e642 <RCCEx_PLLSAI2_Config+0x62>
 800e63c:	2b02      	cmp	r3, #2
 800e63e:	d009      	beq.n	800e654 <RCCEx_PLLSAI2_Config+0x74>
 800e640:	e020      	b.n	800e684 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e642:	4b54      	ldr	r3, [pc, #336]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	f003 0302 	and.w	r3, r3, #2
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d11d      	bne.n	800e68a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800e64e:	2301      	movs	r3, #1
 800e650:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e652:	e01a      	b.n	800e68a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e654:	4b4f      	ldr	r3, [pc, #316]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d116      	bne.n	800e68e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800e660:	2301      	movs	r3, #1
 800e662:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e664:	e013      	b.n	800e68e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e666:	4b4b      	ldr	r3, [pc, #300]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d10f      	bne.n	800e692 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e672:	4b48      	ldr	r3, [pc, #288]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e67a:	2b00      	cmp	r3, #0
 800e67c:	d109      	bne.n	800e692 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800e67e:	2301      	movs	r3, #1
 800e680:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e682:	e006      	b.n	800e692 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e684:	2301      	movs	r3, #1
 800e686:	73fb      	strb	r3, [r7, #15]
      break;
 800e688:	e004      	b.n	800e694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e68a:	bf00      	nop
 800e68c:	e002      	b.n	800e694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e68e:	bf00      	nop
 800e690:	e000      	b.n	800e694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e692:	bf00      	nop
    }

    if(status == HAL_OK)
 800e694:	7bfb      	ldrb	r3, [r7, #15]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d10d      	bne.n	800e6b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e69a:	4b3e      	ldr	r3, [pc, #248]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e69c:	68db      	ldr	r3, [r3, #12]
 800e69e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	6819      	ldr	r1, [r3, #0]
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	685b      	ldr	r3, [r3, #4]
 800e6aa:	3b01      	subs	r3, #1
 800e6ac:	011b      	lsls	r3, r3, #4
 800e6ae:	430b      	orrs	r3, r1
 800e6b0:	4938      	ldr	r1, [pc, #224]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e6b2:	4313      	orrs	r3, r2
 800e6b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e6b6:	7bfb      	ldrb	r3, [r7, #15]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d166      	bne.n	800e78a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800e6bc:	4b35      	ldr	r3, [pc, #212]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	4a34      	ldr	r2, [pc, #208]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e6c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e6c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e6c8:	f7fb fc6e 	bl	8009fa8 <HAL_GetTick>
 800e6cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e6ce:	e009      	b.n	800e6e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e6d0:	f7fb fc6a 	bl	8009fa8 <HAL_GetTick>
 800e6d4:	4602      	mov	r2, r0
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	1ad3      	subs	r3, r2, r3
 800e6da:	2b02      	cmp	r3, #2
 800e6dc:	d902      	bls.n	800e6e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e6de:	2303      	movs	r3, #3
 800e6e0:	73fb      	strb	r3, [r7, #15]
        break;
 800e6e2:	e005      	b.n	800e6f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e6e4:	4b2b      	ldr	r3, [pc, #172]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d1ef      	bne.n	800e6d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e6f0:	7bfb      	ldrb	r3, [r7, #15]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d149      	bne.n	800e78a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e6f6:	683b      	ldr	r3, [r7, #0]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d110      	bne.n	800e71e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e6fc:	4b25      	ldr	r3, [pc, #148]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e6fe:	695b      	ldr	r3, [r3, #20]
 800e700:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 800e704:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e708:	687a      	ldr	r2, [r7, #4]
 800e70a:	6892      	ldr	r2, [r2, #8]
 800e70c:	0211      	lsls	r1, r2, #8
 800e70e:	687a      	ldr	r2, [r7, #4]
 800e710:	68d2      	ldr	r2, [r2, #12]
 800e712:	06d2      	lsls	r2, r2, #27
 800e714:	430a      	orrs	r2, r1
 800e716:	491f      	ldr	r1, [pc, #124]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e718:	4313      	orrs	r3, r2
 800e71a:	614b      	str	r3, [r1, #20]
 800e71c:	e011      	b.n	800e742 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e71e:	4b1d      	ldr	r3, [pc, #116]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e720:	695b      	ldr	r3, [r3, #20]
 800e722:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800e726:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800e72a:	687a      	ldr	r2, [r7, #4]
 800e72c:	6892      	ldr	r2, [r2, #8]
 800e72e:	0211      	lsls	r1, r2, #8
 800e730:	687a      	ldr	r2, [r7, #4]
 800e732:	6912      	ldr	r2, [r2, #16]
 800e734:	0852      	lsrs	r2, r2, #1
 800e736:	3a01      	subs	r2, #1
 800e738:	0652      	lsls	r2, r2, #25
 800e73a:	430a      	orrs	r2, r1
 800e73c:	4915      	ldr	r1, [pc, #84]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e73e:	4313      	orrs	r3, r2
 800e740:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800e742:	4b14      	ldr	r3, [pc, #80]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	4a13      	ldr	r2, [pc, #76]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e74c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e74e:	f7fb fc2b 	bl	8009fa8 <HAL_GetTick>
 800e752:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e754:	e009      	b.n	800e76a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e756:	f7fb fc27 	bl	8009fa8 <HAL_GetTick>
 800e75a:	4602      	mov	r2, r0
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	1ad3      	subs	r3, r2, r3
 800e760:	2b02      	cmp	r3, #2
 800e762:	d902      	bls.n	800e76a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 800e764:	2303      	movs	r3, #3
 800e766:	73fb      	strb	r3, [r7, #15]
          break;
 800e768:	e005      	b.n	800e776 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e76a:	4b0a      	ldr	r3, [pc, #40]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e772:	2b00      	cmp	r3, #0
 800e774:	d0ef      	beq.n	800e756 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 800e776:	7bfb      	ldrb	r3, [r7, #15]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d106      	bne.n	800e78a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800e77c:	4b05      	ldr	r3, [pc, #20]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e77e:	695a      	ldr	r2, [r3, #20]
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	695b      	ldr	r3, [r3, #20]
 800e784:	4903      	ldr	r1, [pc, #12]	@ (800e794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800e786:	4313      	orrs	r3, r2
 800e788:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800e78a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	3710      	adds	r7, #16
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}
 800e794:	40021000 	.word	0x40021000

0800e798 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b084      	sub	sp, #16
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d079      	beq.n	800e89e <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800e7b0:	b2db      	uxtb	r3, r3
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d106      	bne.n	800e7c4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800e7be:	6878      	ldr	r0, [r7, #4]
 800e7c0:	f7fa fe7c 	bl	80094bc <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	2202      	movs	r2, #2
 800e7c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	68db      	ldr	r3, [r3, #12]
 800e7d2:	f003 0310 	and.w	r3, r3, #16
 800e7d6:	2b10      	cmp	r3, #16
 800e7d8:	d058      	beq.n	800e88c <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	681b      	ldr	r3, [r3, #0]
 800e7de:	22ca      	movs	r2, #202	@ 0xca
 800e7e0:	625a      	str	r2, [r3, #36]	@ 0x24
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	2253      	movs	r2, #83	@ 0x53
 800e7e8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800e7ea:	6878      	ldr	r0, [r7, #4]
 800e7ec:	f000 f880 	bl	800e8f0 <RTC_EnterInitMode>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800e7f4:	7bfb      	ldrb	r3, [r7, #15]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d127      	bne.n	800e84a <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	681b      	ldr	r3, [r3, #0]
 800e7fe:	689b      	ldr	r3, [r3, #8]
 800e800:	687a      	ldr	r2, [r7, #4]
 800e802:	6812      	ldr	r2, [r2, #0]
 800e804:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800e808:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e80c:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	6899      	ldr	r1, [r3, #8]
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	685a      	ldr	r2, [r3, #4]
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	691b      	ldr	r3, [r3, #16]
 800e81c:	431a      	orrs	r2, r3
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	699b      	ldr	r3, [r3, #24]
 800e822:	431a      	orrs	r2, r3
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	430a      	orrs	r2, r1
 800e82a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	687a      	ldr	r2, [r7, #4]
 800e832:	68d2      	ldr	r2, [r2, #12]
 800e834:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	6919      	ldr	r1, [r3, #16]
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	689b      	ldr	r3, [r3, #8]
 800e840:	041a      	lsls	r2, r3, #16
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	430a      	orrs	r2, r1
 800e848:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800e84a:	6878      	ldr	r0, [r7, #4]
 800e84c:	f000 f884 	bl	800e958 <RTC_ExitInitMode>
 800e850:	4603      	mov	r3, r0
 800e852:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800e854:	7bfb      	ldrb	r3, [r7, #15]
 800e856:	2b00      	cmp	r3, #0
 800e858:	d113      	bne.n	800e882 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	681b      	ldr	r3, [r3, #0]
 800e85e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	f022 0203 	bic.w	r2, r2, #3
 800e868:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	681b      	ldr	r3, [r3, #0]
 800e86e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	69da      	ldr	r2, [r3, #28]
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	695b      	ldr	r3, [r3, #20]
 800e878:	431a      	orrs	r2, r3
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	430a      	orrs	r2, r1
 800e880:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	22ff      	movs	r2, #255	@ 0xff
 800e888:	625a      	str	r2, [r3, #36]	@ 0x24
 800e88a:	e001      	b.n	800e890 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800e88c:	2300      	movs	r3, #0
 800e88e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800e890:	7bfb      	ldrb	r3, [r7, #15]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d103      	bne.n	800e89e <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	2201      	movs	r2, #1
 800e89a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800e89e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	3710      	adds	r7, #16
 800e8a4:	46bd      	mov	sp, r7
 800e8a6:	bd80      	pop	{r7, pc}

0800e8a8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b084      	sub	sp, #16
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	4a0d      	ldr	r2, [pc, #52]	@ (800e8ec <HAL_RTC_WaitForSynchro+0x44>)
 800e8b6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800e8b8:	f7fb fb76 	bl	8009fa8 <HAL_GetTick>
 800e8bc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800e8be:	e009      	b.n	800e8d4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800e8c0:	f7fb fb72 	bl	8009fa8 <HAL_GetTick>
 800e8c4:	4602      	mov	r2, r0
 800e8c6:	68fb      	ldr	r3, [r7, #12]
 800e8c8:	1ad3      	subs	r3, r2, r3
 800e8ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e8ce:	d901      	bls.n	800e8d4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800e8d0:	2303      	movs	r3, #3
 800e8d2:	e007      	b.n	800e8e4 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	68db      	ldr	r3, [r3, #12]
 800e8da:	f003 0320 	and.w	r3, r3, #32
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d0ee      	beq.n	800e8c0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800e8e2:	2300      	movs	r3, #0
}
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	3710      	adds	r7, #16
 800e8e8:	46bd      	mov	sp, r7
 800e8ea:	bd80      	pop	{r7, pc}
 800e8ec:	0003ff5f 	.word	0x0003ff5f

0800e8f0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800e8f0:	b580      	push	{r7, lr}
 800e8f2:	b084      	sub	sp, #16
 800e8f4:	af00      	add	r7, sp, #0
 800e8f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	68db      	ldr	r3, [r3, #12]
 800e902:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e906:	2b00      	cmp	r3, #0
 800e908:	d120      	bne.n	800e94c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	681b      	ldr	r3, [r3, #0]
 800e90e:	f04f 32ff 	mov.w	r2, #4294967295
 800e912:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800e914:	f7fb fb48 	bl	8009fa8 <HAL_GetTick>
 800e918:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800e91a:	e00d      	b.n	800e938 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800e91c:	f7fb fb44 	bl	8009fa8 <HAL_GetTick>
 800e920:	4602      	mov	r2, r0
 800e922:	68bb      	ldr	r3, [r7, #8]
 800e924:	1ad3      	subs	r3, r2, r3
 800e926:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e92a:	d905      	bls.n	800e938 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800e92c:	2303      	movs	r3, #3
 800e92e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	2203      	movs	r2, #3
 800e934:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	68db      	ldr	r3, [r3, #12]
 800e93e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e942:	2b00      	cmp	r3, #0
 800e944:	d102      	bne.n	800e94c <RTC_EnterInitMode+0x5c>
 800e946:	7bfb      	ldrb	r3, [r7, #15]
 800e948:	2b03      	cmp	r3, #3
 800e94a:	d1e7      	bne.n	800e91c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800e94c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e94e:	4618      	mov	r0, r3
 800e950:	3710      	adds	r7, #16
 800e952:	46bd      	mov	sp, r7
 800e954:	bd80      	pop	{r7, pc}
	...

0800e958 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800e958:	b580      	push	{r7, lr}
 800e95a:	b084      	sub	sp, #16
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e960:	2300      	movs	r3, #0
 800e962:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800e964:	4b1a      	ldr	r3, [pc, #104]	@ (800e9d0 <RTC_ExitInitMode+0x78>)
 800e966:	68db      	ldr	r3, [r3, #12]
 800e968:	4a19      	ldr	r2, [pc, #100]	@ (800e9d0 <RTC_ExitInitMode+0x78>)
 800e96a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e96e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800e970:	4b17      	ldr	r3, [pc, #92]	@ (800e9d0 <RTC_ExitInitMode+0x78>)
 800e972:	689b      	ldr	r3, [r3, #8]
 800e974:	f003 0320 	and.w	r3, r3, #32
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d10c      	bne.n	800e996 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e97c:	6878      	ldr	r0, [r7, #4]
 800e97e:	f7ff ff93 	bl	800e8a8 <HAL_RTC_WaitForSynchro>
 800e982:	4603      	mov	r3, r0
 800e984:	2b00      	cmp	r3, #0
 800e986:	d01e      	beq.n	800e9c6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2203      	movs	r2, #3
 800e98c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800e990:	2303      	movs	r3, #3
 800e992:	73fb      	strb	r3, [r7, #15]
 800e994:	e017      	b.n	800e9c6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800e996:	4b0e      	ldr	r3, [pc, #56]	@ (800e9d0 <RTC_ExitInitMode+0x78>)
 800e998:	689b      	ldr	r3, [r3, #8]
 800e99a:	4a0d      	ldr	r2, [pc, #52]	@ (800e9d0 <RTC_ExitInitMode+0x78>)
 800e99c:	f023 0320 	bic.w	r3, r3, #32
 800e9a0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e9a2:	6878      	ldr	r0, [r7, #4]
 800e9a4:	f7ff ff80 	bl	800e8a8 <HAL_RTC_WaitForSynchro>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d005      	beq.n	800e9ba <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2203      	movs	r2, #3
 800e9b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 800e9b6:	2303      	movs	r3, #3
 800e9b8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800e9ba:	4b05      	ldr	r3, [pc, #20]	@ (800e9d0 <RTC_ExitInitMode+0x78>)
 800e9bc:	689b      	ldr	r3, [r3, #8]
 800e9be:	4a04      	ldr	r2, [pc, #16]	@ (800e9d0 <RTC_ExitInitMode+0x78>)
 800e9c0:	f043 0320 	orr.w	r3, r3, #32
 800e9c4:	6093      	str	r3, [r2, #8]
  }

  return status;
 800e9c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3710      	adds	r7, #16
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd80      	pop	{r7, pc}
 800e9d0:	40002800 	.word	0x40002800

0800e9d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e9d4:	b480      	push	{r7}
 800e9d6:	b085      	sub	sp, #20
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e9e2:	b2db      	uxtb	r3, r3
 800e9e4:	2b01      	cmp	r3, #1
 800e9e6:	d001      	beq.n	800e9ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e9e8:	2301      	movs	r3, #1
 800e9ea:	e04f      	b.n	800ea8c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	2202      	movs	r2, #2
 800e9f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	68da      	ldr	r2, [r3, #12]
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	f042 0201 	orr.w	r2, r2, #1
 800ea02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	4a23      	ldr	r2, [pc, #140]	@ (800ea98 <HAL_TIM_Base_Start_IT+0xc4>)
 800ea0a:	4293      	cmp	r3, r2
 800ea0c:	d01d      	beq.n	800ea4a <HAL_TIM_Base_Start_IT+0x76>
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ea16:	d018      	beq.n	800ea4a <HAL_TIM_Base_Start_IT+0x76>
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	4a1f      	ldr	r2, [pc, #124]	@ (800ea9c <HAL_TIM_Base_Start_IT+0xc8>)
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	d013      	beq.n	800ea4a <HAL_TIM_Base_Start_IT+0x76>
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	4a1e      	ldr	r2, [pc, #120]	@ (800eaa0 <HAL_TIM_Base_Start_IT+0xcc>)
 800ea28:	4293      	cmp	r3, r2
 800ea2a:	d00e      	beq.n	800ea4a <HAL_TIM_Base_Start_IT+0x76>
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	4a1c      	ldr	r2, [pc, #112]	@ (800eaa4 <HAL_TIM_Base_Start_IT+0xd0>)
 800ea32:	4293      	cmp	r3, r2
 800ea34:	d009      	beq.n	800ea4a <HAL_TIM_Base_Start_IT+0x76>
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	4a1b      	ldr	r2, [pc, #108]	@ (800eaa8 <HAL_TIM_Base_Start_IT+0xd4>)
 800ea3c:	4293      	cmp	r3, r2
 800ea3e:	d004      	beq.n	800ea4a <HAL_TIM_Base_Start_IT+0x76>
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	4a19      	ldr	r2, [pc, #100]	@ (800eaac <HAL_TIM_Base_Start_IT+0xd8>)
 800ea46:	4293      	cmp	r3, r2
 800ea48:	d115      	bne.n	800ea76 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	689a      	ldr	r2, [r3, #8]
 800ea50:	4b17      	ldr	r3, [pc, #92]	@ (800eab0 <HAL_TIM_Base_Start_IT+0xdc>)
 800ea52:	4013      	ands	r3, r2
 800ea54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	2b06      	cmp	r3, #6
 800ea5a:	d015      	beq.n	800ea88 <HAL_TIM_Base_Start_IT+0xb4>
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ea62:	d011      	beq.n	800ea88 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	681b      	ldr	r3, [r3, #0]
 800ea68:	681a      	ldr	r2, [r3, #0]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	f042 0201 	orr.w	r2, r2, #1
 800ea72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea74:	e008      	b.n	800ea88 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	681a      	ldr	r2, [r3, #0]
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	f042 0201 	orr.w	r2, r2, #1
 800ea84:	601a      	str	r2, [r3, #0]
 800ea86:	e000      	b.n	800ea8a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ea88:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ea8a:	2300      	movs	r3, #0
}
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	3714      	adds	r7, #20
 800ea90:	46bd      	mov	sp, r7
 800ea92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea96:	4770      	bx	lr
 800ea98:	40012c00 	.word	0x40012c00
 800ea9c:	40000400 	.word	0x40000400
 800eaa0:	40000800 	.word	0x40000800
 800eaa4:	40000c00 	.word	0x40000c00
 800eaa8:	40013400 	.word	0x40013400
 800eaac:	40014000 	.word	0x40014000
 800eab0:	00010007 	.word	0x00010007

0800eab4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b082      	sub	sp, #8
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d101      	bne.n	800eac6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800eac2:	2301      	movs	r3, #1
 800eac4:	e049      	b.n	800eb5a <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eacc:	b2db      	uxtb	r3, r3
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d106      	bne.n	800eae0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	2200      	movs	r2, #0
 800ead6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800eada:	6878      	ldr	r0, [r7, #4]
 800eadc:	f000 f841 	bl	800eb62 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	2202      	movs	r2, #2
 800eae4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	681a      	ldr	r2, [r3, #0]
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	3304      	adds	r3, #4
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	4610      	mov	r0, r2
 800eaf4:	f000 fcc8 	bl	800f488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	2201      	movs	r2, #1
 800eafc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	2201      	movs	r2, #1
 800eb04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	2201      	movs	r2, #1
 800eb0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	2201      	movs	r2, #1
 800eb14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2201      	movs	r2, #1
 800eb1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2201      	movs	r2, #1
 800eb24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2201      	movs	r2, #1
 800eb2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	2201      	movs	r2, #1
 800eb34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	2201      	movs	r2, #1
 800eb44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	2201      	movs	r2, #1
 800eb54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eb58:	2300      	movs	r3, #0
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3708      	adds	r7, #8
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	bd80      	pop	{r7, pc}

0800eb62 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800eb62:	b480      	push	{r7}
 800eb64:	b083      	sub	sp, #12
 800eb66:	af00      	add	r7, sp, #0
 800eb68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800eb6a:	bf00      	nop
 800eb6c:	370c      	adds	r7, #12
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb74:	4770      	bx	lr
	...

0800eb78 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b084      	sub	sp, #16
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
 800eb80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800eb82:	683b      	ldr	r3, [r7, #0]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d109      	bne.n	800eb9c <HAL_TIM_OC_Start+0x24>
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800eb8e:	b2db      	uxtb	r3, r3
 800eb90:	2b01      	cmp	r3, #1
 800eb92:	bf14      	ite	ne
 800eb94:	2301      	movne	r3, #1
 800eb96:	2300      	moveq	r3, #0
 800eb98:	b2db      	uxtb	r3, r3
 800eb9a:	e03c      	b.n	800ec16 <HAL_TIM_OC_Start+0x9e>
 800eb9c:	683b      	ldr	r3, [r7, #0]
 800eb9e:	2b04      	cmp	r3, #4
 800eba0:	d109      	bne.n	800ebb6 <HAL_TIM_OC_Start+0x3e>
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800eba8:	b2db      	uxtb	r3, r3
 800ebaa:	2b01      	cmp	r3, #1
 800ebac:	bf14      	ite	ne
 800ebae:	2301      	movne	r3, #1
 800ebb0:	2300      	moveq	r3, #0
 800ebb2:	b2db      	uxtb	r3, r3
 800ebb4:	e02f      	b.n	800ec16 <HAL_TIM_OC_Start+0x9e>
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	2b08      	cmp	r3, #8
 800ebba:	d109      	bne.n	800ebd0 <HAL_TIM_OC_Start+0x58>
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ebc2:	b2db      	uxtb	r3, r3
 800ebc4:	2b01      	cmp	r3, #1
 800ebc6:	bf14      	ite	ne
 800ebc8:	2301      	movne	r3, #1
 800ebca:	2300      	moveq	r3, #0
 800ebcc:	b2db      	uxtb	r3, r3
 800ebce:	e022      	b.n	800ec16 <HAL_TIM_OC_Start+0x9e>
 800ebd0:	683b      	ldr	r3, [r7, #0]
 800ebd2:	2b0c      	cmp	r3, #12
 800ebd4:	d109      	bne.n	800ebea <HAL_TIM_OC_Start+0x72>
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ebdc:	b2db      	uxtb	r3, r3
 800ebde:	2b01      	cmp	r3, #1
 800ebe0:	bf14      	ite	ne
 800ebe2:	2301      	movne	r3, #1
 800ebe4:	2300      	moveq	r3, #0
 800ebe6:	b2db      	uxtb	r3, r3
 800ebe8:	e015      	b.n	800ec16 <HAL_TIM_OC_Start+0x9e>
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	2b10      	cmp	r3, #16
 800ebee:	d109      	bne.n	800ec04 <HAL_TIM_OC_Start+0x8c>
 800ebf0:	687b      	ldr	r3, [r7, #4]
 800ebf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ebf6:	b2db      	uxtb	r3, r3
 800ebf8:	2b01      	cmp	r3, #1
 800ebfa:	bf14      	ite	ne
 800ebfc:	2301      	movne	r3, #1
 800ebfe:	2300      	moveq	r3, #0
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	e008      	b.n	800ec16 <HAL_TIM_OC_Start+0x9e>
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ec0a:	b2db      	uxtb	r3, r3
 800ec0c:	2b01      	cmp	r3, #1
 800ec0e:	bf14      	ite	ne
 800ec10:	2301      	movne	r3, #1
 800ec12:	2300      	moveq	r3, #0
 800ec14:	b2db      	uxtb	r3, r3
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d001      	beq.n	800ec1e <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800ec1a:	2301      	movs	r3, #1
 800ec1c:	e09c      	b.n	800ed58 <HAL_TIM_OC_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800ec1e:	683b      	ldr	r3, [r7, #0]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d104      	bne.n	800ec2e <HAL_TIM_OC_Start+0xb6>
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	2202      	movs	r2, #2
 800ec28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ec2c:	e023      	b.n	800ec76 <HAL_TIM_OC_Start+0xfe>
 800ec2e:	683b      	ldr	r3, [r7, #0]
 800ec30:	2b04      	cmp	r3, #4
 800ec32:	d104      	bne.n	800ec3e <HAL_TIM_OC_Start+0xc6>
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	2202      	movs	r2, #2
 800ec38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ec3c:	e01b      	b.n	800ec76 <HAL_TIM_OC_Start+0xfe>
 800ec3e:	683b      	ldr	r3, [r7, #0]
 800ec40:	2b08      	cmp	r3, #8
 800ec42:	d104      	bne.n	800ec4e <HAL_TIM_OC_Start+0xd6>
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	2202      	movs	r2, #2
 800ec48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ec4c:	e013      	b.n	800ec76 <HAL_TIM_OC_Start+0xfe>
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	2b0c      	cmp	r3, #12
 800ec52:	d104      	bne.n	800ec5e <HAL_TIM_OC_Start+0xe6>
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	2202      	movs	r2, #2
 800ec58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ec5c:	e00b      	b.n	800ec76 <HAL_TIM_OC_Start+0xfe>
 800ec5e:	683b      	ldr	r3, [r7, #0]
 800ec60:	2b10      	cmp	r3, #16
 800ec62:	d104      	bne.n	800ec6e <HAL_TIM_OC_Start+0xf6>
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2202      	movs	r2, #2
 800ec68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ec6c:	e003      	b.n	800ec76 <HAL_TIM_OC_Start+0xfe>
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	2202      	movs	r2, #2
 800ec72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	2201      	movs	r2, #1
 800ec7c:	6839      	ldr	r1, [r7, #0]
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f000 ff7e 	bl	800fb80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	4a35      	ldr	r2, [pc, #212]	@ (800ed60 <HAL_TIM_OC_Start+0x1e8>)
 800ec8a:	4293      	cmp	r3, r2
 800ec8c:	d013      	beq.n	800ecb6 <HAL_TIM_OC_Start+0x13e>
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	4a34      	ldr	r2, [pc, #208]	@ (800ed64 <HAL_TIM_OC_Start+0x1ec>)
 800ec94:	4293      	cmp	r3, r2
 800ec96:	d00e      	beq.n	800ecb6 <HAL_TIM_OC_Start+0x13e>
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	4a32      	ldr	r2, [pc, #200]	@ (800ed68 <HAL_TIM_OC_Start+0x1f0>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d009      	beq.n	800ecb6 <HAL_TIM_OC_Start+0x13e>
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	4a31      	ldr	r2, [pc, #196]	@ (800ed6c <HAL_TIM_OC_Start+0x1f4>)
 800eca8:	4293      	cmp	r3, r2
 800ecaa:	d004      	beq.n	800ecb6 <HAL_TIM_OC_Start+0x13e>
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	4a2f      	ldr	r2, [pc, #188]	@ (800ed70 <HAL_TIM_OC_Start+0x1f8>)
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d101      	bne.n	800ecba <HAL_TIM_OC_Start+0x142>
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	e000      	b.n	800ecbc <HAL_TIM_OC_Start+0x144>
 800ecba:	2300      	movs	r3, #0
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d007      	beq.n	800ecd0 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ecce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	4a22      	ldr	r2, [pc, #136]	@ (800ed60 <HAL_TIM_OC_Start+0x1e8>)
 800ecd6:	4293      	cmp	r3, r2
 800ecd8:	d01d      	beq.n	800ed16 <HAL_TIM_OC_Start+0x19e>
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ece2:	d018      	beq.n	800ed16 <HAL_TIM_OC_Start+0x19e>
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	4a22      	ldr	r2, [pc, #136]	@ (800ed74 <HAL_TIM_OC_Start+0x1fc>)
 800ecea:	4293      	cmp	r3, r2
 800ecec:	d013      	beq.n	800ed16 <HAL_TIM_OC_Start+0x19e>
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	4a21      	ldr	r2, [pc, #132]	@ (800ed78 <HAL_TIM_OC_Start+0x200>)
 800ecf4:	4293      	cmp	r3, r2
 800ecf6:	d00e      	beq.n	800ed16 <HAL_TIM_OC_Start+0x19e>
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	4a1f      	ldr	r2, [pc, #124]	@ (800ed7c <HAL_TIM_OC_Start+0x204>)
 800ecfe:	4293      	cmp	r3, r2
 800ed00:	d009      	beq.n	800ed16 <HAL_TIM_OC_Start+0x19e>
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	681b      	ldr	r3, [r3, #0]
 800ed06:	4a17      	ldr	r2, [pc, #92]	@ (800ed64 <HAL_TIM_OC_Start+0x1ec>)
 800ed08:	4293      	cmp	r3, r2
 800ed0a:	d004      	beq.n	800ed16 <HAL_TIM_OC_Start+0x19e>
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	4a15      	ldr	r2, [pc, #84]	@ (800ed68 <HAL_TIM_OC_Start+0x1f0>)
 800ed12:	4293      	cmp	r3, r2
 800ed14:	d115      	bne.n	800ed42 <HAL_TIM_OC_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	689a      	ldr	r2, [r3, #8]
 800ed1c:	4b18      	ldr	r3, [pc, #96]	@ (800ed80 <HAL_TIM_OC_Start+0x208>)
 800ed1e:	4013      	ands	r3, r2
 800ed20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	2b06      	cmp	r3, #6
 800ed26:	d015      	beq.n	800ed54 <HAL_TIM_OC_Start+0x1dc>
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed2e:	d011      	beq.n	800ed54 <HAL_TIM_OC_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	681a      	ldr	r2, [r3, #0]
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	681b      	ldr	r3, [r3, #0]
 800ed3a:	f042 0201 	orr.w	r2, r2, #1
 800ed3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed40:	e008      	b.n	800ed54 <HAL_TIM_OC_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	681a      	ldr	r2, [r3, #0]
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	681b      	ldr	r3, [r3, #0]
 800ed4c:	f042 0201 	orr.w	r2, r2, #1
 800ed50:	601a      	str	r2, [r3, #0]
 800ed52:	e000      	b.n	800ed56 <HAL_TIM_OC_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed54:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ed56:	2300      	movs	r3, #0
}
 800ed58:	4618      	mov	r0, r3
 800ed5a:	3710      	adds	r7, #16
 800ed5c:	46bd      	mov	sp, r7
 800ed5e:	bd80      	pop	{r7, pc}
 800ed60:	40012c00 	.word	0x40012c00
 800ed64:	40013400 	.word	0x40013400
 800ed68:	40014000 	.word	0x40014000
 800ed6c:	40014400 	.word	0x40014400
 800ed70:	40014800 	.word	0x40014800
 800ed74:	40000400 	.word	0x40000400
 800ed78:	40000800 	.word	0x40000800
 800ed7c:	40000c00 	.word	0x40000c00
 800ed80:	00010007 	.word	0x00010007

0800ed84 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b082      	sub	sp, #8
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	2200      	movs	r2, #0
 800ed94:	6839      	ldr	r1, [r7, #0]
 800ed96:	4618      	mov	r0, r3
 800ed98:	f000 fef2 	bl	800fb80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	4a3e      	ldr	r2, [pc, #248]	@ (800ee9c <HAL_TIM_OC_Stop+0x118>)
 800eda2:	4293      	cmp	r3, r2
 800eda4:	d013      	beq.n	800edce <HAL_TIM_OC_Stop+0x4a>
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	4a3d      	ldr	r2, [pc, #244]	@ (800eea0 <HAL_TIM_OC_Stop+0x11c>)
 800edac:	4293      	cmp	r3, r2
 800edae:	d00e      	beq.n	800edce <HAL_TIM_OC_Stop+0x4a>
 800edb0:	687b      	ldr	r3, [r7, #4]
 800edb2:	681b      	ldr	r3, [r3, #0]
 800edb4:	4a3b      	ldr	r2, [pc, #236]	@ (800eea4 <HAL_TIM_OC_Stop+0x120>)
 800edb6:	4293      	cmp	r3, r2
 800edb8:	d009      	beq.n	800edce <HAL_TIM_OC_Stop+0x4a>
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	4a3a      	ldr	r2, [pc, #232]	@ (800eea8 <HAL_TIM_OC_Stop+0x124>)
 800edc0:	4293      	cmp	r3, r2
 800edc2:	d004      	beq.n	800edce <HAL_TIM_OC_Stop+0x4a>
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	4a38      	ldr	r2, [pc, #224]	@ (800eeac <HAL_TIM_OC_Stop+0x128>)
 800edca:	4293      	cmp	r3, r2
 800edcc:	d101      	bne.n	800edd2 <HAL_TIM_OC_Stop+0x4e>
 800edce:	2301      	movs	r3, #1
 800edd0:	e000      	b.n	800edd4 <HAL_TIM_OC_Stop+0x50>
 800edd2:	2300      	movs	r3, #0
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d017      	beq.n	800ee08 <HAL_TIM_OC_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	6a1a      	ldr	r2, [r3, #32]
 800edde:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ede2:	4013      	ands	r3, r2
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d10f      	bne.n	800ee08 <HAL_TIM_OC_Stop+0x84>
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	6a1a      	ldr	r2, [r3, #32]
 800edee:	f240 4344 	movw	r3, #1092	@ 0x444
 800edf2:	4013      	ands	r3, r2
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d107      	bne.n	800ee08 <HAL_TIM_OC_Stop+0x84>
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	681b      	ldr	r3, [r3, #0]
 800edfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ee06:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	681b      	ldr	r3, [r3, #0]
 800ee0c:	6a1a      	ldr	r2, [r3, #32]
 800ee0e:	f241 1311 	movw	r3, #4369	@ 0x1111
 800ee12:	4013      	ands	r3, r2
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d10f      	bne.n	800ee38 <HAL_TIM_OC_Stop+0xb4>
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	6a1a      	ldr	r2, [r3, #32]
 800ee1e:	f240 4344 	movw	r3, #1092	@ 0x444
 800ee22:	4013      	ands	r3, r2
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d107      	bne.n	800ee38 <HAL_TIM_OC_Stop+0xb4>
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	681b      	ldr	r3, [r3, #0]
 800ee2c:	681a      	ldr	r2, [r3, #0]
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	f022 0201 	bic.w	r2, r2, #1
 800ee36:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d104      	bne.n	800ee48 <HAL_TIM_OC_Stop+0xc4>
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	2201      	movs	r2, #1
 800ee42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee46:	e023      	b.n	800ee90 <HAL_TIM_OC_Stop+0x10c>
 800ee48:	683b      	ldr	r3, [r7, #0]
 800ee4a:	2b04      	cmp	r3, #4
 800ee4c:	d104      	bne.n	800ee58 <HAL_TIM_OC_Stop+0xd4>
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2201      	movs	r2, #1
 800ee52:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee56:	e01b      	b.n	800ee90 <HAL_TIM_OC_Stop+0x10c>
 800ee58:	683b      	ldr	r3, [r7, #0]
 800ee5a:	2b08      	cmp	r3, #8
 800ee5c:	d104      	bne.n	800ee68 <HAL_TIM_OC_Stop+0xe4>
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	2201      	movs	r2, #1
 800ee62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee66:	e013      	b.n	800ee90 <HAL_TIM_OC_Stop+0x10c>
 800ee68:	683b      	ldr	r3, [r7, #0]
 800ee6a:	2b0c      	cmp	r3, #12
 800ee6c:	d104      	bne.n	800ee78 <HAL_TIM_OC_Stop+0xf4>
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	2201      	movs	r2, #1
 800ee72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ee76:	e00b      	b.n	800ee90 <HAL_TIM_OC_Stop+0x10c>
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	2b10      	cmp	r3, #16
 800ee7c:	d104      	bne.n	800ee88 <HAL_TIM_OC_Stop+0x104>
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2201      	movs	r2, #1
 800ee82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ee86:	e003      	b.n	800ee90 <HAL_TIM_OC_Stop+0x10c>
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800ee90:	2300      	movs	r3, #0
}
 800ee92:	4618      	mov	r0, r3
 800ee94:	3708      	adds	r7, #8
 800ee96:	46bd      	mov	sp, r7
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	40012c00 	.word	0x40012c00
 800eea0:	40013400 	.word	0x40013400
 800eea4:	40014000 	.word	0x40014000
 800eea8:	40014400 	.word	0x40014400
 800eeac:	40014800 	.word	0x40014800

0800eeb0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b082      	sub	sp, #8
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d101      	bne.n	800eec2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800eebe:	2301      	movs	r3, #1
 800eec0:	e049      	b.n	800ef56 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eec8:	b2db      	uxtb	r3, r3
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d106      	bne.n	800eedc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	2200      	movs	r2, #0
 800eed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f7fa fcd4 	bl	8009884 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	2202      	movs	r2, #2
 800eee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	681a      	ldr	r2, [r3, #0]
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	3304      	adds	r3, #4
 800eeec:	4619      	mov	r1, r3
 800eeee:	4610      	mov	r0, r2
 800eef0:	f000 faca 	bl	800f488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2201      	movs	r2, #1
 800eef8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	2201      	movs	r2, #1
 800ef00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	2201      	movs	r2, #1
 800ef08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	2201      	movs	r2, #1
 800ef10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	2201      	movs	r2, #1
 800ef18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2201      	movs	r2, #1
 800ef20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2201      	movs	r2, #1
 800ef28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2201      	movs	r2, #1
 800ef30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	2201      	movs	r2, #1
 800ef38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	2201      	movs	r2, #1
 800ef40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2201      	movs	r2, #1
 800ef48:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2201      	movs	r2, #1
 800ef50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ef54:	2300      	movs	r3, #0
}
 800ef56:	4618      	mov	r0, r3
 800ef58:	3708      	adds	r7, #8
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	bd80      	pop	{r7, pc}
	...

0800ef60 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b084      	sub	sp, #16
 800ef64:	af00      	add	r7, sp, #0
 800ef66:	6078      	str	r0, [r7, #4]
 800ef68:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d109      	bne.n	800ef84 <HAL_TIM_PWM_Start+0x24>
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ef76:	b2db      	uxtb	r3, r3
 800ef78:	2b01      	cmp	r3, #1
 800ef7a:	bf14      	ite	ne
 800ef7c:	2301      	movne	r3, #1
 800ef7e:	2300      	moveq	r3, #0
 800ef80:	b2db      	uxtb	r3, r3
 800ef82:	e03c      	b.n	800effe <HAL_TIM_PWM_Start+0x9e>
 800ef84:	683b      	ldr	r3, [r7, #0]
 800ef86:	2b04      	cmp	r3, #4
 800ef88:	d109      	bne.n	800ef9e <HAL_TIM_PWM_Start+0x3e>
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ef90:	b2db      	uxtb	r3, r3
 800ef92:	2b01      	cmp	r3, #1
 800ef94:	bf14      	ite	ne
 800ef96:	2301      	movne	r3, #1
 800ef98:	2300      	moveq	r3, #0
 800ef9a:	b2db      	uxtb	r3, r3
 800ef9c:	e02f      	b.n	800effe <HAL_TIM_PWM_Start+0x9e>
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	2b08      	cmp	r3, #8
 800efa2:	d109      	bne.n	800efb8 <HAL_TIM_PWM_Start+0x58>
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800efaa:	b2db      	uxtb	r3, r3
 800efac:	2b01      	cmp	r3, #1
 800efae:	bf14      	ite	ne
 800efb0:	2301      	movne	r3, #1
 800efb2:	2300      	moveq	r3, #0
 800efb4:	b2db      	uxtb	r3, r3
 800efb6:	e022      	b.n	800effe <HAL_TIM_PWM_Start+0x9e>
 800efb8:	683b      	ldr	r3, [r7, #0]
 800efba:	2b0c      	cmp	r3, #12
 800efbc:	d109      	bne.n	800efd2 <HAL_TIM_PWM_Start+0x72>
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800efc4:	b2db      	uxtb	r3, r3
 800efc6:	2b01      	cmp	r3, #1
 800efc8:	bf14      	ite	ne
 800efca:	2301      	movne	r3, #1
 800efcc:	2300      	moveq	r3, #0
 800efce:	b2db      	uxtb	r3, r3
 800efd0:	e015      	b.n	800effe <HAL_TIM_PWM_Start+0x9e>
 800efd2:	683b      	ldr	r3, [r7, #0]
 800efd4:	2b10      	cmp	r3, #16
 800efd6:	d109      	bne.n	800efec <HAL_TIM_PWM_Start+0x8c>
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800efde:	b2db      	uxtb	r3, r3
 800efe0:	2b01      	cmp	r3, #1
 800efe2:	bf14      	ite	ne
 800efe4:	2301      	movne	r3, #1
 800efe6:	2300      	moveq	r3, #0
 800efe8:	b2db      	uxtb	r3, r3
 800efea:	e008      	b.n	800effe <HAL_TIM_PWM_Start+0x9e>
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800eff2:	b2db      	uxtb	r3, r3
 800eff4:	2b01      	cmp	r3, #1
 800eff6:	bf14      	ite	ne
 800eff8:	2301      	movne	r3, #1
 800effa:	2300      	moveq	r3, #0
 800effc:	b2db      	uxtb	r3, r3
 800effe:	2b00      	cmp	r3, #0
 800f000:	d001      	beq.n	800f006 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800f002:	2301      	movs	r3, #1
 800f004:	e09c      	b.n	800f140 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f006:	683b      	ldr	r3, [r7, #0]
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d104      	bne.n	800f016 <HAL_TIM_PWM_Start+0xb6>
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2202      	movs	r2, #2
 800f010:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f014:	e023      	b.n	800f05e <HAL_TIM_PWM_Start+0xfe>
 800f016:	683b      	ldr	r3, [r7, #0]
 800f018:	2b04      	cmp	r3, #4
 800f01a:	d104      	bne.n	800f026 <HAL_TIM_PWM_Start+0xc6>
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	2202      	movs	r2, #2
 800f020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f024:	e01b      	b.n	800f05e <HAL_TIM_PWM_Start+0xfe>
 800f026:	683b      	ldr	r3, [r7, #0]
 800f028:	2b08      	cmp	r3, #8
 800f02a:	d104      	bne.n	800f036 <HAL_TIM_PWM_Start+0xd6>
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2202      	movs	r2, #2
 800f030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f034:	e013      	b.n	800f05e <HAL_TIM_PWM_Start+0xfe>
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	2b0c      	cmp	r3, #12
 800f03a:	d104      	bne.n	800f046 <HAL_TIM_PWM_Start+0xe6>
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	2202      	movs	r2, #2
 800f040:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f044:	e00b      	b.n	800f05e <HAL_TIM_PWM_Start+0xfe>
 800f046:	683b      	ldr	r3, [r7, #0]
 800f048:	2b10      	cmp	r3, #16
 800f04a:	d104      	bne.n	800f056 <HAL_TIM_PWM_Start+0xf6>
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	2202      	movs	r2, #2
 800f050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f054:	e003      	b.n	800f05e <HAL_TIM_PWM_Start+0xfe>
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	2202      	movs	r2, #2
 800f05a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	2201      	movs	r2, #1
 800f064:	6839      	ldr	r1, [r7, #0]
 800f066:	4618      	mov	r0, r3
 800f068:	f000 fd8a 	bl	800fb80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	4a35      	ldr	r2, [pc, #212]	@ (800f148 <HAL_TIM_PWM_Start+0x1e8>)
 800f072:	4293      	cmp	r3, r2
 800f074:	d013      	beq.n	800f09e <HAL_TIM_PWM_Start+0x13e>
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	4a34      	ldr	r2, [pc, #208]	@ (800f14c <HAL_TIM_PWM_Start+0x1ec>)
 800f07c:	4293      	cmp	r3, r2
 800f07e:	d00e      	beq.n	800f09e <HAL_TIM_PWM_Start+0x13e>
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	4a32      	ldr	r2, [pc, #200]	@ (800f150 <HAL_TIM_PWM_Start+0x1f0>)
 800f086:	4293      	cmp	r3, r2
 800f088:	d009      	beq.n	800f09e <HAL_TIM_PWM_Start+0x13e>
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	4a31      	ldr	r2, [pc, #196]	@ (800f154 <HAL_TIM_PWM_Start+0x1f4>)
 800f090:	4293      	cmp	r3, r2
 800f092:	d004      	beq.n	800f09e <HAL_TIM_PWM_Start+0x13e>
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	4a2f      	ldr	r2, [pc, #188]	@ (800f158 <HAL_TIM_PWM_Start+0x1f8>)
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d101      	bne.n	800f0a2 <HAL_TIM_PWM_Start+0x142>
 800f09e:	2301      	movs	r3, #1
 800f0a0:	e000      	b.n	800f0a4 <HAL_TIM_PWM_Start+0x144>
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d007      	beq.n	800f0b8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f0b6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	4a22      	ldr	r2, [pc, #136]	@ (800f148 <HAL_TIM_PWM_Start+0x1e8>)
 800f0be:	4293      	cmp	r3, r2
 800f0c0:	d01d      	beq.n	800f0fe <HAL_TIM_PWM_Start+0x19e>
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f0ca:	d018      	beq.n	800f0fe <HAL_TIM_PWM_Start+0x19e>
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	4a22      	ldr	r2, [pc, #136]	@ (800f15c <HAL_TIM_PWM_Start+0x1fc>)
 800f0d2:	4293      	cmp	r3, r2
 800f0d4:	d013      	beq.n	800f0fe <HAL_TIM_PWM_Start+0x19e>
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	4a21      	ldr	r2, [pc, #132]	@ (800f160 <HAL_TIM_PWM_Start+0x200>)
 800f0dc:	4293      	cmp	r3, r2
 800f0de:	d00e      	beq.n	800f0fe <HAL_TIM_PWM_Start+0x19e>
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	4a1f      	ldr	r2, [pc, #124]	@ (800f164 <HAL_TIM_PWM_Start+0x204>)
 800f0e6:	4293      	cmp	r3, r2
 800f0e8:	d009      	beq.n	800f0fe <HAL_TIM_PWM_Start+0x19e>
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	4a17      	ldr	r2, [pc, #92]	@ (800f14c <HAL_TIM_PWM_Start+0x1ec>)
 800f0f0:	4293      	cmp	r3, r2
 800f0f2:	d004      	beq.n	800f0fe <HAL_TIM_PWM_Start+0x19e>
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	4a15      	ldr	r2, [pc, #84]	@ (800f150 <HAL_TIM_PWM_Start+0x1f0>)
 800f0fa:	4293      	cmp	r3, r2
 800f0fc:	d115      	bne.n	800f12a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	689a      	ldr	r2, [r3, #8]
 800f104:	4b18      	ldr	r3, [pc, #96]	@ (800f168 <HAL_TIM_PWM_Start+0x208>)
 800f106:	4013      	ands	r3, r2
 800f108:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	2b06      	cmp	r3, #6
 800f10e:	d015      	beq.n	800f13c <HAL_TIM_PWM_Start+0x1dc>
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f116:	d011      	beq.n	800f13c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	681a      	ldr	r2, [r3, #0]
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	f042 0201 	orr.w	r2, r2, #1
 800f126:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f128:	e008      	b.n	800f13c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	681a      	ldr	r2, [r3, #0]
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f042 0201 	orr.w	r2, r2, #1
 800f138:	601a      	str	r2, [r3, #0]
 800f13a:	e000      	b.n	800f13e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f13c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f13e:	2300      	movs	r3, #0
}
 800f140:	4618      	mov	r0, r3
 800f142:	3710      	adds	r7, #16
 800f144:	46bd      	mov	sp, r7
 800f146:	bd80      	pop	{r7, pc}
 800f148:	40012c00 	.word	0x40012c00
 800f14c:	40013400 	.word	0x40013400
 800f150:	40014000 	.word	0x40014000
 800f154:	40014400 	.word	0x40014400
 800f158:	40014800 	.word	0x40014800
 800f15c:	40000400 	.word	0x40000400
 800f160:	40000800 	.word	0x40000800
 800f164:	40000c00 	.word	0x40000c00
 800f168:	00010007 	.word	0x00010007

0800f16c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800f16c:	b580      	push	{r7, lr}
 800f16e:	b086      	sub	sp, #24
 800f170:	af00      	add	r7, sp, #0
 800f172:	60f8      	str	r0, [r7, #12]
 800f174:	60b9      	str	r1, [r7, #8]
 800f176:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f178:	2300      	movs	r3, #0
 800f17a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f182:	2b01      	cmp	r3, #1
 800f184:	d101      	bne.n	800f18a <HAL_TIM_OC_ConfigChannel+0x1e>
 800f186:	2302      	movs	r3, #2
 800f188:	e066      	b.n	800f258 <HAL_TIM_OC_ConfigChannel+0xec>
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	2201      	movs	r2, #1
 800f18e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	2b14      	cmp	r3, #20
 800f196:	d857      	bhi.n	800f248 <HAL_TIM_OC_ConfigChannel+0xdc>
 800f198:	a201      	add	r2, pc, #4	@ (adr r2, 800f1a0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800f19a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f19e:	bf00      	nop
 800f1a0:	0800f1f5 	.word	0x0800f1f5
 800f1a4:	0800f249 	.word	0x0800f249
 800f1a8:	0800f249 	.word	0x0800f249
 800f1ac:	0800f249 	.word	0x0800f249
 800f1b0:	0800f203 	.word	0x0800f203
 800f1b4:	0800f249 	.word	0x0800f249
 800f1b8:	0800f249 	.word	0x0800f249
 800f1bc:	0800f249 	.word	0x0800f249
 800f1c0:	0800f211 	.word	0x0800f211
 800f1c4:	0800f249 	.word	0x0800f249
 800f1c8:	0800f249 	.word	0x0800f249
 800f1cc:	0800f249 	.word	0x0800f249
 800f1d0:	0800f21f 	.word	0x0800f21f
 800f1d4:	0800f249 	.word	0x0800f249
 800f1d8:	0800f249 	.word	0x0800f249
 800f1dc:	0800f249 	.word	0x0800f249
 800f1e0:	0800f22d 	.word	0x0800f22d
 800f1e4:	0800f249 	.word	0x0800f249
 800f1e8:	0800f249 	.word	0x0800f249
 800f1ec:	0800f249 	.word	0x0800f249
 800f1f0:	0800f23b 	.word	0x0800f23b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f1f4:	68fb      	ldr	r3, [r7, #12]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	68b9      	ldr	r1, [r7, #8]
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f000 f9ea 	bl	800f5d4 <TIM_OC1_SetConfig>
      break;
 800f200:	e025      	b.n	800f24e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f202:	68fb      	ldr	r3, [r7, #12]
 800f204:	681b      	ldr	r3, [r3, #0]
 800f206:	68b9      	ldr	r1, [r7, #8]
 800f208:	4618      	mov	r0, r3
 800f20a:	f000 fa73 	bl	800f6f4 <TIM_OC2_SetConfig>
      break;
 800f20e:	e01e      	b.n	800f24e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	68b9      	ldr	r1, [r7, #8]
 800f216:	4618      	mov	r0, r3
 800f218:	f000 faf6 	bl	800f808 <TIM_OC3_SetConfig>
      break;
 800f21c:	e017      	b.n	800f24e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	68b9      	ldr	r1, [r7, #8]
 800f224:	4618      	mov	r0, r3
 800f226:	f000 fb77 	bl	800f918 <TIM_OC4_SetConfig>
      break;
 800f22a:	e010      	b.n	800f24e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f22c:	68fb      	ldr	r3, [r7, #12]
 800f22e:	681b      	ldr	r3, [r3, #0]
 800f230:	68b9      	ldr	r1, [r7, #8]
 800f232:	4618      	mov	r0, r3
 800f234:	f000 fbda 	bl	800f9ec <TIM_OC5_SetConfig>
      break;
 800f238:	e009      	b.n	800f24e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	68b9      	ldr	r1, [r7, #8]
 800f240:	4618      	mov	r0, r3
 800f242:	f000 fc37 	bl	800fab4 <TIM_OC6_SetConfig>
      break;
 800f246:	e002      	b.n	800f24e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800f248:	2301      	movs	r3, #1
 800f24a:	75fb      	strb	r3, [r7, #23]
      break;
 800f24c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	2200      	movs	r2, #0
 800f252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f256:	7dfb      	ldrb	r3, [r7, #23]
}
 800f258:	4618      	mov	r0, r3
 800f25a:	3718      	adds	r7, #24
 800f25c:	46bd      	mov	sp, r7
 800f25e:	bd80      	pop	{r7, pc}

0800f260 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b086      	sub	sp, #24
 800f264:	af00      	add	r7, sp, #0
 800f266:	60f8      	str	r0, [r7, #12]
 800f268:	60b9      	str	r1, [r7, #8]
 800f26a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f26c:	2300      	movs	r3, #0
 800f26e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f276:	2b01      	cmp	r3, #1
 800f278:	d101      	bne.n	800f27e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f27a:	2302      	movs	r3, #2
 800f27c:	e0ff      	b.n	800f47e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	2201      	movs	r2, #1
 800f282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	2b14      	cmp	r3, #20
 800f28a:	f200 80f0 	bhi.w	800f46e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f28e:	a201      	add	r2, pc, #4	@ (adr r2, 800f294 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f294:	0800f2e9 	.word	0x0800f2e9
 800f298:	0800f46f 	.word	0x0800f46f
 800f29c:	0800f46f 	.word	0x0800f46f
 800f2a0:	0800f46f 	.word	0x0800f46f
 800f2a4:	0800f329 	.word	0x0800f329
 800f2a8:	0800f46f 	.word	0x0800f46f
 800f2ac:	0800f46f 	.word	0x0800f46f
 800f2b0:	0800f46f 	.word	0x0800f46f
 800f2b4:	0800f36b 	.word	0x0800f36b
 800f2b8:	0800f46f 	.word	0x0800f46f
 800f2bc:	0800f46f 	.word	0x0800f46f
 800f2c0:	0800f46f 	.word	0x0800f46f
 800f2c4:	0800f3ab 	.word	0x0800f3ab
 800f2c8:	0800f46f 	.word	0x0800f46f
 800f2cc:	0800f46f 	.word	0x0800f46f
 800f2d0:	0800f46f 	.word	0x0800f46f
 800f2d4:	0800f3ed 	.word	0x0800f3ed
 800f2d8:	0800f46f 	.word	0x0800f46f
 800f2dc:	0800f46f 	.word	0x0800f46f
 800f2e0:	0800f46f 	.word	0x0800f46f
 800f2e4:	0800f42d 	.word	0x0800f42d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f2e8:	68fb      	ldr	r3, [r7, #12]
 800f2ea:	681b      	ldr	r3, [r3, #0]
 800f2ec:	68b9      	ldr	r1, [r7, #8]
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	f000 f970 	bl	800f5d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	699a      	ldr	r2, [r3, #24]
 800f2fa:	68fb      	ldr	r3, [r7, #12]
 800f2fc:	681b      	ldr	r3, [r3, #0]
 800f2fe:	f042 0208 	orr.w	r2, r2, #8
 800f302:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	681b      	ldr	r3, [r3, #0]
 800f308:	699a      	ldr	r2, [r3, #24]
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	f022 0204 	bic.w	r2, r2, #4
 800f312:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	6999      	ldr	r1, [r3, #24]
 800f31a:	68bb      	ldr	r3, [r7, #8]
 800f31c:	691a      	ldr	r2, [r3, #16]
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	430a      	orrs	r2, r1
 800f324:	619a      	str	r2, [r3, #24]
      break;
 800f326:	e0a5      	b.n	800f474 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f328:	68fb      	ldr	r3, [r7, #12]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	68b9      	ldr	r1, [r7, #8]
 800f32e:	4618      	mov	r0, r3
 800f330:	f000 f9e0 	bl	800f6f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	681b      	ldr	r3, [r3, #0]
 800f338:	699a      	ldr	r2, [r3, #24]
 800f33a:	68fb      	ldr	r3, [r7, #12]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f342:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	699a      	ldr	r2, [r3, #24]
 800f34a:	68fb      	ldr	r3, [r7, #12]
 800f34c:	681b      	ldr	r3, [r3, #0]
 800f34e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f352:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	6999      	ldr	r1, [r3, #24]
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	691b      	ldr	r3, [r3, #16]
 800f35e:	021a      	lsls	r2, r3, #8
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	430a      	orrs	r2, r1
 800f366:	619a      	str	r2, [r3, #24]
      break;
 800f368:	e084      	b.n	800f474 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f36a:	68fb      	ldr	r3, [r7, #12]
 800f36c:	681b      	ldr	r3, [r3, #0]
 800f36e:	68b9      	ldr	r1, [r7, #8]
 800f370:	4618      	mov	r0, r3
 800f372:	f000 fa49 	bl	800f808 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	681b      	ldr	r3, [r3, #0]
 800f37a:	69da      	ldr	r2, [r3, #28]
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	f042 0208 	orr.w	r2, r2, #8
 800f384:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	69da      	ldr	r2, [r3, #28]
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	f022 0204 	bic.w	r2, r2, #4
 800f394:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	69d9      	ldr	r1, [r3, #28]
 800f39c:	68bb      	ldr	r3, [r7, #8]
 800f39e:	691a      	ldr	r2, [r3, #16]
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	430a      	orrs	r2, r1
 800f3a6:	61da      	str	r2, [r3, #28]
      break;
 800f3a8:	e064      	b.n	800f474 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	68b9      	ldr	r1, [r7, #8]
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f000 fab1 	bl	800f918 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	69da      	ldr	r2, [r3, #28]
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	681b      	ldr	r3, [r3, #0]
 800f3c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f3c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f3c6:	68fb      	ldr	r3, [r7, #12]
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	69da      	ldr	r2, [r3, #28]
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f3d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	69d9      	ldr	r1, [r3, #28]
 800f3dc:	68bb      	ldr	r3, [r7, #8]
 800f3de:	691b      	ldr	r3, [r3, #16]
 800f3e0:	021a      	lsls	r2, r3, #8
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	430a      	orrs	r2, r1
 800f3e8:	61da      	str	r2, [r3, #28]
      break;
 800f3ea:	e043      	b.n	800f474 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	68b9      	ldr	r1, [r7, #8]
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	f000 fafa 	bl	800f9ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	f042 0208 	orr.w	r2, r2, #8
 800f406:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	f022 0204 	bic.w	r2, r2, #4
 800f416:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f418:	68fb      	ldr	r3, [r7, #12]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	691a      	ldr	r2, [r3, #16]
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	430a      	orrs	r2, r1
 800f428:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f42a:	e023      	b.n	800f474 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	68b9      	ldr	r1, [r7, #8]
 800f432:	4618      	mov	r0, r3
 800f434:	f000 fb3e 	bl	800fab4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f43e:	68fb      	ldr	r3, [r7, #12]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f446:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f448:	68fb      	ldr	r3, [r7, #12]
 800f44a:	681b      	ldr	r3, [r3, #0]
 800f44c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f44e:	68fb      	ldr	r3, [r7, #12]
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f456:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f45e:	68bb      	ldr	r3, [r7, #8]
 800f460:	691b      	ldr	r3, [r3, #16]
 800f462:	021a      	lsls	r2, r3, #8
 800f464:	68fb      	ldr	r3, [r7, #12]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	430a      	orrs	r2, r1
 800f46a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f46c:	e002      	b.n	800f474 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f46e:	2301      	movs	r3, #1
 800f470:	75fb      	strb	r3, [r7, #23]
      break;
 800f472:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f474:	68fb      	ldr	r3, [r7, #12]
 800f476:	2200      	movs	r2, #0
 800f478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f47c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f47e:	4618      	mov	r0, r3
 800f480:	3718      	adds	r7, #24
 800f482:	46bd      	mov	sp, r7
 800f484:	bd80      	pop	{r7, pc}
 800f486:	bf00      	nop

0800f488 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f488:	b480      	push	{r7}
 800f48a:	b085      	sub	sp, #20
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
 800f490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	4a46      	ldr	r2, [pc, #280]	@ (800f5b4 <TIM_Base_SetConfig+0x12c>)
 800f49c:	4293      	cmp	r3, r2
 800f49e:	d013      	beq.n	800f4c8 <TIM_Base_SetConfig+0x40>
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4a6:	d00f      	beq.n	800f4c8 <TIM_Base_SetConfig+0x40>
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	4a43      	ldr	r2, [pc, #268]	@ (800f5b8 <TIM_Base_SetConfig+0x130>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d00b      	beq.n	800f4c8 <TIM_Base_SetConfig+0x40>
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	4a42      	ldr	r2, [pc, #264]	@ (800f5bc <TIM_Base_SetConfig+0x134>)
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	d007      	beq.n	800f4c8 <TIM_Base_SetConfig+0x40>
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	4a41      	ldr	r2, [pc, #260]	@ (800f5c0 <TIM_Base_SetConfig+0x138>)
 800f4bc:	4293      	cmp	r3, r2
 800f4be:	d003      	beq.n	800f4c8 <TIM_Base_SetConfig+0x40>
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	4a40      	ldr	r2, [pc, #256]	@ (800f5c4 <TIM_Base_SetConfig+0x13c>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d108      	bne.n	800f4da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f4d0:	683b      	ldr	r3, [r7, #0]
 800f4d2:	685b      	ldr	r3, [r3, #4]
 800f4d4:	68fa      	ldr	r2, [r7, #12]
 800f4d6:	4313      	orrs	r3, r2
 800f4d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	4a35      	ldr	r2, [pc, #212]	@ (800f5b4 <TIM_Base_SetConfig+0x12c>)
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d01f      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4e8:	d01b      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	4a32      	ldr	r2, [pc, #200]	@ (800f5b8 <TIM_Base_SetConfig+0x130>)
 800f4ee:	4293      	cmp	r3, r2
 800f4f0:	d017      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f4f2:	687b      	ldr	r3, [r7, #4]
 800f4f4:	4a31      	ldr	r2, [pc, #196]	@ (800f5bc <TIM_Base_SetConfig+0x134>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d013      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	4a30      	ldr	r2, [pc, #192]	@ (800f5c0 <TIM_Base_SetConfig+0x138>)
 800f4fe:	4293      	cmp	r3, r2
 800f500:	d00f      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	4a2f      	ldr	r2, [pc, #188]	@ (800f5c4 <TIM_Base_SetConfig+0x13c>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d00b      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	4a2e      	ldr	r2, [pc, #184]	@ (800f5c8 <TIM_Base_SetConfig+0x140>)
 800f50e:	4293      	cmp	r3, r2
 800f510:	d007      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	4a2d      	ldr	r2, [pc, #180]	@ (800f5cc <TIM_Base_SetConfig+0x144>)
 800f516:	4293      	cmp	r3, r2
 800f518:	d003      	beq.n	800f522 <TIM_Base_SetConfig+0x9a>
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	4a2c      	ldr	r2, [pc, #176]	@ (800f5d0 <TIM_Base_SetConfig+0x148>)
 800f51e:	4293      	cmp	r3, r2
 800f520:	d108      	bne.n	800f534 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f52a:	683b      	ldr	r3, [r7, #0]
 800f52c:	68db      	ldr	r3, [r3, #12]
 800f52e:	68fa      	ldr	r2, [r7, #12]
 800f530:	4313      	orrs	r3, r2
 800f532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f534:	68fb      	ldr	r3, [r7, #12]
 800f536:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f53a:	683b      	ldr	r3, [r7, #0]
 800f53c:	695b      	ldr	r3, [r3, #20]
 800f53e:	4313      	orrs	r3, r2
 800f540:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	68fa      	ldr	r2, [r7, #12]
 800f546:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f548:	683b      	ldr	r3, [r7, #0]
 800f54a:	689a      	ldr	r2, [r3, #8]
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	681a      	ldr	r2, [r3, #0]
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	4a16      	ldr	r2, [pc, #88]	@ (800f5b4 <TIM_Base_SetConfig+0x12c>)
 800f55c:	4293      	cmp	r3, r2
 800f55e:	d00f      	beq.n	800f580 <TIM_Base_SetConfig+0xf8>
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	4a18      	ldr	r2, [pc, #96]	@ (800f5c4 <TIM_Base_SetConfig+0x13c>)
 800f564:	4293      	cmp	r3, r2
 800f566:	d00b      	beq.n	800f580 <TIM_Base_SetConfig+0xf8>
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	4a17      	ldr	r2, [pc, #92]	@ (800f5c8 <TIM_Base_SetConfig+0x140>)
 800f56c:	4293      	cmp	r3, r2
 800f56e:	d007      	beq.n	800f580 <TIM_Base_SetConfig+0xf8>
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	4a16      	ldr	r2, [pc, #88]	@ (800f5cc <TIM_Base_SetConfig+0x144>)
 800f574:	4293      	cmp	r3, r2
 800f576:	d003      	beq.n	800f580 <TIM_Base_SetConfig+0xf8>
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	4a15      	ldr	r2, [pc, #84]	@ (800f5d0 <TIM_Base_SetConfig+0x148>)
 800f57c:	4293      	cmp	r3, r2
 800f57e:	d103      	bne.n	800f588 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	691a      	ldr	r2, [r3, #16]
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2201      	movs	r2, #1
 800f58c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	691b      	ldr	r3, [r3, #16]
 800f592:	f003 0301 	and.w	r3, r3, #1
 800f596:	2b01      	cmp	r3, #1
 800f598:	d105      	bne.n	800f5a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	691b      	ldr	r3, [r3, #16]
 800f59e:	f023 0201 	bic.w	r2, r3, #1
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	611a      	str	r2, [r3, #16]
  }
}
 800f5a6:	bf00      	nop
 800f5a8:	3714      	adds	r7, #20
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b0:	4770      	bx	lr
 800f5b2:	bf00      	nop
 800f5b4:	40012c00 	.word	0x40012c00
 800f5b8:	40000400 	.word	0x40000400
 800f5bc:	40000800 	.word	0x40000800
 800f5c0:	40000c00 	.word	0x40000c00
 800f5c4:	40013400 	.word	0x40013400
 800f5c8:	40014000 	.word	0x40014000
 800f5cc:	40014400 	.word	0x40014400
 800f5d0:	40014800 	.word	0x40014800

0800f5d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f5d4:	b480      	push	{r7}
 800f5d6:	b087      	sub	sp, #28
 800f5d8:	af00      	add	r7, sp, #0
 800f5da:	6078      	str	r0, [r7, #4]
 800f5dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	6a1b      	ldr	r3, [r3, #32]
 800f5e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	6a1b      	ldr	r3, [r3, #32]
 800f5e8:	f023 0201 	bic.w	r2, r3, #1
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	685b      	ldr	r3, [r3, #4]
 800f5f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	699b      	ldr	r3, [r3, #24]
 800f5fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f602:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	f023 0303 	bic.w	r3, r3, #3
 800f60e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f610:	683b      	ldr	r3, [r7, #0]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	68fa      	ldr	r2, [r7, #12]
 800f616:	4313      	orrs	r3, r2
 800f618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f61a:	697b      	ldr	r3, [r7, #20]
 800f61c:	f023 0302 	bic.w	r3, r3, #2
 800f620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f622:	683b      	ldr	r3, [r7, #0]
 800f624:	689b      	ldr	r3, [r3, #8]
 800f626:	697a      	ldr	r2, [r7, #20]
 800f628:	4313      	orrs	r3, r2
 800f62a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f62c:	687b      	ldr	r3, [r7, #4]
 800f62e:	4a2c      	ldr	r2, [pc, #176]	@ (800f6e0 <TIM_OC1_SetConfig+0x10c>)
 800f630:	4293      	cmp	r3, r2
 800f632:	d00f      	beq.n	800f654 <TIM_OC1_SetConfig+0x80>
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	4a2b      	ldr	r2, [pc, #172]	@ (800f6e4 <TIM_OC1_SetConfig+0x110>)
 800f638:	4293      	cmp	r3, r2
 800f63a:	d00b      	beq.n	800f654 <TIM_OC1_SetConfig+0x80>
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	4a2a      	ldr	r2, [pc, #168]	@ (800f6e8 <TIM_OC1_SetConfig+0x114>)
 800f640:	4293      	cmp	r3, r2
 800f642:	d007      	beq.n	800f654 <TIM_OC1_SetConfig+0x80>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	4a29      	ldr	r2, [pc, #164]	@ (800f6ec <TIM_OC1_SetConfig+0x118>)
 800f648:	4293      	cmp	r3, r2
 800f64a:	d003      	beq.n	800f654 <TIM_OC1_SetConfig+0x80>
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	4a28      	ldr	r2, [pc, #160]	@ (800f6f0 <TIM_OC1_SetConfig+0x11c>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d10c      	bne.n	800f66e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	f023 0308 	bic.w	r3, r3, #8
 800f65a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	68db      	ldr	r3, [r3, #12]
 800f660:	697a      	ldr	r2, [r7, #20]
 800f662:	4313      	orrs	r3, r2
 800f664:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f666:	697b      	ldr	r3, [r7, #20]
 800f668:	f023 0304 	bic.w	r3, r3, #4
 800f66c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	4a1b      	ldr	r2, [pc, #108]	@ (800f6e0 <TIM_OC1_SetConfig+0x10c>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d00f      	beq.n	800f696 <TIM_OC1_SetConfig+0xc2>
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	4a1a      	ldr	r2, [pc, #104]	@ (800f6e4 <TIM_OC1_SetConfig+0x110>)
 800f67a:	4293      	cmp	r3, r2
 800f67c:	d00b      	beq.n	800f696 <TIM_OC1_SetConfig+0xc2>
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	4a19      	ldr	r2, [pc, #100]	@ (800f6e8 <TIM_OC1_SetConfig+0x114>)
 800f682:	4293      	cmp	r3, r2
 800f684:	d007      	beq.n	800f696 <TIM_OC1_SetConfig+0xc2>
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	4a18      	ldr	r2, [pc, #96]	@ (800f6ec <TIM_OC1_SetConfig+0x118>)
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d003      	beq.n	800f696 <TIM_OC1_SetConfig+0xc2>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	4a17      	ldr	r2, [pc, #92]	@ (800f6f0 <TIM_OC1_SetConfig+0x11c>)
 800f692:	4293      	cmp	r3, r2
 800f694:	d111      	bne.n	800f6ba <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f696:	693b      	ldr	r3, [r7, #16]
 800f698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f69c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f69e:	693b      	ldr	r3, [r7, #16]
 800f6a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f6a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	695b      	ldr	r3, [r3, #20]
 800f6aa:	693a      	ldr	r2, [r7, #16]
 800f6ac:	4313      	orrs	r3, r2
 800f6ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	699b      	ldr	r3, [r3, #24]
 800f6b4:	693a      	ldr	r2, [r7, #16]
 800f6b6:	4313      	orrs	r3, r2
 800f6b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	693a      	ldr	r2, [r7, #16]
 800f6be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	68fa      	ldr	r2, [r7, #12]
 800f6c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f6c6:	683b      	ldr	r3, [r7, #0]
 800f6c8:	685a      	ldr	r2, [r3, #4]
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	697a      	ldr	r2, [r7, #20]
 800f6d2:	621a      	str	r2, [r3, #32]
}
 800f6d4:	bf00      	nop
 800f6d6:	371c      	adds	r7, #28
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6de:	4770      	bx	lr
 800f6e0:	40012c00 	.word	0x40012c00
 800f6e4:	40013400 	.word	0x40013400
 800f6e8:	40014000 	.word	0x40014000
 800f6ec:	40014400 	.word	0x40014400
 800f6f0:	40014800 	.word	0x40014800

0800f6f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f6f4:	b480      	push	{r7}
 800f6f6:	b087      	sub	sp, #28
 800f6f8:	af00      	add	r7, sp, #0
 800f6fa:	6078      	str	r0, [r7, #4]
 800f6fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	6a1b      	ldr	r3, [r3, #32]
 800f702:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	6a1b      	ldr	r3, [r3, #32]
 800f708:	f023 0210 	bic.w	r2, r3, #16
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	685b      	ldr	r3, [r3, #4]
 800f714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	699b      	ldr	r3, [r3, #24]
 800f71a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f71c:	68fb      	ldr	r3, [r7, #12]
 800f71e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f72e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	021b      	lsls	r3, r3, #8
 800f736:	68fa      	ldr	r2, [r7, #12]
 800f738:	4313      	orrs	r3, r2
 800f73a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	f023 0320 	bic.w	r3, r3, #32
 800f742:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f744:	683b      	ldr	r3, [r7, #0]
 800f746:	689b      	ldr	r3, [r3, #8]
 800f748:	011b      	lsls	r3, r3, #4
 800f74a:	697a      	ldr	r2, [r7, #20]
 800f74c:	4313      	orrs	r3, r2
 800f74e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	4a28      	ldr	r2, [pc, #160]	@ (800f7f4 <TIM_OC2_SetConfig+0x100>)
 800f754:	4293      	cmp	r3, r2
 800f756:	d003      	beq.n	800f760 <TIM_OC2_SetConfig+0x6c>
 800f758:	687b      	ldr	r3, [r7, #4]
 800f75a:	4a27      	ldr	r2, [pc, #156]	@ (800f7f8 <TIM_OC2_SetConfig+0x104>)
 800f75c:	4293      	cmp	r3, r2
 800f75e:	d10d      	bne.n	800f77c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f760:	697b      	ldr	r3, [r7, #20]
 800f762:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f768:	683b      	ldr	r3, [r7, #0]
 800f76a:	68db      	ldr	r3, [r3, #12]
 800f76c:	011b      	lsls	r3, r3, #4
 800f76e:	697a      	ldr	r2, [r7, #20]
 800f770:	4313      	orrs	r3, r2
 800f772:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f774:	697b      	ldr	r3, [r7, #20]
 800f776:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f77a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	4a1d      	ldr	r2, [pc, #116]	@ (800f7f4 <TIM_OC2_SetConfig+0x100>)
 800f780:	4293      	cmp	r3, r2
 800f782:	d00f      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xb0>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	4a1c      	ldr	r2, [pc, #112]	@ (800f7f8 <TIM_OC2_SetConfig+0x104>)
 800f788:	4293      	cmp	r3, r2
 800f78a:	d00b      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xb0>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	4a1b      	ldr	r2, [pc, #108]	@ (800f7fc <TIM_OC2_SetConfig+0x108>)
 800f790:	4293      	cmp	r3, r2
 800f792:	d007      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xb0>
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	4a1a      	ldr	r2, [pc, #104]	@ (800f800 <TIM_OC2_SetConfig+0x10c>)
 800f798:	4293      	cmp	r3, r2
 800f79a:	d003      	beq.n	800f7a4 <TIM_OC2_SetConfig+0xb0>
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	4a19      	ldr	r2, [pc, #100]	@ (800f804 <TIM_OC2_SetConfig+0x110>)
 800f7a0:	4293      	cmp	r3, r2
 800f7a2:	d113      	bne.n	800f7cc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f7a4:	693b      	ldr	r3, [r7, #16]
 800f7a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f7aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f7ac:	693b      	ldr	r3, [r7, #16]
 800f7ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f7b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	695b      	ldr	r3, [r3, #20]
 800f7b8:	009b      	lsls	r3, r3, #2
 800f7ba:	693a      	ldr	r2, [r7, #16]
 800f7bc:	4313      	orrs	r3, r2
 800f7be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f7c0:	683b      	ldr	r3, [r7, #0]
 800f7c2:	699b      	ldr	r3, [r3, #24]
 800f7c4:	009b      	lsls	r3, r3, #2
 800f7c6:	693a      	ldr	r2, [r7, #16]
 800f7c8:	4313      	orrs	r3, r2
 800f7ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	693a      	ldr	r2, [r7, #16]
 800f7d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	68fa      	ldr	r2, [r7, #12]
 800f7d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f7d8:	683b      	ldr	r3, [r7, #0]
 800f7da:	685a      	ldr	r2, [r3, #4]
 800f7dc:	687b      	ldr	r3, [r7, #4]
 800f7de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	697a      	ldr	r2, [r7, #20]
 800f7e4:	621a      	str	r2, [r3, #32]
}
 800f7e6:	bf00      	nop
 800f7e8:	371c      	adds	r7, #28
 800f7ea:	46bd      	mov	sp, r7
 800f7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f0:	4770      	bx	lr
 800f7f2:	bf00      	nop
 800f7f4:	40012c00 	.word	0x40012c00
 800f7f8:	40013400 	.word	0x40013400
 800f7fc:	40014000 	.word	0x40014000
 800f800:	40014400 	.word	0x40014400
 800f804:	40014800 	.word	0x40014800

0800f808 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f808:	b480      	push	{r7}
 800f80a:	b087      	sub	sp, #28
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
 800f810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	6a1b      	ldr	r3, [r3, #32]
 800f816:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	6a1b      	ldr	r3, [r3, #32]
 800f81c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	685b      	ldr	r3, [r3, #4]
 800f828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	69db      	ldr	r3, [r3, #28]
 800f82e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f83a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f023 0303 	bic.w	r3, r3, #3
 800f842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f844:	683b      	ldr	r3, [r7, #0]
 800f846:	681b      	ldr	r3, [r3, #0]
 800f848:	68fa      	ldr	r2, [r7, #12]
 800f84a:	4313      	orrs	r3, r2
 800f84c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f856:	683b      	ldr	r3, [r7, #0]
 800f858:	689b      	ldr	r3, [r3, #8]
 800f85a:	021b      	lsls	r3, r3, #8
 800f85c:	697a      	ldr	r2, [r7, #20]
 800f85e:	4313      	orrs	r3, r2
 800f860:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	4a27      	ldr	r2, [pc, #156]	@ (800f904 <TIM_OC3_SetConfig+0xfc>)
 800f866:	4293      	cmp	r3, r2
 800f868:	d003      	beq.n	800f872 <TIM_OC3_SetConfig+0x6a>
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	4a26      	ldr	r2, [pc, #152]	@ (800f908 <TIM_OC3_SetConfig+0x100>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d10d      	bne.n	800f88e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f872:	697b      	ldr	r3, [r7, #20]
 800f874:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f87a:	683b      	ldr	r3, [r7, #0]
 800f87c:	68db      	ldr	r3, [r3, #12]
 800f87e:	021b      	lsls	r3, r3, #8
 800f880:	697a      	ldr	r2, [r7, #20]
 800f882:	4313      	orrs	r3, r2
 800f884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f886:	697b      	ldr	r3, [r7, #20]
 800f888:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f88c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	4a1c      	ldr	r2, [pc, #112]	@ (800f904 <TIM_OC3_SetConfig+0xfc>)
 800f892:	4293      	cmp	r3, r2
 800f894:	d00f      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xae>
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	4a1b      	ldr	r2, [pc, #108]	@ (800f908 <TIM_OC3_SetConfig+0x100>)
 800f89a:	4293      	cmp	r3, r2
 800f89c:	d00b      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xae>
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	4a1a      	ldr	r2, [pc, #104]	@ (800f90c <TIM_OC3_SetConfig+0x104>)
 800f8a2:	4293      	cmp	r3, r2
 800f8a4:	d007      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xae>
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	4a19      	ldr	r2, [pc, #100]	@ (800f910 <TIM_OC3_SetConfig+0x108>)
 800f8aa:	4293      	cmp	r3, r2
 800f8ac:	d003      	beq.n	800f8b6 <TIM_OC3_SetConfig+0xae>
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	4a18      	ldr	r2, [pc, #96]	@ (800f914 <TIM_OC3_SetConfig+0x10c>)
 800f8b2:	4293      	cmp	r3, r2
 800f8b4:	d113      	bne.n	800f8de <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f8b6:	693b      	ldr	r3, [r7, #16]
 800f8b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f8bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f8c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f8c6:	683b      	ldr	r3, [r7, #0]
 800f8c8:	695b      	ldr	r3, [r3, #20]
 800f8ca:	011b      	lsls	r3, r3, #4
 800f8cc:	693a      	ldr	r2, [r7, #16]
 800f8ce:	4313      	orrs	r3, r2
 800f8d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	699b      	ldr	r3, [r3, #24]
 800f8d6:	011b      	lsls	r3, r3, #4
 800f8d8:	693a      	ldr	r2, [r7, #16]
 800f8da:	4313      	orrs	r3, r2
 800f8dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	693a      	ldr	r2, [r7, #16]
 800f8e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f8e4:	687b      	ldr	r3, [r7, #4]
 800f8e6:	68fa      	ldr	r2, [r7, #12]
 800f8e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	685a      	ldr	r2, [r3, #4]
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	697a      	ldr	r2, [r7, #20]
 800f8f6:	621a      	str	r2, [r3, #32]
}
 800f8f8:	bf00      	nop
 800f8fa:	371c      	adds	r7, #28
 800f8fc:	46bd      	mov	sp, r7
 800f8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f902:	4770      	bx	lr
 800f904:	40012c00 	.word	0x40012c00
 800f908:	40013400 	.word	0x40013400
 800f90c:	40014000 	.word	0x40014000
 800f910:	40014400 	.word	0x40014400
 800f914:	40014800 	.word	0x40014800

0800f918 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f918:	b480      	push	{r7}
 800f91a:	b087      	sub	sp, #28
 800f91c:	af00      	add	r7, sp, #0
 800f91e:	6078      	str	r0, [r7, #4]
 800f920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	6a1b      	ldr	r3, [r3, #32]
 800f926:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	6a1b      	ldr	r3, [r3, #32]
 800f92c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	685b      	ldr	r3, [r3, #4]
 800f938:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	69db      	ldr	r3, [r3, #28]
 800f93e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800f946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f94a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	021b      	lsls	r3, r3, #8
 800f95a:	68fa      	ldr	r2, [r7, #12]
 800f95c:	4313      	orrs	r3, r2
 800f95e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f960:	693b      	ldr	r3, [r7, #16]
 800f962:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f966:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f968:	683b      	ldr	r3, [r7, #0]
 800f96a:	689b      	ldr	r3, [r3, #8]
 800f96c:	031b      	lsls	r3, r3, #12
 800f96e:	693a      	ldr	r2, [r7, #16]
 800f970:	4313      	orrs	r3, r2
 800f972:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	4a18      	ldr	r2, [pc, #96]	@ (800f9d8 <TIM_OC4_SetConfig+0xc0>)
 800f978:	4293      	cmp	r3, r2
 800f97a:	d00f      	beq.n	800f99c <TIM_OC4_SetConfig+0x84>
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	4a17      	ldr	r2, [pc, #92]	@ (800f9dc <TIM_OC4_SetConfig+0xc4>)
 800f980:	4293      	cmp	r3, r2
 800f982:	d00b      	beq.n	800f99c <TIM_OC4_SetConfig+0x84>
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	4a16      	ldr	r2, [pc, #88]	@ (800f9e0 <TIM_OC4_SetConfig+0xc8>)
 800f988:	4293      	cmp	r3, r2
 800f98a:	d007      	beq.n	800f99c <TIM_OC4_SetConfig+0x84>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	4a15      	ldr	r2, [pc, #84]	@ (800f9e4 <TIM_OC4_SetConfig+0xcc>)
 800f990:	4293      	cmp	r3, r2
 800f992:	d003      	beq.n	800f99c <TIM_OC4_SetConfig+0x84>
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	4a14      	ldr	r2, [pc, #80]	@ (800f9e8 <TIM_OC4_SetConfig+0xd0>)
 800f998:	4293      	cmp	r3, r2
 800f99a:	d109      	bne.n	800f9b0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f99c:	697b      	ldr	r3, [r7, #20]
 800f99e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f9a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	695b      	ldr	r3, [r3, #20]
 800f9a8:	019b      	lsls	r3, r3, #6
 800f9aa:	697a      	ldr	r2, [r7, #20]
 800f9ac:	4313      	orrs	r3, r2
 800f9ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	697a      	ldr	r2, [r7, #20]
 800f9b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	68fa      	ldr	r2, [r7, #12]
 800f9ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	685a      	ldr	r2, [r3, #4]
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	693a      	ldr	r2, [r7, #16]
 800f9c8:	621a      	str	r2, [r3, #32]
}
 800f9ca:	bf00      	nop
 800f9cc:	371c      	adds	r7, #28
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d4:	4770      	bx	lr
 800f9d6:	bf00      	nop
 800f9d8:	40012c00 	.word	0x40012c00
 800f9dc:	40013400 	.word	0x40013400
 800f9e0:	40014000 	.word	0x40014000
 800f9e4:	40014400 	.word	0x40014400
 800f9e8:	40014800 	.word	0x40014800

0800f9ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f9ec:	b480      	push	{r7}
 800f9ee:	b087      	sub	sp, #28
 800f9f0:	af00      	add	r7, sp, #0
 800f9f2:	6078      	str	r0, [r7, #4]
 800f9f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	6a1b      	ldr	r3, [r3, #32]
 800f9fa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	6a1b      	ldr	r3, [r3, #32]
 800fa00:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	685b      	ldr	r3, [r3, #4]
 800fa0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fa1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fa1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fa20:	683b      	ldr	r3, [r7, #0]
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	68fa      	ldr	r2, [r7, #12]
 800fa26:	4313      	orrs	r3, r2
 800fa28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800fa2a:	693b      	ldr	r3, [r7, #16]
 800fa2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800fa30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800fa32:	683b      	ldr	r3, [r7, #0]
 800fa34:	689b      	ldr	r3, [r3, #8]
 800fa36:	041b      	lsls	r3, r3, #16
 800fa38:	693a      	ldr	r2, [r7, #16]
 800fa3a:	4313      	orrs	r3, r2
 800fa3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	4a17      	ldr	r2, [pc, #92]	@ (800faa0 <TIM_OC5_SetConfig+0xb4>)
 800fa42:	4293      	cmp	r3, r2
 800fa44:	d00f      	beq.n	800fa66 <TIM_OC5_SetConfig+0x7a>
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	4a16      	ldr	r2, [pc, #88]	@ (800faa4 <TIM_OC5_SetConfig+0xb8>)
 800fa4a:	4293      	cmp	r3, r2
 800fa4c:	d00b      	beq.n	800fa66 <TIM_OC5_SetConfig+0x7a>
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	4a15      	ldr	r2, [pc, #84]	@ (800faa8 <TIM_OC5_SetConfig+0xbc>)
 800fa52:	4293      	cmp	r3, r2
 800fa54:	d007      	beq.n	800fa66 <TIM_OC5_SetConfig+0x7a>
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	4a14      	ldr	r2, [pc, #80]	@ (800faac <TIM_OC5_SetConfig+0xc0>)
 800fa5a:	4293      	cmp	r3, r2
 800fa5c:	d003      	beq.n	800fa66 <TIM_OC5_SetConfig+0x7a>
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	4a13      	ldr	r2, [pc, #76]	@ (800fab0 <TIM_OC5_SetConfig+0xc4>)
 800fa62:	4293      	cmp	r3, r2
 800fa64:	d109      	bne.n	800fa7a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800fa66:	697b      	ldr	r3, [r7, #20]
 800fa68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fa6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800fa6e:	683b      	ldr	r3, [r7, #0]
 800fa70:	695b      	ldr	r3, [r3, #20]
 800fa72:	021b      	lsls	r3, r3, #8
 800fa74:	697a      	ldr	r2, [r7, #20]
 800fa76:	4313      	orrs	r3, r2
 800fa78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	697a      	ldr	r2, [r7, #20]
 800fa7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	68fa      	ldr	r2, [r7, #12]
 800fa84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800fa86:	683b      	ldr	r3, [r7, #0]
 800fa88:	685a      	ldr	r2, [r3, #4]
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	693a      	ldr	r2, [r7, #16]
 800fa92:	621a      	str	r2, [r3, #32]
}
 800fa94:	bf00      	nop
 800fa96:	371c      	adds	r7, #28
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9e:	4770      	bx	lr
 800faa0:	40012c00 	.word	0x40012c00
 800faa4:	40013400 	.word	0x40013400
 800faa8:	40014000 	.word	0x40014000
 800faac:	40014400 	.word	0x40014400
 800fab0:	40014800 	.word	0x40014800

0800fab4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fab4:	b480      	push	{r7}
 800fab6:	b087      	sub	sp, #28
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
 800fabc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	6a1b      	ldr	r3, [r3, #32]
 800fac2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	6a1b      	ldr	r3, [r3, #32]
 800fac8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	685b      	ldr	r3, [r3, #4]
 800fad4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800fae2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800fae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	021b      	lsls	r3, r3, #8
 800faee:	68fa      	ldr	r2, [r7, #12]
 800faf0:	4313      	orrs	r3, r2
 800faf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800faf4:	693b      	ldr	r3, [r7, #16]
 800faf6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fafa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fafc:	683b      	ldr	r3, [r7, #0]
 800fafe:	689b      	ldr	r3, [r3, #8]
 800fb00:	051b      	lsls	r3, r3, #20
 800fb02:	693a      	ldr	r2, [r7, #16]
 800fb04:	4313      	orrs	r3, r2
 800fb06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	4a18      	ldr	r2, [pc, #96]	@ (800fb6c <TIM_OC6_SetConfig+0xb8>)
 800fb0c:	4293      	cmp	r3, r2
 800fb0e:	d00f      	beq.n	800fb30 <TIM_OC6_SetConfig+0x7c>
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	4a17      	ldr	r2, [pc, #92]	@ (800fb70 <TIM_OC6_SetConfig+0xbc>)
 800fb14:	4293      	cmp	r3, r2
 800fb16:	d00b      	beq.n	800fb30 <TIM_OC6_SetConfig+0x7c>
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	4a16      	ldr	r2, [pc, #88]	@ (800fb74 <TIM_OC6_SetConfig+0xc0>)
 800fb1c:	4293      	cmp	r3, r2
 800fb1e:	d007      	beq.n	800fb30 <TIM_OC6_SetConfig+0x7c>
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	4a15      	ldr	r2, [pc, #84]	@ (800fb78 <TIM_OC6_SetConfig+0xc4>)
 800fb24:	4293      	cmp	r3, r2
 800fb26:	d003      	beq.n	800fb30 <TIM_OC6_SetConfig+0x7c>
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	4a14      	ldr	r2, [pc, #80]	@ (800fb7c <TIM_OC6_SetConfig+0xc8>)
 800fb2c:	4293      	cmp	r3, r2
 800fb2e:	d109      	bne.n	800fb44 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fb30:	697b      	ldr	r3, [r7, #20]
 800fb32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fb36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	695b      	ldr	r3, [r3, #20]
 800fb3c:	029b      	lsls	r3, r3, #10
 800fb3e:	697a      	ldr	r2, [r7, #20]
 800fb40:	4313      	orrs	r3, r2
 800fb42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	697a      	ldr	r2, [r7, #20]
 800fb48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	68fa      	ldr	r2, [r7, #12]
 800fb4e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fb50:	683b      	ldr	r3, [r7, #0]
 800fb52:	685a      	ldr	r2, [r3, #4]
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	693a      	ldr	r2, [r7, #16]
 800fb5c:	621a      	str	r2, [r3, #32]
}
 800fb5e:	bf00      	nop
 800fb60:	371c      	adds	r7, #28
 800fb62:	46bd      	mov	sp, r7
 800fb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb68:	4770      	bx	lr
 800fb6a:	bf00      	nop
 800fb6c:	40012c00 	.word	0x40012c00
 800fb70:	40013400 	.word	0x40013400
 800fb74:	40014000 	.word	0x40014000
 800fb78:	40014400 	.word	0x40014400
 800fb7c:	40014800 	.word	0x40014800

0800fb80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800fb80:	b480      	push	{r7}
 800fb82:	b087      	sub	sp, #28
 800fb84:	af00      	add	r7, sp, #0
 800fb86:	60f8      	str	r0, [r7, #12]
 800fb88:	60b9      	str	r1, [r7, #8]
 800fb8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800fb8c:	68bb      	ldr	r3, [r7, #8]
 800fb8e:	f003 031f 	and.w	r3, r3, #31
 800fb92:	2201      	movs	r2, #1
 800fb94:	fa02 f303 	lsl.w	r3, r2, r3
 800fb98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	6a1a      	ldr	r2, [r3, #32]
 800fb9e:	697b      	ldr	r3, [r7, #20]
 800fba0:	43db      	mvns	r3, r3
 800fba2:	401a      	ands	r2, r3
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	6a1a      	ldr	r2, [r3, #32]
 800fbac:	68bb      	ldr	r3, [r7, #8]
 800fbae:	f003 031f 	and.w	r3, r3, #31
 800fbb2:	6879      	ldr	r1, [r7, #4]
 800fbb4:	fa01 f303 	lsl.w	r3, r1, r3
 800fbb8:	431a      	orrs	r2, r3
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	621a      	str	r2, [r3, #32]
}
 800fbbe:	bf00      	nop
 800fbc0:	371c      	adds	r7, #28
 800fbc2:	46bd      	mov	sp, r7
 800fbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbc8:	4770      	bx	lr
	...

0800fbcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fbcc:	b480      	push	{r7}
 800fbce:	b085      	sub	sp, #20
 800fbd0:	af00      	add	r7, sp, #0
 800fbd2:	6078      	str	r0, [r7, #4]
 800fbd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fbd6:	687b      	ldr	r3, [r7, #4]
 800fbd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fbdc:	2b01      	cmp	r3, #1
 800fbde:	d101      	bne.n	800fbe4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fbe0:	2302      	movs	r3, #2
 800fbe2:	e068      	b.n	800fcb6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800fbe4:	687b      	ldr	r3, [r7, #4]
 800fbe6:	2201      	movs	r2, #1
 800fbe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2202      	movs	r2, #2
 800fbf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	685b      	ldr	r3, [r3, #4]
 800fbfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	689b      	ldr	r3, [r3, #8]
 800fc02:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	4a2e      	ldr	r2, [pc, #184]	@ (800fcc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800fc0a:	4293      	cmp	r3, r2
 800fc0c:	d004      	beq.n	800fc18 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	681b      	ldr	r3, [r3, #0]
 800fc12:	4a2d      	ldr	r2, [pc, #180]	@ (800fcc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800fc14:	4293      	cmp	r3, r2
 800fc16:	d108      	bne.n	800fc2a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fc1e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fc20:	683b      	ldr	r3, [r7, #0]
 800fc22:	685b      	ldr	r3, [r3, #4]
 800fc24:	68fa      	ldr	r2, [r7, #12]
 800fc26:	4313      	orrs	r3, r2
 800fc28:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc30:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc32:	683b      	ldr	r3, [r7, #0]
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	68fa      	ldr	r2, [r7, #12]
 800fc38:	4313      	orrs	r3, r2
 800fc3a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	68fa      	ldr	r2, [r7, #12]
 800fc42:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	4a1e      	ldr	r2, [pc, #120]	@ (800fcc4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	d01d      	beq.n	800fc8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc56:	d018      	beq.n	800fc8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	4a1b      	ldr	r2, [pc, #108]	@ (800fccc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fc5e:	4293      	cmp	r3, r2
 800fc60:	d013      	beq.n	800fc8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	4a1a      	ldr	r2, [pc, #104]	@ (800fcd0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fc68:	4293      	cmp	r3, r2
 800fc6a:	d00e      	beq.n	800fc8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	4a18      	ldr	r2, [pc, #96]	@ (800fcd4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fc72:	4293      	cmp	r3, r2
 800fc74:	d009      	beq.n	800fc8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	4a13      	ldr	r2, [pc, #76]	@ (800fcc8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800fc7c:	4293      	cmp	r3, r2
 800fc7e:	d004      	beq.n	800fc8a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	4a14      	ldr	r2, [pc, #80]	@ (800fcd8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fc86:	4293      	cmp	r3, r2
 800fc88:	d10c      	bne.n	800fca4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fc8a:	68bb      	ldr	r3, [r7, #8]
 800fc8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fc90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fc92:	683b      	ldr	r3, [r7, #0]
 800fc94:	689b      	ldr	r3, [r3, #8]
 800fc96:	68ba      	ldr	r2, [r7, #8]
 800fc98:	4313      	orrs	r3, r2
 800fc9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	68ba      	ldr	r2, [r7, #8]
 800fca2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	2201      	movs	r2, #1
 800fca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	2200      	movs	r2, #0
 800fcb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fcb4:	2300      	movs	r3, #0
}
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	3714      	adds	r7, #20
 800fcba:	46bd      	mov	sp, r7
 800fcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcc0:	4770      	bx	lr
 800fcc2:	bf00      	nop
 800fcc4:	40012c00 	.word	0x40012c00
 800fcc8:	40013400 	.word	0x40013400
 800fccc:	40000400 	.word	0x40000400
 800fcd0:	40000800 	.word	0x40000800
 800fcd4:	40000c00 	.word	0x40000c00
 800fcd8:	40014000 	.word	0x40014000

0800fcdc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fcdc:	b480      	push	{r7}
 800fcde:	b085      	sub	sp, #20
 800fce0:	af00      	add	r7, sp, #0
 800fce2:	6078      	str	r0, [r7, #4]
 800fce4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fce6:	2300      	movs	r3, #0
 800fce8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fcf0:	2b01      	cmp	r3, #1
 800fcf2:	d101      	bne.n	800fcf8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fcf4:	2302      	movs	r3, #2
 800fcf6:	e065      	b.n	800fdc4 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	2201      	movs	r2, #1
 800fcfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fd06:	683b      	ldr	r3, [r7, #0]
 800fd08:	68db      	ldr	r3, [r3, #12]
 800fd0a:	4313      	orrs	r3, r2
 800fd0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fd0e:	68fb      	ldr	r3, [r7, #12]
 800fd10:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	689b      	ldr	r3, [r3, #8]
 800fd18:	4313      	orrs	r3, r2
 800fd1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fd1c:	68fb      	ldr	r3, [r7, #12]
 800fd1e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	685b      	ldr	r3, [r3, #4]
 800fd26:	4313      	orrs	r3, r2
 800fd28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fd30:	683b      	ldr	r3, [r7, #0]
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	4313      	orrs	r3, r2
 800fd36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fd3e:	683b      	ldr	r3, [r7, #0]
 800fd40:	691b      	ldr	r3, [r3, #16]
 800fd42:	4313      	orrs	r3, r2
 800fd44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fd4c:	683b      	ldr	r3, [r7, #0]
 800fd4e:	695b      	ldr	r3, [r3, #20]
 800fd50:	4313      	orrs	r3, r2
 800fd52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd5e:	4313      	orrs	r3, r2
 800fd60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fd68:	683b      	ldr	r3, [r7, #0]
 800fd6a:	699b      	ldr	r3, [r3, #24]
 800fd6c:	041b      	lsls	r3, r3, #16
 800fd6e:	4313      	orrs	r3, r2
 800fd70:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	4a16      	ldr	r2, [pc, #88]	@ (800fdd0 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fd78:	4293      	cmp	r3, r2
 800fd7a:	d004      	beq.n	800fd86 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	4a14      	ldr	r2, [pc, #80]	@ (800fdd4 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fd82:	4293      	cmp	r3, r2
 800fd84:	d115      	bne.n	800fdb2 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fd86:	68fb      	ldr	r3, [r7, #12]
 800fd88:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fd8c:	683b      	ldr	r3, [r7, #0]
 800fd8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd90:	051b      	lsls	r3, r3, #20
 800fd92:	4313      	orrs	r3, r2
 800fd94:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fd9c:	683b      	ldr	r3, [r7, #0]
 800fd9e:	69db      	ldr	r3, [r3, #28]
 800fda0:	4313      	orrs	r3, r2
 800fda2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fdaa:	683b      	ldr	r3, [r7, #0]
 800fdac:	6a1b      	ldr	r3, [r3, #32]
 800fdae:	4313      	orrs	r3, r2
 800fdb0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	68fa      	ldr	r2, [r7, #12]
 800fdb8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fdc2:	2300      	movs	r3, #0
}
 800fdc4:	4618      	mov	r0, r3
 800fdc6:	3714      	adds	r7, #20
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdce:	4770      	bx	lr
 800fdd0:	40012c00 	.word	0x40012c00
 800fdd4:	40013400 	.word	0x40013400

0800fdd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b082      	sub	sp, #8
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d101      	bne.n	800fdea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fde6:	2301      	movs	r3, #1
 800fde8:	e040      	b.n	800fe6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d106      	bne.n	800fe00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	2200      	movs	r2, #0
 800fdf6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fdfa:	6878      	ldr	r0, [r7, #4]
 800fdfc:	f7f9 fe2e 	bl	8009a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	2224      	movs	r2, #36	@ 0x24
 800fe04:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	681a      	ldr	r2, [r3, #0]
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	f022 0201 	bic.w	r2, r2, #1
 800fe14:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d002      	beq.n	800fe24 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800fe1e:	6878      	ldr	r0, [r7, #4]
 800fe20:	f000 fec4 	bl	8010bac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fe24:	6878      	ldr	r0, [r7, #4]
 800fe26:	f000 fc09 	bl	801063c <UART_SetConfig>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	2b01      	cmp	r3, #1
 800fe2e:	d101      	bne.n	800fe34 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800fe30:	2301      	movs	r3, #1
 800fe32:	e01b      	b.n	800fe6c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	685a      	ldr	r2, [r3, #4]
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	681b      	ldr	r3, [r3, #0]
 800fe3e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800fe42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	689a      	ldr	r2, [r3, #8]
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800fe52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	681b      	ldr	r3, [r3, #0]
 800fe58:	681a      	ldr	r2, [r3, #0]
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	f042 0201 	orr.w	r2, r2, #1
 800fe62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fe64:	6878      	ldr	r0, [r7, #4]
 800fe66:	f000 ff43 	bl	8010cf0 <UART_CheckIdleState>
 800fe6a:	4603      	mov	r3, r0
}
 800fe6c:	4618      	mov	r0, r3
 800fe6e:	3708      	adds	r7, #8
 800fe70:	46bd      	mov	sp, r7
 800fe72:	bd80      	pop	{r7, pc}

0800fe74 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fe74:	b580      	push	{r7, lr}
 800fe76:	b08a      	sub	sp, #40	@ 0x28
 800fe78:	af00      	add	r7, sp, #0
 800fe7a:	60f8      	str	r0, [r7, #12]
 800fe7c:	60b9      	str	r1, [r7, #8]
 800fe7e:	4613      	mov	r3, r2
 800fe80:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fe86:	2b20      	cmp	r3, #32
 800fe88:	d165      	bne.n	800ff56 <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 800fe8a:	68bb      	ldr	r3, [r7, #8]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d002      	beq.n	800fe96 <HAL_UART_Transmit_DMA+0x22>
 800fe90:	88fb      	ldrh	r3, [r7, #6]
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d101      	bne.n	800fe9a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800fe96:	2301      	movs	r3, #1
 800fe98:	e05e      	b.n	800ff58 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	68ba      	ldr	r2, [r7, #8]
 800fe9e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	88fa      	ldrh	r2, [r7, #6]
 800fea4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	88fa      	ldrh	r2, [r7, #6]
 800feac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	2200      	movs	r2, #0
 800feb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	2221      	movs	r2, #33	@ 0x21
 800febc:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 800febe:	68fb      	ldr	r3, [r7, #12]
 800fec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d027      	beq.n	800ff16 <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800feca:	4a25      	ldr	r2, [pc, #148]	@ (800ff60 <HAL_UART_Transmit_DMA+0xec>)
 800fecc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fed2:	4a24      	ldr	r2, [pc, #144]	@ (800ff64 <HAL_UART_Transmit_DMA+0xf0>)
 800fed4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800feda:	4a23      	ldr	r2, [pc, #140]	@ (800ff68 <HAL_UART_Transmit_DMA+0xf4>)
 800fedc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fee2:	2200      	movs	r2, #0
 800fee4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800feee:	4619      	mov	r1, r3
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	3328      	adds	r3, #40	@ 0x28
 800fef6:	461a      	mov	r2, r3
 800fef8:	88fb      	ldrh	r3, [r7, #6]
 800fefa:	f7fc fd7b 	bl	800c9f4 <HAL_DMA_Start_IT>
 800fefe:	4603      	mov	r3, r0
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d008      	beq.n	800ff16 <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	2210      	movs	r2, #16
 800ff08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	2220      	movs	r2, #32
 800ff10:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800ff12:	2301      	movs	r3, #1
 800ff14:	e020      	b.n	800ff58 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	681b      	ldr	r3, [r3, #0]
 800ff1a:	2240      	movs	r2, #64	@ 0x40
 800ff1c:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	3308      	adds	r3, #8
 800ff24:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff26:	697b      	ldr	r3, [r7, #20]
 800ff28:	e853 3f00 	ldrex	r3, [r3]
 800ff2c:	613b      	str	r3, [r7, #16]
   return(result);
 800ff2e:	693b      	ldr	r3, [r7, #16]
 800ff30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ff34:	627b      	str	r3, [r7, #36]	@ 0x24
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	3308      	adds	r3, #8
 800ff3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff3e:	623a      	str	r2, [r7, #32]
 800ff40:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff42:	69f9      	ldr	r1, [r7, #28]
 800ff44:	6a3a      	ldr	r2, [r7, #32]
 800ff46:	e841 2300 	strex	r3, r2, [r1]
 800ff4a:	61bb      	str	r3, [r7, #24]
   return(result);
 800ff4c:	69bb      	ldr	r3, [r7, #24]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d1e5      	bne.n	800ff1e <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800ff52:	2300      	movs	r3, #0
 800ff54:	e000      	b.n	800ff58 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800ff56:	2302      	movs	r3, #2
  }
}
 800ff58:	4618      	mov	r0, r3
 800ff5a:	3728      	adds	r7, #40	@ 0x28
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	bd80      	pop	{r7, pc}
 800ff60:	08011171 	.word	0x08011171
 800ff64:	0801120b 	.word	0x0801120b
 800ff68:	08011391 	.word	0x08011391

0800ff6c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	b08a      	sub	sp, #40	@ 0x28
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	60f8      	str	r0, [r7, #12]
 800ff74:	60b9      	str	r1, [r7, #8]
 800ff76:	4613      	mov	r3, r2
 800ff78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff80:	2b20      	cmp	r3, #32
 800ff82:	d137      	bne.n	800fff4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800ff84:	68bb      	ldr	r3, [r7, #8]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d002      	beq.n	800ff90 <HAL_UART_Receive_DMA+0x24>
 800ff8a:	88fb      	ldrh	r3, [r7, #6]
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d101      	bne.n	800ff94 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800ff90:	2301      	movs	r3, #1
 800ff92:	e030      	b.n	800fff6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	2200      	movs	r2, #0
 800ff98:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	4a18      	ldr	r2, [pc, #96]	@ (8010000 <HAL_UART_Receive_DMA+0x94>)
 800ffa0:	4293      	cmp	r3, r2
 800ffa2:	d01f      	beq.n	800ffe4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	685b      	ldr	r3, [r3, #4]
 800ffaa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d018      	beq.n	800ffe4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffb8:	697b      	ldr	r3, [r7, #20]
 800ffba:	e853 3f00 	ldrex	r3, [r3]
 800ffbe:	613b      	str	r3, [r7, #16]
   return(result);
 800ffc0:	693b      	ldr	r3, [r7, #16]
 800ffc2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ffc6:	627b      	str	r3, [r7, #36]	@ 0x24
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	461a      	mov	r2, r3
 800ffce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffd0:	623b      	str	r3, [r7, #32]
 800ffd2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffd4:	69f9      	ldr	r1, [r7, #28]
 800ffd6:	6a3a      	ldr	r2, [r7, #32]
 800ffd8:	e841 2300 	strex	r3, r2, [r1]
 800ffdc:	61bb      	str	r3, [r7, #24]
   return(result);
 800ffde:	69bb      	ldr	r3, [r7, #24]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d1e6      	bne.n	800ffb2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800ffe4:	88fb      	ldrh	r3, [r7, #6]
 800ffe6:	461a      	mov	r2, r3
 800ffe8:	68b9      	ldr	r1, [r7, #8]
 800ffea:	68f8      	ldr	r0, [r7, #12]
 800ffec:	f000 ff96 	bl	8010f1c <UART_Start_Receive_DMA>
 800fff0:	4603      	mov	r3, r0
 800fff2:	e000      	b.n	800fff6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800fff4:	2302      	movs	r3, #2
  }
}
 800fff6:	4618      	mov	r0, r3
 800fff8:	3728      	adds	r7, #40	@ 0x28
 800fffa:	46bd      	mov	sp, r7
 800fffc:	bd80      	pop	{r7, pc}
 800fffe:	bf00      	nop
 8010000:	40008000 	.word	0x40008000

08010004 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b0ba      	sub	sp, #232	@ 0xe8
 8010008:	af00      	add	r7, sp, #0
 801000a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	69db      	ldr	r3, [r3, #28]
 8010012:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	689b      	ldr	r3, [r3, #8]
 8010026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801002a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 801002e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8010032:	4013      	ands	r3, r2
 8010034:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8010038:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 801003c:	2b00      	cmp	r3, #0
 801003e:	d115      	bne.n	801006c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8010040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010044:	f003 0320 	and.w	r3, r3, #32
 8010048:	2b00      	cmp	r3, #0
 801004a:	d00f      	beq.n	801006c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 801004c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010050:	f003 0320 	and.w	r3, r3, #32
 8010054:	2b00      	cmp	r3, #0
 8010056:	d009      	beq.n	801006c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801005c:	2b00      	cmp	r3, #0
 801005e:	f000 82ca 	beq.w	80105f6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010066:	6878      	ldr	r0, [r7, #4]
 8010068:	4798      	blx	r3
      }
      return;
 801006a:	e2c4      	b.n	80105f6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 801006c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8010070:	2b00      	cmp	r3, #0
 8010072:	f000 8117 	beq.w	80102a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8010076:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801007a:	f003 0301 	and.w	r3, r3, #1
 801007e:	2b00      	cmp	r3, #0
 8010080:	d106      	bne.n	8010090 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8010082:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8010086:	4b85      	ldr	r3, [pc, #532]	@ (801029c <HAL_UART_IRQHandler+0x298>)
 8010088:	4013      	ands	r3, r2
 801008a:	2b00      	cmp	r3, #0
 801008c:	f000 810a 	beq.w	80102a4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010094:	f003 0301 	and.w	r3, r3, #1
 8010098:	2b00      	cmp	r3, #0
 801009a:	d011      	beq.n	80100c0 <HAL_UART_IRQHandler+0xbc>
 801009c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80100a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d00b      	beq.n	80100c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	2201      	movs	r2, #1
 80100ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100b6:	f043 0201 	orr.w	r2, r3, #1
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80100c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80100c4:	f003 0302 	and.w	r3, r3, #2
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d011      	beq.n	80100f0 <HAL_UART_IRQHandler+0xec>
 80100cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80100d0:	f003 0301 	and.w	r3, r3, #1
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d00b      	beq.n	80100f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	681b      	ldr	r3, [r3, #0]
 80100dc:	2202      	movs	r2, #2
 80100de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100e6:	f043 0204 	orr.w	r2, r3, #4
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80100f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80100f4:	f003 0304 	and.w	r3, r3, #4
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d011      	beq.n	8010120 <HAL_UART_IRQHandler+0x11c>
 80100fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010100:	f003 0301 	and.w	r3, r3, #1
 8010104:	2b00      	cmp	r3, #0
 8010106:	d00b      	beq.n	8010120 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	2204      	movs	r2, #4
 801010e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010116:	f043 0202 	orr.w	r2, r3, #2
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010124:	f003 0308 	and.w	r3, r3, #8
 8010128:	2b00      	cmp	r3, #0
 801012a:	d017      	beq.n	801015c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 801012c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010130:	f003 0320 	and.w	r3, r3, #32
 8010134:	2b00      	cmp	r3, #0
 8010136:	d105      	bne.n	8010144 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8010138:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801013c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8010140:	2b00      	cmp	r3, #0
 8010142:	d00b      	beq.n	801015c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	681b      	ldr	r3, [r3, #0]
 8010148:	2208      	movs	r2, #8
 801014a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010152:	f043 0208 	orr.w	r2, r3, #8
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801015c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010160:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010164:	2b00      	cmp	r3, #0
 8010166:	d012      	beq.n	801018e <HAL_UART_IRQHandler+0x18a>
 8010168:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801016c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010170:	2b00      	cmp	r3, #0
 8010172:	d00c      	beq.n	801018e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801017c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801017e:	687b      	ldr	r3, [r7, #4]
 8010180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010184:	f043 0220 	orr.w	r2, r3, #32
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010194:	2b00      	cmp	r3, #0
 8010196:	f000 8230 	beq.w	80105fa <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 801019a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801019e:	f003 0320 	and.w	r3, r3, #32
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d00d      	beq.n	80101c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80101a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80101aa:	f003 0320 	and.w	r3, r3, #32
 80101ae:	2b00      	cmp	r3, #0
 80101b0:	d007      	beq.n	80101c2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d003      	beq.n	80101c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80101be:	6878      	ldr	r0, [r7, #4]
 80101c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80101c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	681b      	ldr	r3, [r3, #0]
 80101d0:	689b      	ldr	r3, [r3, #8]
 80101d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101d6:	2b40      	cmp	r3, #64	@ 0x40
 80101d8:	d005      	beq.n	80101e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80101da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80101de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	d04f      	beq.n	8010286 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80101e6:	6878      	ldr	r0, [r7, #4]
 80101e8:	f000 ff5e 	bl	80110a8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	689b      	ldr	r3, [r3, #8]
 80101f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80101f6:	2b40      	cmp	r3, #64	@ 0x40
 80101f8:	d141      	bne.n	801027e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	3308      	adds	r3, #8
 8010200:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010204:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8010208:	e853 3f00 	ldrex	r3, [r3]
 801020c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8010210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8010214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010218:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	3308      	adds	r3, #8
 8010222:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8010226:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 801022a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801022e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8010232:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8010236:	e841 2300 	strex	r3, r2, [r1]
 801023a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 801023e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8010242:	2b00      	cmp	r3, #0
 8010244:	d1d9      	bne.n	80101fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801024a:	2b00      	cmp	r3, #0
 801024c:	d013      	beq.n	8010276 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010252:	4a13      	ldr	r2, [pc, #76]	@ (80102a0 <HAL_UART_IRQHandler+0x29c>)
 8010254:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801025a:	4618      	mov	r0, r3
 801025c:	f7fc fc68 	bl	800cb30 <HAL_DMA_Abort_IT>
 8010260:	4603      	mov	r3, r0
 8010262:	2b00      	cmp	r3, #0
 8010264:	d017      	beq.n	8010296 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801026a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801026c:	687a      	ldr	r2, [r7, #4]
 801026e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8010270:	4610      	mov	r0, r2
 8010272:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010274:	e00f      	b.n	8010296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010276:	6878      	ldr	r0, [r7, #4]
 8010278:	f7f7 fe52 	bl	8007f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801027c:	e00b      	b.n	8010296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 801027e:	6878      	ldr	r0, [r7, #4]
 8010280:	f7f7 fe4e 	bl	8007f20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010284:	e007      	b.n	8010296 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010286:	6878      	ldr	r0, [r7, #4]
 8010288:	f7f7 fe4a 	bl	8007f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2200      	movs	r2, #0
 8010290:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8010294:	e1b1      	b.n	80105fa <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010296:	bf00      	nop
    return;
 8010298:	e1af      	b.n	80105fa <HAL_UART_IRQHandler+0x5f6>
 801029a:	bf00      	nop
 801029c:	04000120 	.word	0x04000120
 80102a0:	0801140f 	.word	0x0801140f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80102a8:	2b01      	cmp	r3, #1
 80102aa:	f040 816a 	bne.w	8010582 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80102ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80102b2:	f003 0310 	and.w	r3, r3, #16
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	f000 8163 	beq.w	8010582 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80102bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80102c0:	f003 0310 	and.w	r3, r3, #16
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	f000 815c 	beq.w	8010582 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80102ca:	687b      	ldr	r3, [r7, #4]
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	2210      	movs	r2, #16
 80102d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	689b      	ldr	r3, [r3, #8]
 80102d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80102dc:	2b40      	cmp	r3, #64	@ 0x40
 80102de:	f040 80d4 	bne.w	801048a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80102e2:	687b      	ldr	r3, [r7, #4]
 80102e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	685b      	ldr	r3, [r3, #4]
 80102ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80102ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	f000 80ad 	beq.w	8010452 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80102fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8010302:	429a      	cmp	r2, r3
 8010304:	f080 80a5 	bcs.w	8010452 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801030e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	f003 0320 	and.w	r3, r3, #32
 801031e:	2b00      	cmp	r3, #0
 8010320:	f040 8086 	bne.w	8010430 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801032c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010330:	e853 3f00 	ldrex	r3, [r3]
 8010334:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8010338:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801033c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010340:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	461a      	mov	r2, r3
 801034a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801034e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8010352:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010356:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 801035a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801035e:	e841 2300 	strex	r3, r2, [r1]
 8010362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8010366:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801036a:	2b00      	cmp	r3, #0
 801036c:	d1da      	bne.n	8010324 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	3308      	adds	r3, #8
 8010374:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010378:	e853 3f00 	ldrex	r3, [r3]
 801037c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801037e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010380:	f023 0301 	bic.w	r3, r3, #1
 8010384:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	3308      	adds	r3, #8
 801038e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8010392:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8010396:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010398:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 801039a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801039e:	e841 2300 	strex	r3, r2, [r1]
 80103a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80103a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d1e1      	bne.n	801036e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	3308      	adds	r3, #8
 80103b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80103b4:	e853 3f00 	ldrex	r3, [r3]
 80103b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80103ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80103c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	681b      	ldr	r3, [r3, #0]
 80103c8:	3308      	adds	r3, #8
 80103ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80103ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80103d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80103d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80103d6:	e841 2300 	strex	r3, r2, [r1]
 80103da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80103dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d1e3      	bne.n	80103aa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	2220      	movs	r2, #32
 80103e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	2200      	movs	r2, #0
 80103ee:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80103f8:	e853 3f00 	ldrex	r3, [r3]
 80103fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80103fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010400:	f023 0310 	bic.w	r3, r3, #16
 8010404:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	681b      	ldr	r3, [r3, #0]
 801040c:	461a      	mov	r2, r3
 801040e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8010412:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010414:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010416:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010418:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801041a:	e841 2300 	strex	r3, r2, [r1]
 801041e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010422:	2b00      	cmp	r3, #0
 8010424:	d1e4      	bne.n	80103f0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801042a:	4618      	mov	r0, r3
 801042c:	f7fc fb42 	bl	800cab4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2202      	movs	r2, #2
 8010434:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010442:	b29b      	uxth	r3, r3
 8010444:	1ad3      	subs	r3, r2, r3
 8010446:	b29b      	uxth	r3, r3
 8010448:	4619      	mov	r1, r3
 801044a:	6878      	ldr	r0, [r7, #4]
 801044c:	f000 f8ea 	bl	8010624 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8010450:	e0d5      	b.n	80105fe <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010458:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801045c:	429a      	cmp	r2, r3
 801045e:	f040 80ce 	bne.w	80105fe <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010466:	681b      	ldr	r3, [r3, #0]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	f003 0320 	and.w	r3, r3, #32
 801046e:	2b20      	cmp	r3, #32
 8010470:	f040 80c5 	bne.w	80105fe <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	2202      	movs	r2, #2
 8010478:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801047a:	687b      	ldr	r3, [r7, #4]
 801047c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8010480:	4619      	mov	r1, r3
 8010482:	6878      	ldr	r0, [r7, #4]
 8010484:	f000 f8ce 	bl	8010624 <HAL_UARTEx_RxEventCallback>
      return;
 8010488:	e0b9      	b.n	80105fe <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801048a:	687b      	ldr	r3, [r7, #4]
 801048c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8010496:	b29b      	uxth	r3, r3
 8010498:	1ad3      	subs	r3, r2, r3
 801049a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80104a4:	b29b      	uxth	r3, r3
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	f000 80ab 	beq.w	8010602 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80104ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	f000 80a6 	beq.w	8010602 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104be:	e853 3f00 	ldrex	r3, [r3]
 80104c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80104c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80104ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	681b      	ldr	r3, [r3, #0]
 80104d2:	461a      	mov	r2, r3
 80104d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80104d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80104da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80104de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80104e0:	e841 2300 	strex	r3, r2, [r1]
 80104e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80104e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	d1e4      	bne.n	80104b6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80104ec:	687b      	ldr	r3, [r7, #4]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	3308      	adds	r3, #8
 80104f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104f6:	e853 3f00 	ldrex	r3, [r3]
 80104fa:	623b      	str	r3, [r7, #32]
   return(result);
 80104fc:	6a3b      	ldr	r3, [r7, #32]
 80104fe:	f023 0301 	bic.w	r3, r3, #1
 8010502:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	3308      	adds	r3, #8
 801050c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8010510:	633a      	str	r2, [r7, #48]	@ 0x30
 8010512:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010514:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010516:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010518:	e841 2300 	strex	r3, r2, [r1]
 801051c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801051e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010520:	2b00      	cmp	r3, #0
 8010522:	d1e3      	bne.n	80104ec <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	2220      	movs	r2, #32
 8010528:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	2200      	movs	r2, #0
 8010530:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	2200      	movs	r2, #0
 8010536:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801053e:	693b      	ldr	r3, [r7, #16]
 8010540:	e853 3f00 	ldrex	r3, [r3]
 8010544:	60fb      	str	r3, [r7, #12]
   return(result);
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	f023 0310 	bic.w	r3, r3, #16
 801054c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	681b      	ldr	r3, [r3, #0]
 8010554:	461a      	mov	r2, r3
 8010556:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801055a:	61fb      	str	r3, [r7, #28]
 801055c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801055e:	69b9      	ldr	r1, [r7, #24]
 8010560:	69fa      	ldr	r2, [r7, #28]
 8010562:	e841 2300 	strex	r3, r2, [r1]
 8010566:	617b      	str	r3, [r7, #20]
   return(result);
 8010568:	697b      	ldr	r3, [r7, #20]
 801056a:	2b00      	cmp	r3, #0
 801056c:	d1e4      	bne.n	8010538 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	2202      	movs	r2, #2
 8010572:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8010574:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8010578:	4619      	mov	r1, r3
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f000 f852 	bl	8010624 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8010580:	e03f      	b.n	8010602 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8010582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010586:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801058a:	2b00      	cmp	r3, #0
 801058c:	d00e      	beq.n	80105ac <HAL_UART_IRQHandler+0x5a8>
 801058e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010596:	2b00      	cmp	r3, #0
 8010598:	d008      	beq.n	80105ac <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80105a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80105a4:	6878      	ldr	r0, [r7, #4]
 80105a6:	f000 ffd9 	bl	801155c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80105aa:	e02d      	b.n	8010608 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80105ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d00e      	beq.n	80105d6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80105b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80105bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d008      	beq.n	80105d6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105c8:	2b00      	cmp	r3, #0
 80105ca:	d01c      	beq.n	8010606 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80105d0:	6878      	ldr	r0, [r7, #4]
 80105d2:	4798      	blx	r3
    }
    return;
 80105d4:	e017      	b.n	8010606 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80105d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80105da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d012      	beq.n	8010608 <HAL_UART_IRQHandler+0x604>
 80105e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80105e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d00c      	beq.n	8010608 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80105ee:	6878      	ldr	r0, [r7, #4]
 80105f0:	f000 ff23 	bl	801143a <UART_EndTransmit_IT>
    return;
 80105f4:	e008      	b.n	8010608 <HAL_UART_IRQHandler+0x604>
      return;
 80105f6:	bf00      	nop
 80105f8:	e006      	b.n	8010608 <HAL_UART_IRQHandler+0x604>
    return;
 80105fa:	bf00      	nop
 80105fc:	e004      	b.n	8010608 <HAL_UART_IRQHandler+0x604>
      return;
 80105fe:	bf00      	nop
 8010600:	e002      	b.n	8010608 <HAL_UART_IRQHandler+0x604>
      return;
 8010602:	bf00      	nop
 8010604:	e000      	b.n	8010608 <HAL_UART_IRQHandler+0x604>
    return;
 8010606:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8010608:	37e8      	adds	r7, #232	@ 0xe8
 801060a:	46bd      	mov	sp, r7
 801060c:	bd80      	pop	{r7, pc}
 801060e:	bf00      	nop

08010610 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8010610:	b480      	push	{r7}
 8010612:	b083      	sub	sp, #12
 8010614:	af00      	add	r7, sp, #0
 8010616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8010618:	bf00      	nop
 801061a:	370c      	adds	r7, #12
 801061c:	46bd      	mov	sp, r7
 801061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010622:	4770      	bx	lr

08010624 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8010624:	b480      	push	{r7}
 8010626:	b083      	sub	sp, #12
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
 801062c:	460b      	mov	r3, r1
 801062e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8010630:	bf00      	nop
 8010632:	370c      	adds	r7, #12
 8010634:	46bd      	mov	sp, r7
 8010636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063a:	4770      	bx	lr

0801063c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801063c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010640:	b08a      	sub	sp, #40	@ 0x28
 8010642:	af00      	add	r7, sp, #0
 8010644:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010646:	2300      	movs	r3, #0
 8010648:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	689a      	ldr	r2, [r3, #8]
 8010650:	68fb      	ldr	r3, [r7, #12]
 8010652:	691b      	ldr	r3, [r3, #16]
 8010654:	431a      	orrs	r2, r3
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	695b      	ldr	r3, [r3, #20]
 801065a:	431a      	orrs	r2, r3
 801065c:	68fb      	ldr	r3, [r7, #12]
 801065e:	69db      	ldr	r3, [r3, #28]
 8010660:	4313      	orrs	r3, r2
 8010662:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	681a      	ldr	r2, [r3, #0]
 801066a:	4ba4      	ldr	r3, [pc, #656]	@ (80108fc <UART_SetConfig+0x2c0>)
 801066c:	4013      	ands	r3, r2
 801066e:	68fa      	ldr	r2, [r7, #12]
 8010670:	6812      	ldr	r2, [r2, #0]
 8010672:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010674:	430b      	orrs	r3, r1
 8010676:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010678:	68fb      	ldr	r3, [r7, #12]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	685b      	ldr	r3, [r3, #4]
 801067e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	68da      	ldr	r2, [r3, #12]
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	681b      	ldr	r3, [r3, #0]
 801068a:	430a      	orrs	r2, r1
 801068c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801068e:	68fb      	ldr	r3, [r7, #12]
 8010690:	699b      	ldr	r3, [r3, #24]
 8010692:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010694:	68fb      	ldr	r3, [r7, #12]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	4a99      	ldr	r2, [pc, #612]	@ (8010900 <UART_SetConfig+0x2c4>)
 801069a:	4293      	cmp	r3, r2
 801069c:	d004      	beq.n	80106a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	6a1b      	ldr	r3, [r3, #32]
 80106a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80106a4:	4313      	orrs	r3, r2
 80106a6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80106a8:	68fb      	ldr	r3, [r7, #12]
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	689b      	ldr	r3, [r3, #8]
 80106ae:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80106b2:	68fb      	ldr	r3, [r7, #12]
 80106b4:	681b      	ldr	r3, [r3, #0]
 80106b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80106b8:	430a      	orrs	r2, r1
 80106ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	4a90      	ldr	r2, [pc, #576]	@ (8010904 <UART_SetConfig+0x2c8>)
 80106c2:	4293      	cmp	r3, r2
 80106c4:	d126      	bne.n	8010714 <UART_SetConfig+0xd8>
 80106c6:	4b90      	ldr	r3, [pc, #576]	@ (8010908 <UART_SetConfig+0x2cc>)
 80106c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80106cc:	f003 0303 	and.w	r3, r3, #3
 80106d0:	2b03      	cmp	r3, #3
 80106d2:	d81b      	bhi.n	801070c <UART_SetConfig+0xd0>
 80106d4:	a201      	add	r2, pc, #4	@ (adr r2, 80106dc <UART_SetConfig+0xa0>)
 80106d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80106da:	bf00      	nop
 80106dc:	080106ed 	.word	0x080106ed
 80106e0:	080106fd 	.word	0x080106fd
 80106e4:	080106f5 	.word	0x080106f5
 80106e8:	08010705 	.word	0x08010705
 80106ec:	2301      	movs	r3, #1
 80106ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80106f2:	e116      	b.n	8010922 <UART_SetConfig+0x2e6>
 80106f4:	2302      	movs	r3, #2
 80106f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80106fa:	e112      	b.n	8010922 <UART_SetConfig+0x2e6>
 80106fc:	2304      	movs	r3, #4
 80106fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010702:	e10e      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010704:	2308      	movs	r3, #8
 8010706:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801070a:	e10a      	b.n	8010922 <UART_SetConfig+0x2e6>
 801070c:	2310      	movs	r3, #16
 801070e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010712:	e106      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010714:	68fb      	ldr	r3, [r7, #12]
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	4a7c      	ldr	r2, [pc, #496]	@ (801090c <UART_SetConfig+0x2d0>)
 801071a:	4293      	cmp	r3, r2
 801071c:	d138      	bne.n	8010790 <UART_SetConfig+0x154>
 801071e:	4b7a      	ldr	r3, [pc, #488]	@ (8010908 <UART_SetConfig+0x2cc>)
 8010720:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010724:	f003 030c 	and.w	r3, r3, #12
 8010728:	2b0c      	cmp	r3, #12
 801072a:	d82d      	bhi.n	8010788 <UART_SetConfig+0x14c>
 801072c:	a201      	add	r2, pc, #4	@ (adr r2, 8010734 <UART_SetConfig+0xf8>)
 801072e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010732:	bf00      	nop
 8010734:	08010769 	.word	0x08010769
 8010738:	08010789 	.word	0x08010789
 801073c:	08010789 	.word	0x08010789
 8010740:	08010789 	.word	0x08010789
 8010744:	08010779 	.word	0x08010779
 8010748:	08010789 	.word	0x08010789
 801074c:	08010789 	.word	0x08010789
 8010750:	08010789 	.word	0x08010789
 8010754:	08010771 	.word	0x08010771
 8010758:	08010789 	.word	0x08010789
 801075c:	08010789 	.word	0x08010789
 8010760:	08010789 	.word	0x08010789
 8010764:	08010781 	.word	0x08010781
 8010768:	2300      	movs	r3, #0
 801076a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801076e:	e0d8      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010770:	2302      	movs	r3, #2
 8010772:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010776:	e0d4      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010778:	2304      	movs	r3, #4
 801077a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801077e:	e0d0      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010780:	2308      	movs	r3, #8
 8010782:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010786:	e0cc      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010788:	2310      	movs	r3, #16
 801078a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801078e:	e0c8      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	4a5e      	ldr	r2, [pc, #376]	@ (8010910 <UART_SetConfig+0x2d4>)
 8010796:	4293      	cmp	r3, r2
 8010798:	d125      	bne.n	80107e6 <UART_SetConfig+0x1aa>
 801079a:	4b5b      	ldr	r3, [pc, #364]	@ (8010908 <UART_SetConfig+0x2cc>)
 801079c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80107a0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80107a4:	2b30      	cmp	r3, #48	@ 0x30
 80107a6:	d016      	beq.n	80107d6 <UART_SetConfig+0x19a>
 80107a8:	2b30      	cmp	r3, #48	@ 0x30
 80107aa:	d818      	bhi.n	80107de <UART_SetConfig+0x1a2>
 80107ac:	2b20      	cmp	r3, #32
 80107ae:	d00a      	beq.n	80107c6 <UART_SetConfig+0x18a>
 80107b0:	2b20      	cmp	r3, #32
 80107b2:	d814      	bhi.n	80107de <UART_SetConfig+0x1a2>
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d002      	beq.n	80107be <UART_SetConfig+0x182>
 80107b8:	2b10      	cmp	r3, #16
 80107ba:	d008      	beq.n	80107ce <UART_SetConfig+0x192>
 80107bc:	e00f      	b.n	80107de <UART_SetConfig+0x1a2>
 80107be:	2300      	movs	r3, #0
 80107c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80107c4:	e0ad      	b.n	8010922 <UART_SetConfig+0x2e6>
 80107c6:	2302      	movs	r3, #2
 80107c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80107cc:	e0a9      	b.n	8010922 <UART_SetConfig+0x2e6>
 80107ce:	2304      	movs	r3, #4
 80107d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80107d4:	e0a5      	b.n	8010922 <UART_SetConfig+0x2e6>
 80107d6:	2308      	movs	r3, #8
 80107d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80107dc:	e0a1      	b.n	8010922 <UART_SetConfig+0x2e6>
 80107de:	2310      	movs	r3, #16
 80107e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80107e4:	e09d      	b.n	8010922 <UART_SetConfig+0x2e6>
 80107e6:	68fb      	ldr	r3, [r7, #12]
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	4a4a      	ldr	r2, [pc, #296]	@ (8010914 <UART_SetConfig+0x2d8>)
 80107ec:	4293      	cmp	r3, r2
 80107ee:	d125      	bne.n	801083c <UART_SetConfig+0x200>
 80107f0:	4b45      	ldr	r3, [pc, #276]	@ (8010908 <UART_SetConfig+0x2cc>)
 80107f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80107f6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80107fa:	2bc0      	cmp	r3, #192	@ 0xc0
 80107fc:	d016      	beq.n	801082c <UART_SetConfig+0x1f0>
 80107fe:	2bc0      	cmp	r3, #192	@ 0xc0
 8010800:	d818      	bhi.n	8010834 <UART_SetConfig+0x1f8>
 8010802:	2b80      	cmp	r3, #128	@ 0x80
 8010804:	d00a      	beq.n	801081c <UART_SetConfig+0x1e0>
 8010806:	2b80      	cmp	r3, #128	@ 0x80
 8010808:	d814      	bhi.n	8010834 <UART_SetConfig+0x1f8>
 801080a:	2b00      	cmp	r3, #0
 801080c:	d002      	beq.n	8010814 <UART_SetConfig+0x1d8>
 801080e:	2b40      	cmp	r3, #64	@ 0x40
 8010810:	d008      	beq.n	8010824 <UART_SetConfig+0x1e8>
 8010812:	e00f      	b.n	8010834 <UART_SetConfig+0x1f8>
 8010814:	2300      	movs	r3, #0
 8010816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801081a:	e082      	b.n	8010922 <UART_SetConfig+0x2e6>
 801081c:	2302      	movs	r3, #2
 801081e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010822:	e07e      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010824:	2304      	movs	r3, #4
 8010826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801082a:	e07a      	b.n	8010922 <UART_SetConfig+0x2e6>
 801082c:	2308      	movs	r3, #8
 801082e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010832:	e076      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010834:	2310      	movs	r3, #16
 8010836:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801083a:	e072      	b.n	8010922 <UART_SetConfig+0x2e6>
 801083c:	68fb      	ldr	r3, [r7, #12]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	4a35      	ldr	r2, [pc, #212]	@ (8010918 <UART_SetConfig+0x2dc>)
 8010842:	4293      	cmp	r3, r2
 8010844:	d12a      	bne.n	801089c <UART_SetConfig+0x260>
 8010846:	4b30      	ldr	r3, [pc, #192]	@ (8010908 <UART_SetConfig+0x2cc>)
 8010848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801084c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010850:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010854:	d01a      	beq.n	801088c <UART_SetConfig+0x250>
 8010856:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801085a:	d81b      	bhi.n	8010894 <UART_SetConfig+0x258>
 801085c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010860:	d00c      	beq.n	801087c <UART_SetConfig+0x240>
 8010862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010866:	d815      	bhi.n	8010894 <UART_SetConfig+0x258>
 8010868:	2b00      	cmp	r3, #0
 801086a:	d003      	beq.n	8010874 <UART_SetConfig+0x238>
 801086c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010870:	d008      	beq.n	8010884 <UART_SetConfig+0x248>
 8010872:	e00f      	b.n	8010894 <UART_SetConfig+0x258>
 8010874:	2300      	movs	r3, #0
 8010876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801087a:	e052      	b.n	8010922 <UART_SetConfig+0x2e6>
 801087c:	2302      	movs	r3, #2
 801087e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010882:	e04e      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010884:	2304      	movs	r3, #4
 8010886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801088a:	e04a      	b.n	8010922 <UART_SetConfig+0x2e6>
 801088c:	2308      	movs	r3, #8
 801088e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8010892:	e046      	b.n	8010922 <UART_SetConfig+0x2e6>
 8010894:	2310      	movs	r3, #16
 8010896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801089a:	e042      	b.n	8010922 <UART_SetConfig+0x2e6>
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	4a17      	ldr	r2, [pc, #92]	@ (8010900 <UART_SetConfig+0x2c4>)
 80108a2:	4293      	cmp	r3, r2
 80108a4:	d13a      	bne.n	801091c <UART_SetConfig+0x2e0>
 80108a6:	4b18      	ldr	r3, [pc, #96]	@ (8010908 <UART_SetConfig+0x2cc>)
 80108a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80108b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80108b4:	d01a      	beq.n	80108ec <UART_SetConfig+0x2b0>
 80108b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80108ba:	d81b      	bhi.n	80108f4 <UART_SetConfig+0x2b8>
 80108bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80108c0:	d00c      	beq.n	80108dc <UART_SetConfig+0x2a0>
 80108c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80108c6:	d815      	bhi.n	80108f4 <UART_SetConfig+0x2b8>
 80108c8:	2b00      	cmp	r3, #0
 80108ca:	d003      	beq.n	80108d4 <UART_SetConfig+0x298>
 80108cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80108d0:	d008      	beq.n	80108e4 <UART_SetConfig+0x2a8>
 80108d2:	e00f      	b.n	80108f4 <UART_SetConfig+0x2b8>
 80108d4:	2300      	movs	r3, #0
 80108d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80108da:	e022      	b.n	8010922 <UART_SetConfig+0x2e6>
 80108dc:	2302      	movs	r3, #2
 80108de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80108e2:	e01e      	b.n	8010922 <UART_SetConfig+0x2e6>
 80108e4:	2304      	movs	r3, #4
 80108e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80108ea:	e01a      	b.n	8010922 <UART_SetConfig+0x2e6>
 80108ec:	2308      	movs	r3, #8
 80108ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80108f2:	e016      	b.n	8010922 <UART_SetConfig+0x2e6>
 80108f4:	2310      	movs	r3, #16
 80108f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80108fa:	e012      	b.n	8010922 <UART_SetConfig+0x2e6>
 80108fc:	efff69f3 	.word	0xefff69f3
 8010900:	40008000 	.word	0x40008000
 8010904:	40013800 	.word	0x40013800
 8010908:	40021000 	.word	0x40021000
 801090c:	40004400 	.word	0x40004400
 8010910:	40004800 	.word	0x40004800
 8010914:	40004c00 	.word	0x40004c00
 8010918:	40005000 	.word	0x40005000
 801091c:	2310      	movs	r3, #16
 801091e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	681b      	ldr	r3, [r3, #0]
 8010926:	4a9f      	ldr	r2, [pc, #636]	@ (8010ba4 <UART_SetConfig+0x568>)
 8010928:	4293      	cmp	r3, r2
 801092a:	d17a      	bne.n	8010a22 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801092c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010930:	2b08      	cmp	r3, #8
 8010932:	d824      	bhi.n	801097e <UART_SetConfig+0x342>
 8010934:	a201      	add	r2, pc, #4	@ (adr r2, 801093c <UART_SetConfig+0x300>)
 8010936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801093a:	bf00      	nop
 801093c:	08010961 	.word	0x08010961
 8010940:	0801097f 	.word	0x0801097f
 8010944:	08010969 	.word	0x08010969
 8010948:	0801097f 	.word	0x0801097f
 801094c:	0801096f 	.word	0x0801096f
 8010950:	0801097f 	.word	0x0801097f
 8010954:	0801097f 	.word	0x0801097f
 8010958:	0801097f 	.word	0x0801097f
 801095c:	08010977 	.word	0x08010977
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010960:	f7fd f9c4 	bl	800dcec <HAL_RCC_GetPCLK1Freq>
 8010964:	61f8      	str	r0, [r7, #28]
        break;
 8010966:	e010      	b.n	801098a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010968:	4b8f      	ldr	r3, [pc, #572]	@ (8010ba8 <UART_SetConfig+0x56c>)
 801096a:	61fb      	str	r3, [r7, #28]
        break;
 801096c:	e00d      	b.n	801098a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801096e:	f7fd f927 	bl	800dbc0 <HAL_RCC_GetSysClockFreq>
 8010972:	61f8      	str	r0, [r7, #28]
        break;
 8010974:	e009      	b.n	801098a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010976:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801097a:	61fb      	str	r3, [r7, #28]
        break;
 801097c:	e005      	b.n	801098a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 801097e:	2300      	movs	r3, #0
 8010980:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8010982:	2301      	movs	r3, #1
 8010984:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010988:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801098a:	69fb      	ldr	r3, [r7, #28]
 801098c:	2b00      	cmp	r3, #0
 801098e:	f000 80fb 	beq.w	8010b88 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	685a      	ldr	r2, [r3, #4]
 8010996:	4613      	mov	r3, r2
 8010998:	005b      	lsls	r3, r3, #1
 801099a:	4413      	add	r3, r2
 801099c:	69fa      	ldr	r2, [r7, #28]
 801099e:	429a      	cmp	r2, r3
 80109a0:	d305      	bcc.n	80109ae <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	685b      	ldr	r3, [r3, #4]
 80109a6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80109a8:	69fa      	ldr	r2, [r7, #28]
 80109aa:	429a      	cmp	r2, r3
 80109ac:	d903      	bls.n	80109b6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80109ae:	2301      	movs	r3, #1
 80109b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80109b4:	e0e8      	b.n	8010b88 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80109b6:	69fb      	ldr	r3, [r7, #28]
 80109b8:	2200      	movs	r2, #0
 80109ba:	461c      	mov	r4, r3
 80109bc:	4615      	mov	r5, r2
 80109be:	f04f 0200 	mov.w	r2, #0
 80109c2:	f04f 0300 	mov.w	r3, #0
 80109c6:	022b      	lsls	r3, r5, #8
 80109c8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80109cc:	0222      	lsls	r2, r4, #8
 80109ce:	68f9      	ldr	r1, [r7, #12]
 80109d0:	6849      	ldr	r1, [r1, #4]
 80109d2:	0849      	lsrs	r1, r1, #1
 80109d4:	2000      	movs	r0, #0
 80109d6:	4688      	mov	r8, r1
 80109d8:	4681      	mov	r9, r0
 80109da:	eb12 0a08 	adds.w	sl, r2, r8
 80109de:	eb43 0b09 	adc.w	fp, r3, r9
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	685b      	ldr	r3, [r3, #4]
 80109e6:	2200      	movs	r2, #0
 80109e8:	603b      	str	r3, [r7, #0]
 80109ea:	607a      	str	r2, [r7, #4]
 80109ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80109f0:	4650      	mov	r0, sl
 80109f2:	4659      	mov	r1, fp
 80109f4:	f7f0 fa00 	bl	8000df8 <__aeabi_uldivmod>
 80109f8:	4602      	mov	r2, r0
 80109fa:	460b      	mov	r3, r1
 80109fc:	4613      	mov	r3, r2
 80109fe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010a00:	69bb      	ldr	r3, [r7, #24]
 8010a02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010a06:	d308      	bcc.n	8010a1a <UART_SetConfig+0x3de>
 8010a08:	69bb      	ldr	r3, [r7, #24]
 8010a0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010a0e:	d204      	bcs.n	8010a1a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	69ba      	ldr	r2, [r7, #24]
 8010a16:	60da      	str	r2, [r3, #12]
 8010a18:	e0b6      	b.n	8010b88 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8010a1a:	2301      	movs	r3, #1
 8010a1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010a20:	e0b2      	b.n	8010b88 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	69db      	ldr	r3, [r3, #28]
 8010a26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010a2a:	d15e      	bne.n	8010aea <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8010a2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010a30:	2b08      	cmp	r3, #8
 8010a32:	d828      	bhi.n	8010a86 <UART_SetConfig+0x44a>
 8010a34:	a201      	add	r2, pc, #4	@ (adr r2, 8010a3c <UART_SetConfig+0x400>)
 8010a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a3a:	bf00      	nop
 8010a3c:	08010a61 	.word	0x08010a61
 8010a40:	08010a69 	.word	0x08010a69
 8010a44:	08010a71 	.word	0x08010a71
 8010a48:	08010a87 	.word	0x08010a87
 8010a4c:	08010a77 	.word	0x08010a77
 8010a50:	08010a87 	.word	0x08010a87
 8010a54:	08010a87 	.word	0x08010a87
 8010a58:	08010a87 	.word	0x08010a87
 8010a5c:	08010a7f 	.word	0x08010a7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010a60:	f7fd f944 	bl	800dcec <HAL_RCC_GetPCLK1Freq>
 8010a64:	61f8      	str	r0, [r7, #28]
        break;
 8010a66:	e014      	b.n	8010a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010a68:	f7fd f956 	bl	800dd18 <HAL_RCC_GetPCLK2Freq>
 8010a6c:	61f8      	str	r0, [r7, #28]
        break;
 8010a6e:	e010      	b.n	8010a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010a70:	4b4d      	ldr	r3, [pc, #308]	@ (8010ba8 <UART_SetConfig+0x56c>)
 8010a72:	61fb      	str	r3, [r7, #28]
        break;
 8010a74:	e00d      	b.n	8010a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010a76:	f7fd f8a3 	bl	800dbc0 <HAL_RCC_GetSysClockFreq>
 8010a7a:	61f8      	str	r0, [r7, #28]
        break;
 8010a7c:	e009      	b.n	8010a92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010a7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010a82:	61fb      	str	r3, [r7, #28]
        break;
 8010a84:	e005      	b.n	8010a92 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8010a86:	2300      	movs	r3, #0
 8010a88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8010a8a:	2301      	movs	r3, #1
 8010a8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010a90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010a92:	69fb      	ldr	r3, [r7, #28]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	d077      	beq.n	8010b88 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010a98:	69fb      	ldr	r3, [r7, #28]
 8010a9a:	005a      	lsls	r2, r3, #1
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	685b      	ldr	r3, [r3, #4]
 8010aa0:	085b      	lsrs	r3, r3, #1
 8010aa2:	441a      	add	r2, r3
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	685b      	ldr	r3, [r3, #4]
 8010aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8010aac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010aae:	69bb      	ldr	r3, [r7, #24]
 8010ab0:	2b0f      	cmp	r3, #15
 8010ab2:	d916      	bls.n	8010ae2 <UART_SetConfig+0x4a6>
 8010ab4:	69bb      	ldr	r3, [r7, #24]
 8010ab6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010aba:	d212      	bcs.n	8010ae2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010abc:	69bb      	ldr	r3, [r7, #24]
 8010abe:	b29b      	uxth	r3, r3
 8010ac0:	f023 030f 	bic.w	r3, r3, #15
 8010ac4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010ac6:	69bb      	ldr	r3, [r7, #24]
 8010ac8:	085b      	lsrs	r3, r3, #1
 8010aca:	b29b      	uxth	r3, r3
 8010acc:	f003 0307 	and.w	r3, r3, #7
 8010ad0:	b29a      	uxth	r2, r3
 8010ad2:	8afb      	ldrh	r3, [r7, #22]
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	8afa      	ldrh	r2, [r7, #22]
 8010ade:	60da      	str	r2, [r3, #12]
 8010ae0:	e052      	b.n	8010b88 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8010ae2:	2301      	movs	r3, #1
 8010ae4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8010ae8:	e04e      	b.n	8010b88 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8010aea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010aee:	2b08      	cmp	r3, #8
 8010af0:	d827      	bhi.n	8010b42 <UART_SetConfig+0x506>
 8010af2:	a201      	add	r2, pc, #4	@ (adr r2, 8010af8 <UART_SetConfig+0x4bc>)
 8010af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010af8:	08010b1d 	.word	0x08010b1d
 8010afc:	08010b25 	.word	0x08010b25
 8010b00:	08010b2d 	.word	0x08010b2d
 8010b04:	08010b43 	.word	0x08010b43
 8010b08:	08010b33 	.word	0x08010b33
 8010b0c:	08010b43 	.word	0x08010b43
 8010b10:	08010b43 	.word	0x08010b43
 8010b14:	08010b43 	.word	0x08010b43
 8010b18:	08010b3b 	.word	0x08010b3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b1c:	f7fd f8e6 	bl	800dcec <HAL_RCC_GetPCLK1Freq>
 8010b20:	61f8      	str	r0, [r7, #28]
        break;
 8010b22:	e014      	b.n	8010b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b24:	f7fd f8f8 	bl	800dd18 <HAL_RCC_GetPCLK2Freq>
 8010b28:	61f8      	str	r0, [r7, #28]
        break;
 8010b2a:	e010      	b.n	8010b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8010ba8 <UART_SetConfig+0x56c>)
 8010b2e:	61fb      	str	r3, [r7, #28]
        break;
 8010b30:	e00d      	b.n	8010b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010b32:	f7fd f845 	bl	800dbc0 <HAL_RCC_GetSysClockFreq>
 8010b36:	61f8      	str	r0, [r7, #28]
        break;
 8010b38:	e009      	b.n	8010b4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010b3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010b3e:	61fb      	str	r3, [r7, #28]
        break;
 8010b40:	e005      	b.n	8010b4e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8010b42:	2300      	movs	r3, #0
 8010b44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8010b46:	2301      	movs	r3, #1
 8010b48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8010b4c:	bf00      	nop
    }

    if (pclk != 0U)
 8010b4e:	69fb      	ldr	r3, [r7, #28]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d019      	beq.n	8010b88 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	685b      	ldr	r3, [r3, #4]
 8010b58:	085a      	lsrs	r2, r3, #1
 8010b5a:	69fb      	ldr	r3, [r7, #28]
 8010b5c:	441a      	add	r2, r3
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	685b      	ldr	r3, [r3, #4]
 8010b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8010b66:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010b68:	69bb      	ldr	r3, [r7, #24]
 8010b6a:	2b0f      	cmp	r3, #15
 8010b6c:	d909      	bls.n	8010b82 <UART_SetConfig+0x546>
 8010b6e:	69bb      	ldr	r3, [r7, #24]
 8010b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010b74:	d205      	bcs.n	8010b82 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010b76:	69bb      	ldr	r3, [r7, #24]
 8010b78:	b29a      	uxth	r2, r3
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	60da      	str	r2, [r3, #12]
 8010b80:	e002      	b.n	8010b88 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8010b82:	2301      	movs	r3, #1
 8010b84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	2200      	movs	r2, #0
 8010b92:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8010b94:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8010b98:	4618      	mov	r0, r3
 8010b9a:	3728      	adds	r7, #40	@ 0x28
 8010b9c:	46bd      	mov	sp, r7
 8010b9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010ba2:	bf00      	nop
 8010ba4:	40008000 	.word	0x40008000
 8010ba8:	00f42400 	.word	0x00f42400

08010bac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010bac:	b480      	push	{r7}
 8010bae:	b083      	sub	sp, #12
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bb8:	f003 0308 	and.w	r3, r3, #8
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d00a      	beq.n	8010bd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	685b      	ldr	r3, [r3, #4]
 8010bc6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	430a      	orrs	r2, r1
 8010bd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bda:	f003 0301 	and.w	r3, r3, #1
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d00a      	beq.n	8010bf8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	685b      	ldr	r3, [r3, #4]
 8010be8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	681b      	ldr	r3, [r3, #0]
 8010bf4:	430a      	orrs	r2, r1
 8010bf6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bfc:	f003 0302 	and.w	r3, r3, #2
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d00a      	beq.n	8010c1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	681b      	ldr	r3, [r3, #0]
 8010c08:	685b      	ldr	r3, [r3, #4]
 8010c0a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	430a      	orrs	r2, r1
 8010c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c1e:	f003 0304 	and.w	r3, r3, #4
 8010c22:	2b00      	cmp	r3, #0
 8010c24:	d00a      	beq.n	8010c3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	685b      	ldr	r3, [r3, #4]
 8010c2c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	430a      	orrs	r2, r1
 8010c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010c3c:	687b      	ldr	r3, [r7, #4]
 8010c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c40:	f003 0310 	and.w	r3, r3, #16
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d00a      	beq.n	8010c5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	689b      	ldr	r3, [r3, #8]
 8010c4e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681b      	ldr	r3, [r3, #0]
 8010c5a:	430a      	orrs	r2, r1
 8010c5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c62:	f003 0320 	and.w	r3, r3, #32
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d00a      	beq.n	8010c80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	689b      	ldr	r3, [r3, #8]
 8010c70:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	430a      	orrs	r2, r1
 8010c7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d01a      	beq.n	8010cc2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	685b      	ldr	r3, [r3, #4]
 8010c92:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	430a      	orrs	r2, r1
 8010ca0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ca6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010caa:	d10a      	bne.n	8010cc2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	685b      	ldr	r3, [r3, #4]
 8010cb2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010cb6:	687b      	ldr	r3, [r7, #4]
 8010cb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	430a      	orrs	r2, r1
 8010cc0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d00a      	beq.n	8010ce4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	681b      	ldr	r3, [r3, #0]
 8010cd2:	685b      	ldr	r3, [r3, #4]
 8010cd4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	430a      	orrs	r2, r1
 8010ce2:	605a      	str	r2, [r3, #4]
  }
}
 8010ce4:	bf00      	nop
 8010ce6:	370c      	adds	r7, #12
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	b098      	sub	sp, #96	@ 0x60
 8010cf4:	af02      	add	r7, sp, #8
 8010cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	2200      	movs	r2, #0
 8010cfc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010d00:	f7f9 f952 	bl	8009fa8 <HAL_GetTick>
 8010d04:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	f003 0308 	and.w	r3, r3, #8
 8010d10:	2b08      	cmp	r3, #8
 8010d12:	d12e      	bne.n	8010d72 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010d14:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010d18:	9300      	str	r3, [sp, #0]
 8010d1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010d22:	6878      	ldr	r0, [r7, #4]
 8010d24:	f000 f88c 	bl	8010e40 <UART_WaitOnFlagUntilTimeout>
 8010d28:	4603      	mov	r3, r0
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d021      	beq.n	8010d72 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d36:	e853 3f00 	ldrex	r3, [r3]
 8010d3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010d42:	653b      	str	r3, [r7, #80]	@ 0x50
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	681b      	ldr	r3, [r3, #0]
 8010d48:	461a      	mov	r2, r3
 8010d4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010d4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010d4e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010d52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010d54:	e841 2300 	strex	r3, r2, [r1]
 8010d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010d5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d5c:	2b00      	cmp	r3, #0
 8010d5e:	d1e6      	bne.n	8010d2e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8010d60:	687b      	ldr	r3, [r7, #4]
 8010d62:	2220      	movs	r2, #32
 8010d64:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	2200      	movs	r2, #0
 8010d6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010d6e:	2303      	movs	r3, #3
 8010d70:	e062      	b.n	8010e38 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	f003 0304 	and.w	r3, r3, #4
 8010d7c:	2b04      	cmp	r3, #4
 8010d7e:	d149      	bne.n	8010e14 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010d80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010d84:	9300      	str	r3, [sp, #0]
 8010d86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010d88:	2200      	movs	r2, #0
 8010d8a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010d8e:	6878      	ldr	r0, [r7, #4]
 8010d90:	f000 f856 	bl	8010e40 <UART_WaitOnFlagUntilTimeout>
 8010d94:	4603      	mov	r3, r0
 8010d96:	2b00      	cmp	r3, #0
 8010d98:	d03c      	beq.n	8010e14 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010d9a:	687b      	ldr	r3, [r7, #4]
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010da2:	e853 3f00 	ldrex	r3, [r3]
 8010da6:	623b      	str	r3, [r7, #32]
   return(result);
 8010da8:	6a3b      	ldr	r3, [r7, #32]
 8010daa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010dae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	461a      	mov	r2, r3
 8010db6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010db8:	633b      	str	r3, [r7, #48]	@ 0x30
 8010dba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010dbc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010dbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010dc0:	e841 2300 	strex	r3, r2, [r1]
 8010dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d1e6      	bne.n	8010d9a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	3308      	adds	r3, #8
 8010dd2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dd4:	693b      	ldr	r3, [r7, #16]
 8010dd6:	e853 3f00 	ldrex	r3, [r3]
 8010dda:	60fb      	str	r3, [r7, #12]
   return(result);
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	f023 0301 	bic.w	r3, r3, #1
 8010de2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	3308      	adds	r3, #8
 8010dea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010dec:	61fa      	str	r2, [r7, #28]
 8010dee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010df0:	69b9      	ldr	r1, [r7, #24]
 8010df2:	69fa      	ldr	r2, [r7, #28]
 8010df4:	e841 2300 	strex	r3, r2, [r1]
 8010df8:	617b      	str	r3, [r7, #20]
   return(result);
 8010dfa:	697b      	ldr	r3, [r7, #20]
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d1e5      	bne.n	8010dcc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	2220      	movs	r2, #32
 8010e04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	2200      	movs	r2, #0
 8010e0c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010e10:	2303      	movs	r3, #3
 8010e12:	e011      	b.n	8010e38 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2220      	movs	r2, #32
 8010e18:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	2220      	movs	r2, #32
 8010e1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	2200      	movs	r2, #0
 8010e26:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010e28:	687b      	ldr	r3, [r7, #4]
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	2200      	movs	r2, #0
 8010e32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8010e36:	2300      	movs	r3, #0
}
 8010e38:	4618      	mov	r0, r3
 8010e3a:	3758      	adds	r7, #88	@ 0x58
 8010e3c:	46bd      	mov	sp, r7
 8010e3e:	bd80      	pop	{r7, pc}

08010e40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010e40:	b580      	push	{r7, lr}
 8010e42:	b084      	sub	sp, #16
 8010e44:	af00      	add	r7, sp, #0
 8010e46:	60f8      	str	r0, [r7, #12]
 8010e48:	60b9      	str	r1, [r7, #8]
 8010e4a:	603b      	str	r3, [r7, #0]
 8010e4c:	4613      	mov	r3, r2
 8010e4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010e50:	e04f      	b.n	8010ef2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010e52:	69bb      	ldr	r3, [r7, #24]
 8010e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e58:	d04b      	beq.n	8010ef2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010e5a:	f7f9 f8a5 	bl	8009fa8 <HAL_GetTick>
 8010e5e:	4602      	mov	r2, r0
 8010e60:	683b      	ldr	r3, [r7, #0]
 8010e62:	1ad3      	subs	r3, r2, r3
 8010e64:	69ba      	ldr	r2, [r7, #24]
 8010e66:	429a      	cmp	r2, r3
 8010e68:	d302      	bcc.n	8010e70 <UART_WaitOnFlagUntilTimeout+0x30>
 8010e6a:	69bb      	ldr	r3, [r7, #24]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d101      	bne.n	8010e74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010e70:	2303      	movs	r3, #3
 8010e72:	e04e      	b.n	8010f12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	f003 0304 	and.w	r3, r3, #4
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d037      	beq.n	8010ef2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010e82:	68bb      	ldr	r3, [r7, #8]
 8010e84:	2b80      	cmp	r3, #128	@ 0x80
 8010e86:	d034      	beq.n	8010ef2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010e88:	68bb      	ldr	r3, [r7, #8]
 8010e8a:	2b40      	cmp	r3, #64	@ 0x40
 8010e8c:	d031      	beq.n	8010ef2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010e8e:	68fb      	ldr	r3, [r7, #12]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	69db      	ldr	r3, [r3, #28]
 8010e94:	f003 0308 	and.w	r3, r3, #8
 8010e98:	2b08      	cmp	r3, #8
 8010e9a:	d110      	bne.n	8010ebe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	2208      	movs	r2, #8
 8010ea2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010ea4:	68f8      	ldr	r0, [r7, #12]
 8010ea6:	f000 f8ff 	bl	80110a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	2208      	movs	r2, #8
 8010eae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010eba:	2301      	movs	r3, #1
 8010ebc:	e029      	b.n	8010f12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010ebe:	68fb      	ldr	r3, [r7, #12]
 8010ec0:	681b      	ldr	r3, [r3, #0]
 8010ec2:	69db      	ldr	r3, [r3, #28]
 8010ec4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010ec8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010ecc:	d111      	bne.n	8010ef2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	681b      	ldr	r3, [r3, #0]
 8010ed2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010ed6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010ed8:	68f8      	ldr	r0, [r7, #12]
 8010eda:	f000 f8e5 	bl	80110a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	2220      	movs	r2, #32
 8010ee2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	2200      	movs	r2, #0
 8010eea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010eee:	2303      	movs	r3, #3
 8010ef0:	e00f      	b.n	8010f12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	69da      	ldr	r2, [r3, #28]
 8010ef8:	68bb      	ldr	r3, [r7, #8]
 8010efa:	4013      	ands	r3, r2
 8010efc:	68ba      	ldr	r2, [r7, #8]
 8010efe:	429a      	cmp	r2, r3
 8010f00:	bf0c      	ite	eq
 8010f02:	2301      	moveq	r3, #1
 8010f04:	2300      	movne	r3, #0
 8010f06:	b2db      	uxtb	r3, r3
 8010f08:	461a      	mov	r2, r3
 8010f0a:	79fb      	ldrb	r3, [r7, #7]
 8010f0c:	429a      	cmp	r2, r3
 8010f0e:	d0a0      	beq.n	8010e52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010f10:	2300      	movs	r3, #0
}
 8010f12:	4618      	mov	r0, r3
 8010f14:	3710      	adds	r7, #16
 8010f16:	46bd      	mov	sp, r7
 8010f18:	bd80      	pop	{r7, pc}
	...

08010f1c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b096      	sub	sp, #88	@ 0x58
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	60f8      	str	r0, [r7, #12]
 8010f24:	60b9      	str	r1, [r7, #8]
 8010f26:	4613      	mov	r3, r2
 8010f28:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	68ba      	ldr	r2, [r7, #8]
 8010f2e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	88fa      	ldrh	r2, [r7, #6]
 8010f34:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	2200      	movs	r2, #0
 8010f3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	2222      	movs	r2, #34	@ 0x22
 8010f44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d028      	beq.n	8010fa2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f54:	4a3e      	ldr	r2, [pc, #248]	@ (8011050 <UART_Start_Receive_DMA+0x134>)
 8010f56:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f5c:	4a3d      	ldr	r2, [pc, #244]	@ (8011054 <UART_Start_Receive_DMA+0x138>)
 8010f5e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f64:	4a3c      	ldr	r2, [pc, #240]	@ (8011058 <UART_Start_Receive_DMA+0x13c>)
 8010f66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f6c:	2200      	movs	r2, #0
 8010f6e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	3324      	adds	r3, #36	@ 0x24
 8010f7a:	4619      	mov	r1, r3
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010f80:	461a      	mov	r2, r3
 8010f82:	88fb      	ldrh	r3, [r7, #6]
 8010f84:	f7fb fd36 	bl	800c9f4 <HAL_DMA_Start_IT>
 8010f88:	4603      	mov	r3, r0
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d009      	beq.n	8010fa2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010f8e:	68fb      	ldr	r3, [r7, #12]
 8010f90:	2210      	movs	r2, #16
 8010f92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	2220      	movs	r2, #32
 8010f9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8010f9e:	2301      	movs	r3, #1
 8010fa0:	e051      	b.n	8011046 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	691b      	ldr	r3, [r3, #16]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	d018      	beq.n	8010fdc <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010fb2:	e853 3f00 	ldrex	r3, [r3]
 8010fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010fb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010fbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	461a      	mov	r2, r3
 8010fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fc8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010fca:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fcc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010fce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010fd0:	e841 2300 	strex	r3, r2, [r1]
 8010fd4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d1e6      	bne.n	8010faa <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010fdc:	68fb      	ldr	r3, [r7, #12]
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	3308      	adds	r3, #8
 8010fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fe6:	e853 3f00 	ldrex	r3, [r3]
 8010fea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fee:	f043 0301 	orr.w	r3, r3, #1
 8010ff2:	653b      	str	r3, [r7, #80]	@ 0x50
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	681b      	ldr	r3, [r3, #0]
 8010ff8:	3308      	adds	r3, #8
 8010ffa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010ffc:	637a      	str	r2, [r7, #52]	@ 0x34
 8010ffe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011000:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011002:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011004:	e841 2300 	strex	r3, r2, [r1]
 8011008:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801100a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801100c:	2b00      	cmp	r3, #0
 801100e:	d1e5      	bne.n	8010fdc <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011010:	68fb      	ldr	r3, [r7, #12]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	3308      	adds	r3, #8
 8011016:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011018:	697b      	ldr	r3, [r7, #20]
 801101a:	e853 3f00 	ldrex	r3, [r3]
 801101e:	613b      	str	r3, [r7, #16]
   return(result);
 8011020:	693b      	ldr	r3, [r7, #16]
 8011022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	3308      	adds	r3, #8
 801102e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011030:	623a      	str	r2, [r7, #32]
 8011032:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011034:	69f9      	ldr	r1, [r7, #28]
 8011036:	6a3a      	ldr	r2, [r7, #32]
 8011038:	e841 2300 	strex	r3, r2, [r1]
 801103c:	61bb      	str	r3, [r7, #24]
   return(result);
 801103e:	69bb      	ldr	r3, [r7, #24]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d1e5      	bne.n	8011010 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8011044:	2300      	movs	r3, #0
}
 8011046:	4618      	mov	r0, r3
 8011048:	3758      	adds	r7, #88	@ 0x58
 801104a:	46bd      	mov	sp, r7
 801104c:	bd80      	pop	{r7, pc}
 801104e:	bf00      	nop
 8011050:	08011227 	.word	0x08011227
 8011054:	08011353 	.word	0x08011353
 8011058:	08011391 	.word	0x08011391

0801105c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801105c:	b480      	push	{r7}
 801105e:	b089      	sub	sp, #36	@ 0x24
 8011060:	af00      	add	r7, sp, #0
 8011062:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	e853 3f00 	ldrex	r3, [r3]
 8011070:	60bb      	str	r3, [r7, #8]
   return(result);
 8011072:	68bb      	ldr	r3, [r7, #8]
 8011074:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8011078:	61fb      	str	r3, [r7, #28]
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	461a      	mov	r2, r3
 8011080:	69fb      	ldr	r3, [r7, #28]
 8011082:	61bb      	str	r3, [r7, #24]
 8011084:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011086:	6979      	ldr	r1, [r7, #20]
 8011088:	69ba      	ldr	r2, [r7, #24]
 801108a:	e841 2300 	strex	r3, r2, [r1]
 801108e:	613b      	str	r3, [r7, #16]
   return(result);
 8011090:	693b      	ldr	r3, [r7, #16]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d1e6      	bne.n	8011064 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	2220      	movs	r2, #32
 801109a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 801109c:	bf00      	nop
 801109e:	3724      	adds	r7, #36	@ 0x24
 80110a0:	46bd      	mov	sp, r7
 80110a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110a6:	4770      	bx	lr

080110a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80110a8:	b480      	push	{r7}
 80110aa:	b095      	sub	sp, #84	@ 0x54
 80110ac:	af00      	add	r7, sp, #0
 80110ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	681b      	ldr	r3, [r3, #0]
 80110b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110b8:	e853 3f00 	ldrex	r3, [r3]
 80110bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80110be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80110c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	461a      	mov	r2, r3
 80110cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80110d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80110d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80110d6:	e841 2300 	strex	r3, r2, [r1]
 80110da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80110dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d1e6      	bne.n	80110b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	3308      	adds	r3, #8
 80110e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110ea:	6a3b      	ldr	r3, [r7, #32]
 80110ec:	e853 3f00 	ldrex	r3, [r3]
 80110f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80110f2:	69fb      	ldr	r3, [r7, #28]
 80110f4:	f023 0301 	bic.w	r3, r3, #1
 80110f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	3308      	adds	r3, #8
 8011100:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011102:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011104:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011106:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011108:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801110a:	e841 2300 	strex	r3, r2, [r1]
 801110e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011112:	2b00      	cmp	r3, #0
 8011114:	d1e5      	bne.n	80110e2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801111a:	2b01      	cmp	r3, #1
 801111c:	d118      	bne.n	8011150 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801111e:	687b      	ldr	r3, [r7, #4]
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	e853 3f00 	ldrex	r3, [r3]
 801112a:	60bb      	str	r3, [r7, #8]
   return(result);
 801112c:	68bb      	ldr	r3, [r7, #8]
 801112e:	f023 0310 	bic.w	r3, r3, #16
 8011132:	647b      	str	r3, [r7, #68]	@ 0x44
 8011134:	687b      	ldr	r3, [r7, #4]
 8011136:	681b      	ldr	r3, [r3, #0]
 8011138:	461a      	mov	r2, r3
 801113a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801113c:	61bb      	str	r3, [r7, #24]
 801113e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011140:	6979      	ldr	r1, [r7, #20]
 8011142:	69ba      	ldr	r2, [r7, #24]
 8011144:	e841 2300 	strex	r3, r2, [r1]
 8011148:	613b      	str	r3, [r7, #16]
   return(result);
 801114a:	693b      	ldr	r3, [r7, #16]
 801114c:	2b00      	cmp	r3, #0
 801114e:	d1e6      	bne.n	801111e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	2220      	movs	r2, #32
 8011154:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011158:	687b      	ldr	r3, [r7, #4]
 801115a:	2200      	movs	r2, #0
 801115c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	2200      	movs	r2, #0
 8011162:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8011164:	bf00      	nop
 8011166:	3754      	adds	r7, #84	@ 0x54
 8011168:	46bd      	mov	sp, r7
 801116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801116e:	4770      	bx	lr

08011170 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8011170:	b580      	push	{r7, lr}
 8011172:	b090      	sub	sp, #64	@ 0x40
 8011174:	af00      	add	r7, sp, #0
 8011176:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801117c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	f003 0320 	and.w	r3, r3, #32
 8011188:	2b00      	cmp	r3, #0
 801118a:	d137      	bne.n	80111fc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 801118c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801118e:	2200      	movs	r2, #0
 8011190:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011194:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	3308      	adds	r3, #8
 801119a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801119e:	e853 3f00 	ldrex	r3, [r3]
 80111a2:	623b      	str	r3, [r7, #32]
   return(result);
 80111a4:	6a3b      	ldr	r3, [r7, #32]
 80111a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80111aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80111ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	3308      	adds	r3, #8
 80111b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80111b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80111b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80111ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80111bc:	e841 2300 	strex	r3, r2, [r1]
 80111c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80111c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d1e5      	bne.n	8011194 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80111c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111ce:	693b      	ldr	r3, [r7, #16]
 80111d0:	e853 3f00 	ldrex	r3, [r3]
 80111d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80111de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111e0:	681b      	ldr	r3, [r3, #0]
 80111e2:	461a      	mov	r2, r3
 80111e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111e6:	61fb      	str	r3, [r7, #28]
 80111e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111ea:	69b9      	ldr	r1, [r7, #24]
 80111ec:	69fa      	ldr	r2, [r7, #28]
 80111ee:	e841 2300 	strex	r3, r2, [r1]
 80111f2:	617b      	str	r3, [r7, #20]
   return(result);
 80111f4:	697b      	ldr	r3, [r7, #20]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d1e6      	bne.n	80111c8 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80111fa:	e002      	b.n	8011202 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80111fc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80111fe:	f7f6 fde1 	bl	8007dc4 <HAL_UART_TxCpltCallback>
}
 8011202:	bf00      	nop
 8011204:	3740      	adds	r7, #64	@ 0x40
 8011206:	46bd      	mov	sp, r7
 8011208:	bd80      	pop	{r7, pc}

0801120a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801120a:	b580      	push	{r7, lr}
 801120c:	b084      	sub	sp, #16
 801120e:	af00      	add	r7, sp, #0
 8011210:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011216:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8011218:	68f8      	ldr	r0, [r7, #12]
 801121a:	f7ff f9f9 	bl	8010610 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801121e:	bf00      	nop
 8011220:	3710      	adds	r7, #16
 8011222:	46bd      	mov	sp, r7
 8011224:	bd80      	pop	{r7, pc}

08011226 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8011226:	b580      	push	{r7, lr}
 8011228:	b09c      	sub	sp, #112	@ 0x70
 801122a:	af00      	add	r7, sp, #0
 801122c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011232:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	681b      	ldr	r3, [r3, #0]
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	f003 0320 	and.w	r3, r3, #32
 801123e:	2b00      	cmp	r3, #0
 8011240:	d171      	bne.n	8011326 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8011242:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011244:	2200      	movs	r2, #0
 8011246:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801124a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011250:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011252:	e853 3f00 	ldrex	r3, [r3]
 8011256:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011258:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801125a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801125e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8011260:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	461a      	mov	r2, r3
 8011266:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011268:	65bb      	str	r3, [r7, #88]	@ 0x58
 801126a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801126c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801126e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011270:	e841 2300 	strex	r3, r2, [r1]
 8011274:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011276:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011278:	2b00      	cmp	r3, #0
 801127a:	d1e6      	bne.n	801124a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801127c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	3308      	adds	r3, #8
 8011282:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011286:	e853 3f00 	ldrex	r3, [r3]
 801128a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801128c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801128e:	f023 0301 	bic.w	r3, r3, #1
 8011292:	667b      	str	r3, [r7, #100]	@ 0x64
 8011294:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011296:	681b      	ldr	r3, [r3, #0]
 8011298:	3308      	adds	r3, #8
 801129a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801129c:	647a      	str	r2, [r7, #68]	@ 0x44
 801129e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80112a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80112a4:	e841 2300 	strex	r3, r2, [r1]
 80112a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80112aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d1e5      	bne.n	801127c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80112b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	3308      	adds	r3, #8
 80112b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ba:	e853 3f00 	ldrex	r3, [r3]
 80112be:	623b      	str	r3, [r7, #32]
   return(result);
 80112c0:	6a3b      	ldr	r3, [r7, #32]
 80112c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80112c6:	663b      	str	r3, [r7, #96]	@ 0x60
 80112c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	3308      	adds	r3, #8
 80112ce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80112d0:	633a      	str	r2, [r7, #48]	@ 0x30
 80112d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80112d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80112d8:	e841 2300 	strex	r3, r2, [r1]
 80112dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80112de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d1e5      	bne.n	80112b0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80112e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80112e6:	2220      	movs	r2, #32
 80112e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80112ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80112ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80112f0:	2b01      	cmp	r3, #1
 80112f2:	d118      	bne.n	8011326 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80112f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112fa:	693b      	ldr	r3, [r7, #16]
 80112fc:	e853 3f00 	ldrex	r3, [r3]
 8011300:	60fb      	str	r3, [r7, #12]
   return(result);
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	f023 0310 	bic.w	r3, r3, #16
 8011308:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801130a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	461a      	mov	r2, r3
 8011310:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011312:	61fb      	str	r3, [r7, #28]
 8011314:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011316:	69b9      	ldr	r1, [r7, #24]
 8011318:	69fa      	ldr	r2, [r7, #28]
 801131a:	e841 2300 	strex	r3, r2, [r1]
 801131e:	617b      	str	r3, [r7, #20]
   return(result);
 8011320:	697b      	ldr	r3, [r7, #20]
 8011322:	2b00      	cmp	r3, #0
 8011324:	d1e6      	bne.n	80112f4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011326:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011328:	2200      	movs	r2, #0
 801132a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801132c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801132e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011330:	2b01      	cmp	r3, #1
 8011332:	d107      	bne.n	8011344 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011334:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011336:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 801133a:	4619      	mov	r1, r3
 801133c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801133e:	f7ff f971 	bl	8010624 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011342:	e002      	b.n	801134a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8011344:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011346:	f7f6 fdb1 	bl	8007eac <HAL_UART_RxCpltCallback>
}
 801134a:	bf00      	nop
 801134c:	3770      	adds	r7, #112	@ 0x70
 801134e:	46bd      	mov	sp, r7
 8011350:	bd80      	pop	{r7, pc}

08011352 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8011352:	b580      	push	{r7, lr}
 8011354:	b084      	sub	sp, #16
 8011356:	af00      	add	r7, sp, #0
 8011358:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801135e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	2201      	movs	r2, #1
 8011364:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801136a:	2b01      	cmp	r3, #1
 801136c:	d109      	bne.n	8011382 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8011374:	085b      	lsrs	r3, r3, #1
 8011376:	b29b      	uxth	r3, r3
 8011378:	4619      	mov	r1, r3
 801137a:	68f8      	ldr	r0, [r7, #12]
 801137c:	f7ff f952 	bl	8010624 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8011380:	e002      	b.n	8011388 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8011382:	68f8      	ldr	r0, [r7, #12]
 8011384:	f7f6 fd58 	bl	8007e38 <HAL_UART_RxHalfCpltCallback>
}
 8011388:	bf00      	nop
 801138a:	3710      	adds	r7, #16
 801138c:	46bd      	mov	sp, r7
 801138e:	bd80      	pop	{r7, pc}

08011390 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011390:	b580      	push	{r7, lr}
 8011392:	b086      	sub	sp, #24
 8011394:	af00      	add	r7, sp, #0
 8011396:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801139c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801139e:	697b      	ldr	r3, [r7, #20]
 80113a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80113a2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80113a4:	697b      	ldr	r3, [r7, #20]
 80113a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80113aa:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80113ac:	697b      	ldr	r3, [r7, #20]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	689b      	ldr	r3, [r3, #8]
 80113b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80113b6:	2b80      	cmp	r3, #128	@ 0x80
 80113b8:	d109      	bne.n	80113ce <UART_DMAError+0x3e>
 80113ba:	693b      	ldr	r3, [r7, #16]
 80113bc:	2b21      	cmp	r3, #33	@ 0x21
 80113be:	d106      	bne.n	80113ce <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80113c0:	697b      	ldr	r3, [r7, #20]
 80113c2:	2200      	movs	r2, #0
 80113c4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 80113c8:	6978      	ldr	r0, [r7, #20]
 80113ca:	f7ff fe47 	bl	801105c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80113ce:	697b      	ldr	r3, [r7, #20]
 80113d0:	681b      	ldr	r3, [r3, #0]
 80113d2:	689b      	ldr	r3, [r3, #8]
 80113d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80113d8:	2b40      	cmp	r3, #64	@ 0x40
 80113da:	d109      	bne.n	80113f0 <UART_DMAError+0x60>
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	2b22      	cmp	r3, #34	@ 0x22
 80113e0:	d106      	bne.n	80113f0 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80113e2:	697b      	ldr	r3, [r7, #20]
 80113e4:	2200      	movs	r2, #0
 80113e6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 80113ea:	6978      	ldr	r0, [r7, #20]
 80113ec:	f7ff fe5c 	bl	80110a8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80113f0:	697b      	ldr	r3, [r7, #20]
 80113f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80113f6:	f043 0210 	orr.w	r2, r3, #16
 80113fa:	697b      	ldr	r3, [r7, #20]
 80113fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011400:	6978      	ldr	r0, [r7, #20]
 8011402:	f7f6 fd8d 	bl	8007f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011406:	bf00      	nop
 8011408:	3718      	adds	r7, #24
 801140a:	46bd      	mov	sp, r7
 801140c:	bd80      	pop	{r7, pc}

0801140e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801140e:	b580      	push	{r7, lr}
 8011410:	b084      	sub	sp, #16
 8011412:	af00      	add	r7, sp, #0
 8011414:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801141a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	2200      	movs	r2, #0
 8011420:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	2200      	movs	r2, #0
 8011428:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801142c:	68f8      	ldr	r0, [r7, #12]
 801142e:	f7f6 fd77 	bl	8007f20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011432:	bf00      	nop
 8011434:	3710      	adds	r7, #16
 8011436:	46bd      	mov	sp, r7
 8011438:	bd80      	pop	{r7, pc}

0801143a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801143a:	b580      	push	{r7, lr}
 801143c:	b088      	sub	sp, #32
 801143e:	af00      	add	r7, sp, #0
 8011440:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	e853 3f00 	ldrex	r3, [r3]
 801144e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011450:	68bb      	ldr	r3, [r7, #8]
 8011452:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011456:	61fb      	str	r3, [r7, #28]
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	461a      	mov	r2, r3
 801145e:	69fb      	ldr	r3, [r7, #28]
 8011460:	61bb      	str	r3, [r7, #24]
 8011462:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011464:	6979      	ldr	r1, [r7, #20]
 8011466:	69ba      	ldr	r2, [r7, #24]
 8011468:	e841 2300 	strex	r3, r2, [r1]
 801146c:	613b      	str	r3, [r7, #16]
   return(result);
 801146e:	693b      	ldr	r3, [r7, #16]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d1e6      	bne.n	8011442 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	2220      	movs	r2, #32
 8011478:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	2200      	movs	r2, #0
 801147e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011480:	6878      	ldr	r0, [r7, #4]
 8011482:	f7f6 fc9f 	bl	8007dc4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011486:	bf00      	nop
 8011488:	3720      	adds	r7, #32
 801148a:	46bd      	mov	sp, r7
 801148c:	bd80      	pop	{r7, pc}

0801148e <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 801148e:	b580      	push	{r7, lr}
 8011490:	b086      	sub	sp, #24
 8011492:	af00      	add	r7, sp, #0
 8011494:	60f8      	str	r0, [r7, #12]
 8011496:	60b9      	str	r1, [r7, #8]
 8011498:	607a      	str	r2, [r7, #4]
 801149a:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d101      	bne.n	80114a6 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 80114a2:	2301      	movs	r3, #1
 80114a4:	e056      	b.n	8011554 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d106      	bne.n	80114bc <HAL_RS485Ex_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	2200      	movs	r2, #0
 80114b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80114b6:	68f8      	ldr	r0, [r7, #12]
 80114b8:	f7f8 fad0 	bl	8009a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	2224      	movs	r2, #36	@ 0x24
 80114c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80114c2:	68fb      	ldr	r3, [r7, #12]
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	681a      	ldr	r2, [r3, #0]
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	681b      	ldr	r3, [r3, #0]
 80114cc:	f022 0201 	bic.w	r2, r2, #1
 80114d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d002      	beq.n	80114e0 <HAL_RS485Ex_Init+0x52>
  {
    UART_AdvFeatureConfig(huart);
 80114da:	68f8      	ldr	r0, [r7, #12]
 80114dc:	f7ff fb66 	bl	8010bac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80114e0:	68f8      	ldr	r0, [r7, #12]
 80114e2:	f7ff f8ab 	bl	801063c <UART_SetConfig>
 80114e6:	4603      	mov	r3, r0
 80114e8:	2b01      	cmp	r3, #1
 80114ea:	d101      	bne.n	80114f0 <HAL_RS485Ex_Init+0x62>
  {
    return HAL_ERROR;
 80114ec:	2301      	movs	r3, #1
 80114ee:	e031      	b.n	8011554 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80114f0:	68fb      	ldr	r3, [r7, #12]
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	689a      	ldr	r2, [r3, #8]
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	681b      	ldr	r3, [r3, #0]
 80114fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80114fe:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	681b      	ldr	r3, [r3, #0]
 8011504:	689b      	ldr	r3, [r3, #8]
 8011506:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	68ba      	ldr	r2, [r7, #8]
 8011510:	430a      	orrs	r2, r1
 8011512:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	055b      	lsls	r3, r3, #21
 8011518:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 801151a:	683b      	ldr	r3, [r7, #0]
 801151c:	041b      	lsls	r3, r3, #16
 801151e:	697a      	ldr	r2, [r7, #20]
 8011520:	4313      	orrs	r3, r2
 8011522:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	681b      	ldr	r3, [r3, #0]
 8011528:	681b      	ldr	r3, [r3, #0]
 801152a:	f023 737f 	bic.w	r3, r3, #66846720	@ 0x3fc0000
 801152e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8011532:	68fa      	ldr	r2, [r7, #12]
 8011534:	6812      	ldr	r2, [r2, #0]
 8011536:	6979      	ldr	r1, [r7, #20]
 8011538:	430b      	orrs	r3, r1
 801153a:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	681a      	ldr	r2, [r3, #0]
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	681b      	ldr	r3, [r3, #0]
 8011546:	f042 0201 	orr.w	r2, r2, #1
 801154a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801154c:	68f8      	ldr	r0, [r7, #12]
 801154e:	f7ff fbcf 	bl	8010cf0 <UART_CheckIdleState>
 8011552:	4603      	mov	r3, r0
}
 8011554:	4618      	mov	r0, r3
 8011556:	3718      	adds	r7, #24
 8011558:	46bd      	mov	sp, r7
 801155a:	bd80      	pop	{r7, pc}

0801155c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801155c:	b480      	push	{r7}
 801155e:	b083      	sub	sp, #12
 8011560:	af00      	add	r7, sp, #0
 8011562:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011564:	bf00      	nop
 8011566:	370c      	adds	r7, #12
 8011568:	46bd      	mov	sp, r7
 801156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801156e:	4770      	bx	lr

08011570 <memset>:
 8011570:	4402      	add	r2, r0
 8011572:	4603      	mov	r3, r0
 8011574:	4293      	cmp	r3, r2
 8011576:	d100      	bne.n	801157a <memset+0xa>
 8011578:	4770      	bx	lr
 801157a:	f803 1b01 	strb.w	r1, [r3], #1
 801157e:	e7f9      	b.n	8011574 <memset+0x4>

08011580 <__errno>:
 8011580:	4b01      	ldr	r3, [pc, #4]	@ (8011588 <__errno+0x8>)
 8011582:	6818      	ldr	r0, [r3, #0]
 8011584:	4770      	bx	lr
 8011586:	bf00      	nop
 8011588:	200019cc 	.word	0x200019cc

0801158c <__libc_init_array>:
 801158c:	b570      	push	{r4, r5, r6, lr}
 801158e:	4d0d      	ldr	r5, [pc, #52]	@ (80115c4 <__libc_init_array+0x38>)
 8011590:	4c0d      	ldr	r4, [pc, #52]	@ (80115c8 <__libc_init_array+0x3c>)
 8011592:	1b64      	subs	r4, r4, r5
 8011594:	10a4      	asrs	r4, r4, #2
 8011596:	2600      	movs	r6, #0
 8011598:	42a6      	cmp	r6, r4
 801159a:	d109      	bne.n	80115b0 <__libc_init_array+0x24>
 801159c:	4d0b      	ldr	r5, [pc, #44]	@ (80115cc <__libc_init_array+0x40>)
 801159e:	4c0c      	ldr	r4, [pc, #48]	@ (80115d0 <__libc_init_array+0x44>)
 80115a0:	f000 f848 	bl	8011634 <_init>
 80115a4:	1b64      	subs	r4, r4, r5
 80115a6:	10a4      	asrs	r4, r4, #2
 80115a8:	2600      	movs	r6, #0
 80115aa:	42a6      	cmp	r6, r4
 80115ac:	d105      	bne.n	80115ba <__libc_init_array+0x2e>
 80115ae:	bd70      	pop	{r4, r5, r6, pc}
 80115b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80115b4:	4798      	blx	r3
 80115b6:	3601      	adds	r6, #1
 80115b8:	e7ee      	b.n	8011598 <__libc_init_array+0xc>
 80115ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80115be:	4798      	blx	r3
 80115c0:	3601      	adds	r6, #1
 80115c2:	e7f2      	b.n	80115aa <__libc_init_array+0x1e>
 80115c4:	080120c4 	.word	0x080120c4
 80115c8:	080120c4 	.word	0x080120c4
 80115cc:	080120c4 	.word	0x080120c4
 80115d0:	080120c8 	.word	0x080120c8

080115d4 <memcpy>:
 80115d4:	440a      	add	r2, r1
 80115d6:	4291      	cmp	r1, r2
 80115d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80115dc:	d100      	bne.n	80115e0 <memcpy+0xc>
 80115de:	4770      	bx	lr
 80115e0:	b510      	push	{r4, lr}
 80115e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80115e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80115ea:	4291      	cmp	r1, r2
 80115ec:	d1f9      	bne.n	80115e2 <memcpy+0xe>
 80115ee:	bd10      	pop	{r4, pc}

080115f0 <sqrtf>:
 80115f0:	b508      	push	{r3, lr}
 80115f2:	ed2d 8b02 	vpush	{d8}
 80115f6:	eeb0 8a40 	vmov.f32	s16, s0
 80115fa:	f000 f817 	bl	801162c <__ieee754_sqrtf>
 80115fe:	eeb4 8a48 	vcmp.f32	s16, s16
 8011602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011606:	d60c      	bvs.n	8011622 <sqrtf+0x32>
 8011608:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8011628 <sqrtf+0x38>
 801160c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8011610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011614:	d505      	bpl.n	8011622 <sqrtf+0x32>
 8011616:	f7ff ffb3 	bl	8011580 <__errno>
 801161a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801161e:	2321      	movs	r3, #33	@ 0x21
 8011620:	6003      	str	r3, [r0, #0]
 8011622:	ecbd 8b02 	vpop	{d8}
 8011626:	bd08      	pop	{r3, pc}
 8011628:	00000000 	.word	0x00000000

0801162c <__ieee754_sqrtf>:
 801162c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8011630:	4770      	bx	lr
	...

08011634 <_init>:
 8011634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011636:	bf00      	nop
 8011638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801163a:	bc08      	pop	{r3}
 801163c:	469e      	mov	lr, r3
 801163e:	4770      	bx	lr

08011640 <_fini>:
 8011640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011642:	bf00      	nop
 8011644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011646:	bc08      	pop	{r3}
 8011648:	469e      	mov	lr, r3
 801164a:	4770      	bx	lr
