$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:13:56 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ( clock $end
  $var wire  1 ) reset $end
  $scope module DetectTwoOnesTester $end
   $var wire  1 ( clock $end
   $var wire  4 % cycle [3:0] $end
   $var wire  1 ( dut_clock $end
   $var wire  1 # dut_io_in $end
   $var wire  1 $ dut_io_out $end
   $var wire  1 ) dut_reset $end
   $var wire  1 ) reset $end
   $var wire  1 & wrap_wrap $end
   $scope module dut $end
    $var wire  1 ( clock $end
    $var wire  1 # io_in $end
    $var wire  1 $ io_out $end
    $var wire  1 ) reset $end
    $var wire  2 ' state [1:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b0000 %
0&
b00 '
0(
1)
#1
1(
#2
#3
#4
#5
#6
0(
#7
#8
#9
#10
0)
#11
1#
b0001 %
1(
#12
#13
#14
#15
#16
0(
#17
#18
#19
#20
#21
0#
b0010 %
b01 '
1(
#22
#23
#24
#25
#26
0(
#27
#28
#29
#30
#31
1#
b0011 %
b00 '
1(
#32
#33
#34
#35
#36
0(
#37
#38
#39
#40
#41
b0100 %
b01 '
1(
#42
#43
#44
#45
#46
0(
#47
#48
#49
#50
#51
1$
b0101 %
b10 '
1(
#52
#53
#54
#55
#56
0(
#57
#58
#59
#60
#61
0#
b0110 %
1(
#62
#63
#64
#65
#66
0(
#67
#68
#69
#70
#71
1#
0$
b0111 %
b00 '
1(
#72
#73
#74
#75
#76
0(
#77
#78
#79
#80
#81
b1000 %
b01 '
1(
#82
#83
#84
#85
#86
0(
#87
#88
#89
#90
#91
0#
1$
b1001 %
b10 '
1(
#92
#93
#94
#95
#96
0(
#97
#98
#99
#100
#101
0$
b1010 %
1&
b00 '
1(
#102
#103
#104
#105
#106
0(
#107
#108
#109
#110
