INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/b79c/xup_and3.srcs/sources_1/new/xup_and3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_and3_0_0/sim/segment_g_xup_and3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_and3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_and3_0_1/sim/segment_g_xup_and3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_and3_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_or2_0_0/sim/segment_g_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_0/sim/segment_g_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_1/sim/segment_g_xup_inv_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_2/sim/segment_g_xup_inv_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/ip/segment_g_xup_inv_0_3/sim/segment_g_xup_inv_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g_xup_inv_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/CSE320_Lab2.ip_user_files/bd/segment_g/sim/segment_g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_g
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/stefa/iCloudDrive/ASU/Spring 2020/CSE_320/Labs_New/CSE320_Lab2/Output_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Output_Sim
