Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date             : Sun Dec 14 21:37:16 2025
| Host             : murtyms-Z270X-Gaming-7 running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file HARRIS_RADAR_TOP_power_routed.rpt -pb HARRIS_RADAR_TOP_power_summary_routed.pb -rpx HARRIS_RADAR_TOP_power_routed.rpx
| Design           : HARRIS_RADAR_TOP
| Device           : xc7a200tffg1156-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.274        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.123        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 1.5          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        8 |       --- |             --- |
| Slice Logic             |    <0.001 |     2402 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      631 |    133800 |            0.47 |
|   Register              |    <0.001 |     1517 |    267600 |            0.57 |
|   CARRY4                |    <0.001 |        7 |     33450 |            0.02 |
|   Others                |     0.000 |       92 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |     46200 |           <0.01 |
| Signals                 |     0.001 |     1958 |       --- |             --- |
| MMCM                    |     0.105 |        1 |        10 |           10.00 |
| I/O                     |     0.010 |      159 |       500 |           31.80 |
| Static Power            |     0.151 |          |           |                 |
| Total                   |     0.274 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.008 |      0.030 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.089 |       0.059 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.007 |       0.002 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.006 |       0.001 |      0.005 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                 | Constraint (ns) |
+-------------------------------+------------------------------------------------------------------------+-----------------+
| CLK_25MHZ_FPGA                | CLK_25MHZ_FPGA                                                         |            40.0 |
| clk_out2_design_1_clk_wiz_0_0 | Radar_Design_i/design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0 | Radar_Design_i/design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            40.0 |
+-------------------------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| HARRIS_RADAR_TOP           |     0.123 |
|   Radar_Design_i           |     0.112 |
|     design_1_i             |     0.112 |
|       ad9361_spi_generic_0 |     0.001 |
|       ad9361_spi_generic_1 |     0.001 |
|       ad9361_spi_generic_2 |     0.001 |
|       ad9361_spi_generic_3 |     0.001 |
|       ad9361_spi_generic_4 |     0.001 |
|       clk_wiz_0            |     0.105 |
+----------------------------+-----------+


