#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 30 22:38:10 2016
# Process ID: 7264
# Log file: C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/vivado.log
# Journal file: C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
add_files -norecurse {C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpiotb.v C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/adddectb.v C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factb.v C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v}
update_compile_order -fileset sources_1
set_property top topsoctb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'factorialtop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj factorialtop_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot factorialtop_behav xil_defaultlib.factorialtop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot factorialtop_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/factorialtop_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/factorialtop_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 00:25:43 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 00:25:43 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "factorialtop_behav -key {Behavioral:sim_1:Functional:factorialtop} -tclbatch {factorialtop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source factorialtop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 779.715 ; gain = 7.680
INFO: [USF-XSim-96] XSim completed. Design snapshot 'factorialtop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 779.715 ; gain = 7.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top topsoctb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
ERROR: [VRFC 10-91] dataaddr is not declared [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:35]
ERROR: [VRFC 10-433] cannot index into non-array dataadr [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:50]
ERROR: [VRFC 10-433] cannot index into non-array writedata [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:52]
ERROR: [VRFC 10-433] cannot index into non-array dataadr [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:59]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
ERROR: [VRFC 10-433] cannot index into non-array dataadr [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:50]
ERROR: [VRFC 10-433] cannot index into non-array writedata [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:52]
ERROR: [VRFC 10-433] cannot index into non-array dataadr [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:59]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
ERROR: [VRFC 10-433] cannot index into non-array dataadr [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:59]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
ERROR: [VRFC 10-433] cannot index into non-array dataadr [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:59]
ERROR: [VRFC 10-1040] module system ignored due to previous errors [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:2]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port rdsel on this module [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:49]
ERROR: [VRFC 10-426] cannot find port rdsel on this module [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port aluout [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:22]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port a [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port rdsel on this module [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:49]
ERROR: [VRFC 10-426] cannot find port rdsel on this module [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 00:31:58 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 00:31:58 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 786.855 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memfile_s.dat referenced on C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v at line 480 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 786.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 00:32:58 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 00:32:58 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 790.867 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memfile_s.dat referenced on C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v at line 480 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 790.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 00:36:54 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 00:36:54 2016...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 790.867 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File memfile_s.dat referenced on C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v at line 480 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 790.867 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/memfile_s.dat
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 00:53:06 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 00:53:06 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 800.012 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 800.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 01:02:17 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 01:02:17 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 801.691 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source topsoctb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsoctb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 811.758 ; gain = 10.066
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'topsoctb' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/memfile_s.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
"xvlog -m64 --relax -prj topsoctb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpioaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rslatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggopulse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fareggo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faregn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module faaddressdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andmodule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module fouronemux
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module regfile
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addressdecoder
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorialtop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsoctb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav/xsim.dir/topsoctb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 01 01:05:53 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 01 01:05:53 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 811.758 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsoctb_behav -key {Behavioral:sim_1:Functional:topsoctb} -tclbatch {topsoctb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source topsoctb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
1
    while executing
"catch {eval "xsim $cmd_args"} err_msg"
    (procedure "tclapp::xilinx::xsim::simulate" line 58)
    invoked from within
"tclapp::xilinx::xsim::simulate { -simset sim_1 -mode behavioral -run_dir C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.sim/si..."
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 811.758 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
set_property top system [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: topsoctb
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: topsoctb
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:14]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:25]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B1L [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:36]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2B2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:49]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:60]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:72]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:84]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3B3 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:96]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:121]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:134]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B3 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:147]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND4B4 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:173]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:187]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:201]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B3 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:215]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B4 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:229]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND5B5 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:243]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AUTOBUF [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:257]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BIBUF [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BITSLICE_CONTROL [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:278]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCANE2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:422]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:452]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN3A [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:471]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_SPARTAN6 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:492]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX4 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX5 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:529]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BSCAN_VIRTEX6 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:546]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUF [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:567]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_LEAF [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:577]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFCE_ROW [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:592]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:617]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:632]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE_DIV [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:643]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCTRL [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:661]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:696]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:709]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_CTRL [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:722]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGMUX_VIRTEX4 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:736]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGP [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:750]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:760]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFG_GT_SYNC [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:780]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFH [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:796]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFHCE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:806]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:821]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFIO2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:831]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMR [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:849]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFMRCE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:859]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFR [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:874]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTUREE2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:890]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:901]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_SPARTAN3A [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:911]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX4 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:921]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX5 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:931]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CAPTURE_VIRTEX6 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:941]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY4 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:951]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CARRY8 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:969]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CFGLUT5 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:988]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module CMAC [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:1018]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCIRESET [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:1828]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:1838]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_ADV [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:1884]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_BASE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:1955]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_PS [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2003]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DCM_SP [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2061]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORT [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2106]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DNA_PORTE2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2120]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2137]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2210]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48A1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2284]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2363]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2480]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module DSP48E2 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2614]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module EFUSE_USR [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2766]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2775]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2787]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2800]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2820]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2834]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2851]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCPE_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2869]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCP_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2887]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDC_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2904]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2917]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDE_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2943]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2956]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDPE_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2976]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDP_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:2990]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3003]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3016]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRE_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3050]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3068]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRSE_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3088]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDRS_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3108]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDR_1 [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3126]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDS [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3139]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/adddectb.v:49]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/adddectb.v:63]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:56 ; elapsed = 02:28:58 . Memory (MB): peak = 840.543 ; gain = 663.117
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'topsoctb' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:57 ; elapsed = 02:28:59 . Memory (MB): peak = 867.617 ; gain = 690.191
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 12 Warnings, 100 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property top system [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: system
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:22]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:29]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:46]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
WARNING: [Synth 8-2292] literal value truncated to fit in 8 bits [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:02 ; elapsed = 02:29:35 . Memory (MB): peak = 867.617 ; gain = 690.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:2]
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:416]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:231]
INFO: [Synth 8-638] synthesizing module 'maindec' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:14]
INFO: [Synth 8-638] synthesizing module 'aludec' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:61]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:61]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:231]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:271]
INFO: [Synth 8-638] synthesizing module 'fouronemux' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fouronemux' (4#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:159]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:105]
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:105]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:113]
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:113]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:141]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:141]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:141]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:141]
INFO: [Synth 8-638] synthesizing module 'multiply' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:175]
INFO: [Synth 8-256] done synthesizing module 'multiply' (8#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:175]
INFO: [Synth 8-638] synthesizing module 'flopr' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:130]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (9#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:130]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:202]
INFO: [Synth 8-256] done synthesizing module 'regfile' (10#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:202]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:141]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (10#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:141]
INFO: [Synth 8-638] synthesizing module 'signext' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:122]
INFO: [Synth 8-256] done synthesizing module 'signext' (11#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:122]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:81]
INFO: [Synth 8-256] done synthesizing module 'alu' (12#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:81]
INFO: [Synth 8-256] done synthesizing module 'datapath' (13#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:271]
INFO: [Synth 8-256] done synthesizing module 'mips' (14#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:416]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:472]
INFO: [Synth 8-3876] $readmem data file 'memfile_s.dat' is read successfully [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:480]
INFO: [Synth 8-256] done synthesizing module 'imem' (15#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:472]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:487]
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:487]
INFO: [Synth 8-638] synthesizing module 'addressdecoder' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'addressdecoder' (17#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/addressdecoder.v:3]
INFO: [Synth 8-638] synthesizing module 'factorialtop' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v:3]
INFO: [Synth 8-638] synthesizing module 'faaddressdecoder' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v:13]
INFO: [Synth 8-256] done synthesizing module 'faaddressdecoder' (18#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v:1]
INFO: [Synth 8-638] synthesizing module 'faregn' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'faregn' (19#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v:3]
INFO: [Synth 8-638] synthesizing module 'fareggo' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v:3]
INFO: [Synth 8-256] done synthesizing module 'fareggo' (20#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareggo.v:3]
INFO: [Synth 8-638] synthesizing module 'fareggopulse' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v:1]
INFO: [Synth 8-256] done synthesizing module 'fareggopulse' (21#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v:1]
INFO: [Synth 8-638] synthesizing module 'andmodule' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v:3]
INFO: [Synth 8-256] done synthesizing module 'andmodule' (22#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/andmodule.v:3]
INFO: [Synth 8-638] synthesizing module 'factorial' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v:3]
INFO: [Synth 8-638] synthesizing module 'CU' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v:23]
	Parameter state0 bound to: 3'b000 
	Parameter state1 bound to: 3'b001 
	Parameter state2 bound to: 3'b010 
	Parameter state3 bound to: 3'b011 
	Parameter state4 bound to: 3'b100 
WARNING: [Synth 8-567] referenced signal 'gt' should be on the sensitivity list [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v:57]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v:102]
INFO: [Synth 8-256] done synthesizing module 'CU' (23#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/CU.v:23]
INFO: [Synth 8-638] synthesizing module 'DP' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v:23]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v:1]
	Parameter width bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (24#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v:1]
INFO: [Synth 8-638] synthesizing module 'cnt' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v:1]
INFO: [Synth 8-256] done synthesizing module 'cnt' (25#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v:1]
INFO: [Synth 8-638] synthesizing module 'regi' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v:1]
INFO: [Synth 8-256] done synthesizing module 'regi' (26#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v:1]
INFO: [Synth 8-638] synthesizing module 'compare' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v:3]
INFO: [Synth 8-256] done synthesizing module 'compare' (27#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/compare.v:3]
INFO: [Synth 8-638] synthesizing module 'mult' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v:1]
INFO: [Synth 8-256] done synthesizing module 'mult' (28#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v:1]
INFO: [Synth 8-638] synthesizing module 'buffer' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v:3]
INFO: [Synth 8-256] done synthesizing module 'buffer' (29#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/buffer.v:3]
INFO: [Synth 8-256] done synthesizing module 'DP' (30#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/DP.v:23]
INFO: [Synth 8-256] done synthesizing module 'factorial' (31#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/Testing.v:3]
INFO: [Synth 8-638] synthesizing module 'rslatch' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v:2]
INFO: [Synth 8-256] done synthesizing module 'rslatch' (32#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/rslatch.v:2]
INFO: [Synth 8-638] synthesizing module 'faregn__parameterized0' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'faregn__parameterized0' (32#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/fareg.v:3]
INFO: [Synth 8-256] done synthesizing module 'factorialtop' (33#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/factorialtop.v:3]
INFO: [Synth 8-638] synthesizing module 'GPIO' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v:3]
INFO: [Synth 8-638] synthesizing module 'gpioaddressdecoder' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v:15]
INFO: [Synth 8-256] done synthesizing module 'gpioaddressdecoder' (34#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioaddressdecoder.v:3]
INFO: [Synth 8-638] synthesizing module 'gpioreg' [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v:3]
INFO: [Synth 8-256] done synthesizing module 'gpioreg' (35#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/gpioreg.v:3]
INFO: [Synth 8-256] done synthesizing module 'GPIO' (36#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/GPIO.v:3]
INFO: [Synth 8-256] done synthesizing module 'system' (37#1) [C:/Users/Kurisu/Documents/VivadoProjects/IOandInterface/IOandInterface.srcs/sources_1/new/system.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:03 ; elapsed = 02:29:36 . Memory (MB): peak = 867.617 ; gain = 690.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:03 ; elapsed = 02:29:36 . Memory (MB): peak = 867.617 ; gain = 690.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 64 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:04:19 ; elapsed = 02:29:47 . Memory (MB): peak = 1158.344 ; gain = 980.918
88 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1158.344 ; gain = 290.727
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 01 01:20:45 2016...
