Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc5vlx50t-2-ff1136

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "dac.v" in library work
Compiling verilog file "main.v" in library work
Module <dac> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <dac> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <dac> in library <work>.
INFO:Xst:1432 - Contents of array <$COND_1> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <$COND_1> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <dac> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dac>.
    Related source file is "dac.v".
WARNING:Xst:1781 - Signal <value> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <index<16:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <header3> is used but never assigned. This sourceless signal will be automatically connected to value 00010110.
WARNING:Xst:653 - Signal <header2> is used but never assigned. This sourceless signal will be automatically connected to value 00010100.
WARNING:Xst:653 - Signal <header1> is used but never assigned. This sourceless signal will be automatically connected to value 00010010.
WARNING:Xst:653 - Signal <header0> is used but never assigned. This sourceless signal will be automatically connected to value 00010000.
    Found 64x16-bit ROM for signal <$COND_1>.
    Found 1-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 177.
    Found 8-bit up counter for signal <counter>.
    Found 32-bit up counter for signal <diff>.
    Found 33-bit comparator greatequal for signal <diff$cmp_ge0000> created at line 126.
    Found 8-bit comparator greatequal for signal <din$cmp_ge0000> created at line 177.
    Found 8-bit comparator greater for signal <din$cmp_gt0000> created at line 177.
    Found 32-bit up counter for signal <header_i>.
    Found 33-bit comparator greatequal for signal <header_i$cmp_ge0000> created at line 134.
    Found 32-bit updown accumulator for signal <i>.
    Found 33-bit comparator greatequal for signal <i$cmp_ge0000> created at line 137.
    Found 33-bit comparator less for signal <i$cmp_lt0000> created at line 137.
    Found 1-bit register for signal <inner_clk>.
    Found 16-bit comparator less for signal <inner_clk$cmp_lt0000> created at line 122.
    Found 32-bit register for signal <j>.
    Found 33-bit comparator greatequal for signal <j$cmp_ge0000> created at line 140.
    Found 33-bit comparator less for signal <j$cmp_lt0000> created at line 140.
    Found 32-bit addsub for signal <j$mux0000>.
    Found 32-bit register for signal <k>.
    Found 32-bit adder for signal <k$addsub0000> created at line 129.
    Found 33-bit comparator greatequal for signal <k$cmp_ge0000> created at line 143.
    Found 33-bit comparator less for signal <k$cmp_lt0000> created at line 143.
    Found 32-bit addsub for signal <k$mux0000>.
    Found 32-bit register for signal <l>.
    Found 33-bit adder for signal <l$add0000> created at line 130.
    Found 32-bit adder for signal <l$addsub0000> created at line 130.
    Found 33-bit comparator greatequal for signal <l$cmp_ge0000> created at line 146.
    Found 33-bit comparator less for signal <l$cmp_lt0000> created at line 146.
    Found 32-bit addsub for signal <l$mux0000>.
    Found 16-bit up counter for signal <scan_counter>.
    Found 16-bit comparator greatequal for signal <scan_counter$cmp_ge0000> created at line 122.
    Found 8-bit comparator lessequal for signal <sync$cmp_le0000> created at line 179.
    Found 1-bit register for signal <trigger_buf>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred   1 Accumulator(s).
	inferred  98 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <dac> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:1780 - Signal <value> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit up counter for signal <clk_counter>.
    Found 1-bit register for signal <inner_clk>.
    Found 16-bit up counter for signal <inner_clk_counter>.
    Found 1-bit register for signal <trigger>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 2
 32-bit addsub                                         : 3
 33-bit adder                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 16-bit up counter                                     : 3
 32-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 1
 32-bit updown accumulator                             : 1
# Registers                                            : 6
 1-bit register                                        : 3
 32-bit register                                       : 3
# Comparators                                          : 15
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 33-bit comparator greatequal                          : 6
 33-bit comparator less                                : 4
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <dac>.
The following registers are absorbed into accumulator <j>: 1 register on signal <j>.
Unit <dac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 64x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 3
 32-bit addsub                                         : 2
 4-bit adder                                           : 1
# Counters                                             : 6
 16-bit up counter                                     : 3
 32-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 15
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 33-bit comparator greatequal                          : 6
 33-bit comparator less                                : 4
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <dac> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 251
 Flip-Flops                                            : 251

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 1266
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 115
#      LUT2                        : 131
#      LUT3                        : 4
#      LUT4                        : 7
#      LUT5                        : 96
#      LUT6                        : 174
#      MUXCY                       : 369
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 344
# FlipFlops/Latches                : 251
#      FD                          : 1
#      FDE                         : 130
#      FDR                         : 40
#      FDRE                        : 80
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-2 


Slice Logic Utilization: 
 Number of Slice Registers:             251  out of  28800     0%  
 Number of Slice LUTs:                  542  out of  28800     1%  
    Number used as Logic:               542  out of  28800     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    555
   Number with an unused Flip Flop:     304  out of    555    54%  
   Number with an unused LUT:            13  out of    555     2%  
   Number of fully used LUT-FF pairs:   238  out of    555    42%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    480     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 17    |
inner_clk1                         | BUFG                   | 234   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.719ns (Maximum Frequency: 211.928MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.917ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.285ns (frequency: 304.372MHz)
  Total number of paths / destination ports: 409 / 34
-------------------------------------------------------------------------
Delay:               3.285ns (Levels of Logic = 3)
  Source:            inner_clk_counter_10 (FF)
  Destination:       inner_clk_counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: inner_clk_counter_10 to inner_clk_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.396   0.905  inner_clk_counter_10 (inner_clk_counter_10)
     LUT6:I0->O            1   0.086   0.487  inner_clk_counter_cmp_eq000064 (inner_clk_counter_cmp_eq000064)
     LUT6:I4->O            1   0.086   0.412  inner_clk_counter_cmp_eq0000101_SW0 (N68)
     LUT6:I5->O           17   0.086   0.360  inner_clk_counter_cmp_eq0000101 (inner_clk_counter_cmp_eq0000)
     FDR:R                     0.468          inner_clk_counter_0
    ----------------------------------------
    Total                      3.285ns (1.122ns logic, 2.163ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inner_clk1'
  Clock period: 4.719ns (frequency: 211.928MHz)
  Total number of paths / destination ports: 909182 / 547
-------------------------------------------------------------------------
Delay:               4.719ns (Levels of Logic = 36)
  Source:            d3/header_i_20 (FF)
  Destination:       d3/l_31 (FF)
  Source Clock:      inner_clk1 rising
  Destination Clock: inner_clk1 rising

  Data Path: d3/header_i_20 to d3/l_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.396   0.914  d3/header_i_20 (d3/header_i_20)
     LUT6:I0->O            2   0.086   0.823  d3/i_not0002135 (d3/i_not0002135)
     LUT5:I0->O            6   0.086   0.435  d3/i_not00021245_1 (d3/i_not00021245)
     LUT4:I3->O           30   0.086   0.519  d3/l_mux0001<0>11 (d3/N11)
     LUT5:I4->O            1   0.086   0.000  d3/Maddsub_l_mux0000_lut<0> (d3/Maddsub_l_mux0000_lut<0>)
     MUXCY:S->O            1   0.305   0.000  d3/Maddsub_l_mux0000_cy<0> (d3/Maddsub_l_mux0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<1> (d3/Maddsub_l_mux0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<2> (d3/Maddsub_l_mux0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<3> (d3/Maddsub_l_mux0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<4> (d3/Maddsub_l_mux0000_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<5> (d3/Maddsub_l_mux0000_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<6> (d3/Maddsub_l_mux0000_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<7> (d3/Maddsub_l_mux0000_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<8> (d3/Maddsub_l_mux0000_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<9> (d3/Maddsub_l_mux0000_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<10> (d3/Maddsub_l_mux0000_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<11> (d3/Maddsub_l_mux0000_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<12> (d3/Maddsub_l_mux0000_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<13> (d3/Maddsub_l_mux0000_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<14> (d3/Maddsub_l_mux0000_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<15> (d3/Maddsub_l_mux0000_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<16> (d3/Maddsub_l_mux0000_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<17> (d3/Maddsub_l_mux0000_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<18> (d3/Maddsub_l_mux0000_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<19> (d3/Maddsub_l_mux0000_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<20> (d3/Maddsub_l_mux0000_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<21> (d3/Maddsub_l_mux0000_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<22> (d3/Maddsub_l_mux0000_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<23> (d3/Maddsub_l_mux0000_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<24> (d3/Maddsub_l_mux0000_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<25> (d3/Maddsub_l_mux0000_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<26> (d3/Maddsub_l_mux0000_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<27> (d3/Maddsub_l_mux0000_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<28> (d3/Maddsub_l_mux0000_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  d3/Maddsub_l_mux0000_cy<29> (d3/Maddsub_l_mux0000_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  d3/Maddsub_l_mux0000_cy<30> (d3/Maddsub_l_mux0000_cy<30>)
     XORCY:CI->O           1   0.300   0.000  d3/Maddsub_l_mux0000_xor<31> (d3/l_mux0000<31>)
     FDE:D                    -0.022          d3/l_31
    ----------------------------------------
    Total                      4.719ns (2.027ns logic, 2.691ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.830ns (Levels of Logic = 1)
  Source:            inner_clk (FF)
  Destination:       clk_out (PAD)
  Source Clock:      clk rising

  Data Path: inner_clk to clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.396   0.290  inner_clk (inner_clk1)
     OBUF:I->O                 2.144          clk_out_OBUF (clk_out)
    ----------------------------------------
    Total                      2.830ns (2.540ns logic, 0.290ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inner_clk1'
  Total number of paths / destination ports: 6907 / 2
-------------------------------------------------------------------------
Offset:              8.917ns (Levels of Logic = 9)
  Source:            d3/header_i_20 (FF)
  Destination:       din (PAD)
  Source Clock:      inner_clk1 rising

  Data Path: d3/header_i_20 to din
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.396   0.914  d3/header_i_20 (d3/header_i_20)
     LUT6:I0->O            2   0.086   0.823  d3/i_not0002135 (d3/i_not0002135)
     LUT5:I0->O          113   0.086   1.022  d3/i_not00021245 (d3/header<4>)
     LUT6:I0->O            1   0.086   0.000  d3/index<0>1 (d3/index<0>1)
     MUXF7:I1->O          16   0.214   0.970  d3/index<0>_f7 (d3/index<0>)
     LUT6:I0->O            1   0.086   0.819  d3_Mrom__COND_151 (d3/_COND_1<5>)
     LUT6:I1->O            1   0.086   0.000  d3/Mmux__varindex0000_6 (d3/Mmux__varindex0000_6)
     MUXF7:I1->O           1   0.214   0.600  d3/Mmux__varindex0000_5_f7 (d3/Mmux__varindex0000_5_f7)
     LUT6:I3->O            1   0.086   0.286  d3/din129 (din_OBUF)
     OBUF:I->O                 2.144          din_OBUF (din)
    ----------------------------------------
    Total                      8.917ns (3.484ns logic, 5.433ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.18 secs
 
--> 

Total memory usage is 355596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    3 (   0 filtered)

