VERILOG_SOURCES += $(SPINALROOT)/StreamTester.v
TOPLEVEL=StreamTester
MODULE=StreamTester

include ../common/Makefile.sim