

================================================================
== Vitis HLS Report for 'viterbi_Pipeline_L_end'
================================================================
* Date:           Sat Apr  5 07:04:40 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.983 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.340 us|  0.340 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_end   |       66|       66|         5|          1|          1|    63|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      197|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      433|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      433|      324|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_128_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln41_fu_118_p2     |         +|   0|  0|  21|          14|          14|
    |and_ln42_1_fu_223_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_217_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_108_p2    |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln42_1_fu_188_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln42_2_fu_194_p2  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln42_3_fu_200_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln42_fu_182_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln42_1_fu_213_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_209_p2      |        or|   0|  0|   2|           1|           1|
    |min_p_3_fu_229_p3      |    select|   0|  0|  63|           1|          64|
    |min_s_4_fu_238_p3      |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 197|         161|         107|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_min_p_1_load  |   9|          2|   64|        128|
    |ap_sig_allocacmp_s             |   9|          2|    7|         14|
    |min_p_1_fu_48                  |   9|          2|   64|        128|
    |min_s_1_fu_56                  |   9|          2|    7|         14|
    |min_s_fu_52                    |   9|          2|    8|         16|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  63|         14|  152|        304|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln41_reg_286                  |  14|   0|   14|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln40_reg_282                 |   1|   0|    1|          0|
    |icmp_ln42_1_reg_319               |   1|   0|    1|          0|
    |icmp_ln42_2_reg_324               |   1|   0|    1|          0|
    |icmp_ln42_3_reg_329               |   1|   0|    1|          0|
    |icmp_ln42_reg_314                 |   1|   0|    1|          0|
    |min_p_1_fu_48                     |  64|   0|   64|          0|
    |min_p_1_load_reg_308              |  64|   0|   64|          0|
    |min_s_1_fu_56                     |   7|   0|    7|          0|
    |min_s_fu_52                       |   8|   0|    8|          0|
    |p_reg_301                         |  64|   0|   64|          0|
    |p_reg_301_pp0_iter3_reg           |  64|   0|   64|          0|
    |trunc_ln42_2_reg_291              |   6|   0|    6|          0|
    |icmp_ln40_reg_282                 |  64|  32|    1|          0|
    |trunc_ln42_2_reg_291              |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 433|  64|  312|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_din0    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_din1    |  out|   64|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_opcode  |  out|    5|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_dout0   |   in|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|grp_fu_167_p_ce      |  out|    1|  ap_ctrl_hs|  viterbi_Pipeline_L_end|  return value|
|min_p                |   in|   64|     ap_none|                   min_p|        scalar|
|llike_address0       |  out|   14|   ap_memory|                   llike|         array|
|llike_ce0            |  out|    1|   ap_memory|                   llike|         array|
|llike_q0             |   in|   64|   ap_memory|                   llike|         array|
|min_s_out            |  out|    8|      ap_vld|               min_s_out|       pointer|
|min_s_out_ap_vld     |  out|    1|      ap_vld|               min_s_out|       pointer|
+---------------------+-----+-----+------------+------------------------+--------------+

