v 20130925 2
C 17500 25200 1 0 0 in-1.sym
{
T 17500 25500 5 10 0 0 0 0 1
device=INPUT
T 17500 25300 5 10 1 1 0 7 1
refdes=O0#
}
C 17500 24800 1 0 0 in-1.sym
{
T 17500 25100 5 10 0 0 0 0 1
device=INPUT
T 17500 24900 5 10 1 1 0 7 1
refdes=O1#
}
C 17500 24400 1 0 0 in-1.sym
{
T 17500 24700 5 10 0 0 0 0 1
device=INPUT
T 17500 24500 5 10 1 1 0 7 1
refdes=O2#
}
C 17500 24000 1 0 0 in-1.sym
{
T 17500 24300 5 10 0 0 0 0 1
device=INPUT
T 17500 24100 5 10 1 1 0 7 1
refdes=O3#
}
C 17500 23600 1 0 0 in-1.sym
{
T 17500 23900 5 10 0 0 0 0 1
device=INPUT
T 17500 23700 5 10 1 1 0 7 1
refdes=O4#
}
C 17500 23200 1 0 0 in-1.sym
{
T 17500 23500 5 10 0 0 0 0 1
device=INPUT
T 17500 23300 5 10 1 1 0 7 1
refdes=O5#
}
C 17500 22800 1 0 0 in-1.sym
{
T 17500 23100 5 10 0 0 0 0 1
device=INPUT
T 17500 22900 5 10 1 1 0 7 1
refdes=O6#
}
C 17500 22400 1 0 0 in-1.sym
{
T 17500 22700 5 10 0 0 0 0 1
device=INPUT
T 17500 22500 5 10 1 1 0 7 1
refdes=O7#
}
C 18700 21600 1 0 0 dlatch8.sym
{
T 20100 22100 5 10 1 1 0 7 1
source=dlatch8.sch
T 19500 24050 5 10 1 1 0 4 1
refdes=S?
}
C 21000 22400 1 0 0 rslatch6.sym
{
T 22400 22900 5 10 1 1 0 7 1
source=rslatch6.sch
T 21800 24850 5 10 1 1 0 4 1
refdes=S?
}
N 21000 25300 20300 25300 4
N 21000 24900 20300 24900 4
N 21000 24500 20300 24500 4
N 21000 24100 20300 24100 4
N 21000 23700 20300 23700 4
N 21000 23300 20300 23300 4
C 23400 22400 1 0 0 rslatch6.sym
{
T 24800 22900 5 10 1 1 0 7 1
source=rslatch6.sch
T 24200 24850 5 10 1 1 0 4 1
refdes=S?
}
N 23400 25300 22600 25300 4
N 23400 24900 22600 24900 4
N 23400 24500 22600 24500 4
N 23400 24100 22600 24100 4
N 23400 23700 22600 23700 4
N 23400 23300 22600 23300 4
N 20300 22700 20800 22700 4
N 20800 22700 20800 18900 4
N 20700 18700 21000 18700 4
C 21000 18400 1 0 0 nor3.sym
{
T 21275 18900 5 10 1 1 0 1 1
refdes=S?
}
N 20800 18900 21000 18900 4
C 22000 17800 1 0 0 vdlatch.sym
{
T 22800 18525 5 10 1 1 0 4 1
source=vdlatch.sch
T 23150 18250 5 10 1 1 0 0 1
refdes=S?
}
N 25800 18900 25800 20000 4
N 25800 20000 21000 20000 4
N 21000 20000 21000 19100 4
N 23600 18900 24200 18900 4
N 21000 25100 20300 25100 4
N 21000 24700 20300 24700 4
N 21000 24300 20300 24300 4
N 21000 23900 20300 23900 4
N 21000 23500 20300 23500 4
N 21000 23100 20300 23100 4
N 23400 25100 22600 25100 4
N 23400 24700 22600 24700 4
N 23400 24300 22600 24300 4
N 23400 23900 22600 23900 4
N 23400 23500 22600 23500 4
N 23400 23100 22600 23100 4
N 20300 22300 20700 22300 4
N 20700 22300 20700 18700 4
C 24200 17800 1 0 0 rslatch.sym
{
T 25350 18250 5 10 1 1 0 0 1
refdes=S?
T 24500 18450 5 10 1 1 0 0 1
source=rslatch.sch
}
N 18100 25300 18700 25300 4
N 18100 24900 18700 24900 4
N 18100 24500 18700 24500 4
N 18100 24100 18700 24100 4
N 18100 23700 18700 23700 4
N 18100 23300 18700 23300 4
N 18100 22900 18700 22900 4
N 18100 22500 18700 22500 4
N 23600 18700 24200 18700 4
N 22000 18900 21800 18900 4
N 22000 18300 21900 18300 4
N 21900 18300 21900 19400 4
N 21900 19400 21300 19400 4
