

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_2_2_x0'
================================================================
* Date:           Sun Sep 18 13:56:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |       49|    17161|  0.163 us|  57.198 us|   49|  17161|     none|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_2_2_x0_loop_1_D_drain_IO_L1_out_wrapper_2_2_x0_loop_2   |       48|    17160|   2 ~ 715|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_2_2_x0_loop_3_D_drain_IO_L1_out_wrapper_2_2_x0_loop_4  |      641|      641|         7|          5|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_2_2_x0_loop_6                                          |       70|       70|        35|          -|          -|     2|        no|
        |  ++ D_drain_IO_L1_out_wrapper_2_2_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_2_2_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 3
  Pipeline-0 : II = 5, D = 7, States = { 3 4 5 6 7 8 9 }
  Pipeline-1 : II = 2, D = 3, States = { 12 13 14 }
  Pipeline-2 : II = 2, D = 3, States = { 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 11 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 16 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 
16 --> 15 17 
17 --> 18 
18 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0183, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_2_2_x0151, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0183, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_2_2_x0151, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9655]   --->   Operation 25 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:9664]   --->   Operation 26 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln9655 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:9655]   --->   Operation 27 'specmemcore' 'specmemcore_ln9655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i32 %data_split_V, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_split_V_addr_141 = getelementptr i32 %data_split_V, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'data_split_V_addr_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_split_V_addr_142 = getelementptr i32 %data_split_V, i64 0, i64 1"   --->   Operation 30 'getelementptr' 'data_split_V_addr_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_split_V_addr_143 = getelementptr i32 %data_split_V, i64 0, i64 0"   --->   Operation 31 'getelementptr' 'data_split_V_addr_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln9658 = br void" [./dut.cpp:9658]   --->   Operation 32 'br' 'br_ln9658' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i5 0, void, i5 %add_ln890_48, void %.loopexit421"   --->   Operation 33 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_925, void %.loopexit421"   --->   Operation 34 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln890_48 = add i5 %indvar_flatten8, i5 1"   --->   Operation 35 'add' 'add_ln890_48' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten8, i5 24"   --->   Operation 36 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 37 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_2_2_x0_loop_1_D_drain_IO_L1_out_wrapper_2_2_x0_loop_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.49ns)   --->   "%icmp_ln89059 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 40 'icmp' 'icmp_ln89059' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln9658 = select i1 %icmp_ln89059, i3 0, i3 %c1_V" [./dut.cpp:9658]   --->   Operation 41 'select' 'select_ln9658' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_664"   --->   Operation 42 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_827)   --->   "%ret_160 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln9658, i3 0"   --->   Operation 43 'bitconcatenate' 'ret_160' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_827)   --->   "%ret = or i6 %ret_160, i6 2"   --->   Operation 44 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_827 = icmp_ult  i6 %ret, i6 42"   --->   Operation 45 'icmp' 'icmp_ln890_827' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln9660 = br i1 %icmp_ln890_827, void %.loopexit421, void %.preheader6.preheader.preheader" [./dut.cpp:9660]   --->   Operation 46 'br' 'br_ln9660' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln9666 = br void %.preheader6.preheader" [./dut.cpp:9666]   --->   Operation 47 'br' 'br_ln9666' <Predicate = (!icmp_ln890 & icmp_ln890_827)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln9725 = ret" [./dut.cpp:9725]   --->   Operation 48 'ret' 'ret_ln9725' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.preheader6, i8 0, void %.preheader6.preheader.preheader"   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_16, void %.preheader6, i4 0, void %.preheader6.preheader.preheader"   --->   Operation 50 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_924, void %.preheader6, i5 0, void %.preheader6.preheader.preheader"   --->   Operation 51 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 52 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln890_828 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 53 'icmp' 'icmp_ln890_828' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_828, void %.preheader6, void %.preheader5.preheader"   --->   Operation 54 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 55 'add' 'add_ln691' <Predicate = (!icmp_ln890_828)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.63ns)   --->   "%icmp_ln890_829 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 56 'icmp' 'icmp_ln890_829' <Predicate = (!icmp_ln890_828)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_829, i5 0, i5 %c8_V"   --->   Operation 57 'select' 'select_ln890' <Predicate = (!icmp_ln890_828)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.35ns)   --->   "%select_ln890_16 = select i1 %icmp_ln890_829, i4 %add_ln691, i4 %c7_V"   --->   Operation 58 'select' 'select_ln890_16' <Predicate = (!icmp_ln890_828)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_16, i32 2"   --->   Operation 59 'bitselect' 'tmp_340' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_16"   --->   Operation 60 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_340" [./dut.cpp:9676]   --->   Operation 61 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln9676 = zext i6 %tmp_s" [./dut.cpp:9676]   --->   Operation 62 'zext' 'zext_ln9676' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9676" [./dut.cpp:9676]   --->   Operation 63 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9676]   --->   Operation 64 'load' 'out_data_V' <Predicate = (!icmp_ln890_828)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.89>
ST_4 : Operation 65 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:9676]   --->   Operation 65 'load' 'out_data_V' <Predicate = (!icmp_ln890_828)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i128 %out_data_V"   --->   Operation 66 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln9678 = store i32 %trunc_ln674, i2 %data_split_V_addr_143" [./dut.cpp:9678]   --->   Operation 67 'store' 'store_ln9678' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 68 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln9678 = store i32 %p_Result_1, i2 %data_split_V_addr_142" [./dut.cpp:9678]   --->   Operation 69 'store' 'store_ln9678' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 70 'partselect' 'p_Result_2' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 71 'partselect' 'p_Result_3' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln9678 = store i32 %p_Result_2, i2 %data_split_V_addr_141" [./dut.cpp:9678]   --->   Operation 72 'store' 'store_ln9678' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln9678 = store i32 %p_Result_3, i2 %data_split_V_addr" [./dut.cpp:9678]   --->   Operation 73 'store' 'store_ln9678' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i2 %trunc_ln890"   --->   Operation 74 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.21ns)   --->   "%tmp_342 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_2_2_x0151" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'tmp_342' <Predicate = (!icmp_ln890_828)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_V_addr_144 = getelementptr i32 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 76 'getelementptr' 'data_split_V_addr_144' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln9686 = store i32 %tmp_342, i2 %data_split_V_addr_144" [./dut.cpp:9686]   --->   Operation 77 'store' 'store_ln9686' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 7 <SV = 6> <Delay = 0.70>
ST_7 : Operation 78 [2/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_143"   --->   Operation 78 'load' 'v2_V' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 79 [2/2] (0.69ns)   --->   "%v2_V_1735 = load i2 %data_split_V_addr_142"   --->   Operation 79 'load' 'v2_V_1735' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_924 = add i5 %select_ln890, i5 1"   --->   Operation 80 'add' 'add_ln691_924' <Predicate = (!icmp_ln890_828)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 81 [1/2] (0.69ns)   --->   "%v2_V = load i2 %data_split_V_addr_143"   --->   Operation 81 'load' 'v2_V' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 82 [1/2] (0.69ns)   --->   "%v2_V_1735 = load i2 %data_split_V_addr_142"   --->   Operation 82 'load' 'v2_V_1735' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 83 [2/2] (0.69ns)   --->   "%v2_V_1736 = load i2 %data_split_V_addr_141"   --->   Operation 83 'load' 'v2_V_1736' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 84 [2/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 84 'load' 'v1_V' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 9 <SV = 8> <Delay = 1.89>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_2_2_x0_loop_3_D_drain_IO_L1_out_wrapper_2_2_x0_loop_4_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln9668 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9668]   --->   Operation 87 'specpipeline' 'specpipeline_ln9668' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln9668 = specloopname void @_ssdm_op_SpecLoopName, void @empty_644" [./dut.cpp:9668]   --->   Operation 88 'specloopname' 'specloopname_ln9668' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_9 : Operation 89 [1/2] (0.69ns)   --->   "%v2_V_1736 = load i2 %data_split_V_addr_141"   --->   Operation 89 'load' 'v2_V_1736' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 90 [1/2] (0.69ns)   --->   "%v1_V = load i2 %data_split_V_addr"   --->   Operation 90 'load' 'v1_V' <Predicate = (!icmp_ln890_828)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1736, i32 %v2_V_1735, i32 %v2_V"   --->   Operation 91 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.20ns)   --->   "%store_ln9688 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:9688]   --->   Operation 92 'store' 'store_ln9688' <Predicate = (!icmp_ln890_828)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 93 'br' 'br_ln0' <Predicate = (!icmp_ln890_828)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.38>
ST_10 : Operation 94 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 94 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 11 <SV = 4> <Delay = 0.62>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_928, void %.loopexit, i3 2, void %.preheader5.preheader"   --->   Operation 95 'phi' 'c4_V' <Predicate = (icmp_ln890_827)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.49ns)   --->   "%icmp_ln890_830 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 96 'icmp' 'icmp_ln890_830' <Predicate = (icmp_ln890_827)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_827)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln9692 = br i1 %icmp_ln890_830, void %.split20, void %.loopexit421.loopexit" [./dut.cpp:9692]   --->   Operation 98 'br' 'br_ln9692' <Predicate = (icmp_ln890_827)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_607"   --->   Operation 99 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_827 & !icmp_ln890_830)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 2"   --->   Operation 100 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_827 & !icmp_ln890_830)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln9694 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:9694]   --->   Operation 101 'br' 'br_ln9694' <Predicate = (icmp_ln890_827 & !icmp_ln890_830)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 102 'br' 'br_ln890' <Predicate = (icmp_ln890_827 & !icmp_ln890_830 & !icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 103 'br' 'br_ln890' <Predicate = (icmp_ln890_827 & !icmp_ln890_830 & icmp_ln870)> <Delay = 0.38>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit421"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln890_827 & icmp_ln890_830)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.57ns)   --->   "%add_ln691_925 = add i3 %select_ln9658, i3 1"   --->   Operation 105 'add' 'add_ln691_925' <Predicate = (icmp_ln890_830) | (!icmp_ln890_827)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln890_830) | (!icmp_ln890_827)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.70>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%c5_V_32 = phi i5 %add_ln691_927, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 107 'phi' 'c5_V_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_927 = add i5 %c5_V_32, i5 1"   --->   Operation 108 'add' 'add_ln691_927' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln890_832 = icmp_eq  i5 %c5_V_32, i5 16"   --->   Operation 109 'icmp' 'icmp_ln890_832' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln9709 = br i1 %icmp_ln890_832, void %.split14, void %.loopexit.loopexit" [./dut.cpp:9709]   --->   Operation 111 'br' 'br_ln9709' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.43>
ST_13 : Operation 112 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'read' 'fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_read' <Predicate = (!icmp_ln890_832)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 113 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0183, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (!icmp_ln890_832)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 14 <SV = 7> <Delay = 2.43>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln9709 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9709]   --->   Operation 114 'specpipeline' 'specpipeline_ln9709' <Predicate = (!icmp_ln890_832)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln9709 = specloopname void @_ssdm_op_SpecLoopName, void @empty_528" [./dut.cpp:9709]   --->   Operation 115 'specloopname' 'specloopname_ln9709' <Predicate = (!icmp_ln890_832)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_read_1' <Predicate = (!icmp_ln890_832)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 117 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0183, i128 %fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (!icmp_ln890_832)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln890_832)> <Delay = 0.00>

State 15 <SV = 6> <Delay = 0.57>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 120 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.57ns)   --->   "%add_ln691_928 = add i3 %c4_V, i3 1"   --->   Operation 121 'add' 'add_ln691_928' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 122 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.20>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_926, void %.split18, i5 0, void %.preheader3.preheader"   --->   Operation 123 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.70ns)   --->   "%add_ln691_926 = add i5 %c5_V, i5 1"   --->   Operation 124 'add' 'add_ln691_926' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.63ns)   --->   "%icmp_ln890_831 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 125 'icmp' 'icmp_ln890_831' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln9695 = br i1 %icmp_ln890_831, void %.split18, void %.loopexit.loopexit64" [./dut.cpp:9695]   --->   Operation 127 'br' 'br_ln9695' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:9702]   --->   Operation 128 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln9702 = zext i6 %tmp" [./dut.cpp:9702]   --->   Operation 129 'zext' 'zext_ln9702' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%local_D_V_addr_32 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln9702" [./dut.cpp:9702]   --->   Operation 130 'getelementptr' 'local_D_V_addr_32' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln9702 = or i6 %tmp, i6 1" [./dut.cpp:9702]   --->   Operation 131 'or' 'or_ln9702' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln9702" [./dut.cpp:9702]   --->   Operation 132 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "%local_D_V_addr_33 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_66" [./dut.cpp:9702]   --->   Operation 133 'getelementptr' 'local_D_V_addr_33' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_16 : Operation 134 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_32" [./dut.cpp:9702]   --->   Operation 134 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_831)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_16 : Operation 135 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_33" [./dut.cpp:9702]   --->   Operation 135 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_831)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 17 <SV = 6> <Delay = 2.41>
ST_17 : Operation 136 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_32" [./dut.cpp:9702]   --->   Operation 136 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_831)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_17 : Operation 137 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0183, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = (!icmp_ln890_831)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_17 : Operation 138 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_33" [./dut.cpp:9702]   --->   Operation 138 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_831)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 18 <SV = 7> <Delay = 1.21>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specpipeline_ln9695 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_1431" [./dut.cpp:9695]   --->   Operation 139 'specpipeline' 'specpipeline_ln9695' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln9695 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1571" [./dut.cpp:9695]   --->   Operation 140 'specloopname' 'specloopname_ln9695' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_2_x0183, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln890_831)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln890_831)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten8') with incoming values : ('add_ln890_48') [19]  (0.387 ns)

 <State 2>: 1.52ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_925') [20]  (0 ns)
	'icmp' operation ('icmp_ln89059') [27]  (0.5 ns)
	'select' operation ('select_ln9658', ./dut.cpp:9658) [28]  (0.278 ns)
	'or' operation ('ret') [31]  (0 ns)
	'icmp' operation ('icmp_ln890_827') [32]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 2.26ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('select_ln890_16') [38]  (0 ns)
	'add' operation ('add_ln691') [44]  (0.708 ns)
	'select' operation ('select_ln890_16') [49]  (0.351 ns)
	'getelementptr' operation ('local_D_V_addr', ./dut.cpp:9676) [55]  (0 ns)
	'load' operation ('out_data.V', ./dut.cpp:9676) on array 'local_D.V', ./dut.cpp:9655 [59]  (1.2 ns)

 <State 4>: 1.9ns
The critical path consists of the following:
	'load' operation ('out_data.V', ./dut.cpp:9676) on array 'local_D.V', ./dut.cpp:9655 [59]  (1.2 ns)
	'store' operation ('store_ln9678', ./dut.cpp:9678) of variable 'trunc_ln674' on array 'data_split.V', ./dut.cpp:9664 [61]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln9678', ./dut.cpp:9678) of variable 'p_Result_2' on array 'data_split.V', ./dut.cpp:9664 [65]  (0.699 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_PE_2_2_x0151' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [58]  (1.22 ns)
	'store' operation ('store_ln9686', ./dut.cpp:9686) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'data_split.V', ./dut.cpp:9664 [69]  (0.699 ns)

 <State 7>: 0.707ns
The critical path consists of the following:
	'add' operation ('add_ln691_924') [76]  (0.707 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'data_split.V', ./dut.cpp:9664 [70]  (0.699 ns)

 <State 9>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'data_split.V', ./dut.cpp:9664 [72]  (0.699 ns)
	'store' operation ('store_ln9688', ./dut.cpp:9688) of variable '__Result__' on array 'local_D.V', ./dut.cpp:9655 [75]  (1.2 ns)

 <State 10>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c4.V') with incoming values : ('add_ln691_928') [81]  (0.387 ns)

 <State 11>: 0.622ns
The critical path consists of the following:
	'add' operation ('add_ln691_925') [137]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 12>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_927') [92]  (0 ns)
	'add' operation ('add_ln691_927') [93]  (0.707 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L1_out_2_3_x0184' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [100]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_2_2_x0183' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [101]  (1.22 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L1_out_2_3_x0184' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [102]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_2_2_x0183' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [103]  (1.22 ns)

 <State 15>: 0.572ns
The critical path consists of the following:
	'add' operation ('add_ln691_928') [132]  (0.572 ns)

 <State 16>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_926') [110]  (0 ns)
	'getelementptr' operation ('local_D_V_addr_32', ./dut.cpp:9702) [118]  (0 ns)
	'load' operation ('local_D_V_load', ./dut.cpp:9702) on array 'local_D.V', ./dut.cpp:9655 [124]  (1.2 ns)

 <State 17>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_D_V_load', ./dut.cpp:9702) on array 'local_D.V', ./dut.cpp:9655 [124]  (1.2 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_2_2_x0183' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [125]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_2_2_x0183' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [127]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
