// Seed: 1582594235
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_2.id_1 = 0;
  output wire id_1;
  parameter id_3 = -1;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  parameter id_2 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd78
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  output reg id_2;
  inout wire _id_1;
  always id_2 <= 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_5[-1] = -1;
  wire id_6;
  ;
  wire [id_1 : 1] id_7;
endmodule
