============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Thu Dec 19 16:46:42 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project demo_1st.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/my_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/my_pll.v(92)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/demo_1st_top.v
HDL-1007 : undeclared symbol 'clk_400M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(101)
HDL-1007 : undeclared symbol 'clk_200M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(102)
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(103)
HDL-1007 : undeclared symbol 'clk_5M', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(104)
HDL-1007 : undeclared symbol 'we_logic', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(176)
HDL-1007 : undeclared symbol 'emif_data_in', assumed default net type 'wire' in ../../01_src/01_rtl/demo_1st_top.v(178)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_signal_op.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_setio.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_read.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/emif_write.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/encoder_control.v
HDL-1007 : undeclared symbol 'biss_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(105)
HDL-1007 : undeclared symbol 'crc_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(106)
HDL-1007 : undeclared symbol 'err_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(107)
HDL-1007 : undeclared symbol 'crc_err', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(108)
HDL-1007 : undeclared symbol 'biss_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(109)
HDL-1007 : undeclared symbol 'ssi_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(122)
HDL-1007 : undeclared symbol 'ssi_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(123)
HDL-1007 : undeclared symbol 'sincos_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(139)
HDL-1007 : undeclared symbol 'tawa_a_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(152)
HDL-1007 : undeclared symbol 'tawa_data_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(153)
HDL-1007 : undeclared symbol 'tawa_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(154)
HDL-1007 : undeclared symbol 'endat_clk', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(167)
HDL-1007 : undeclared symbol 'endat_clk_en', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(168)
HDL-1007 : undeclared symbol 'endat_data_en', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(169)
HDL-1007 : undeclared symbol 'endat_data_out', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(170)
HDL-1007 : undeclared symbol 'endat_data', assumed default net type 'wire' in ../../01_src/01_rtl/encoder_control.v(171)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/four_sub.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ssi_control.v
HDL-1007 : undeclared symbol 'DATA2STOP_start', assumed default net type 'wire' in ../../01_src/01_rtl/ssi_control.v(66)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/sin_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/ads8350_sample.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/fir.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/filter_verilog.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/tawa_control.v
HDL-1007 : undeclared symbol 'clk_100M', assumed default net type 'wire' in ../../01_src/01_rtl/tawa_control.v(51)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/crc_calc.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_recv.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/uart_send.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_contol.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/endat_control_smaple.v
RUN-1001 : Project manager successfully analyzed 23 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/demo_1st_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/demo_1st.sdc"
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "create_clock -name sys_clk_50m -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: sys_clk_50m, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 8.0000 [get_pins {u1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[0] -source  -master_clock sys_clk_50m -multiply_by 8.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 4.0000 [get_pins {u1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[1] -source  -master_clock sys_clk_50m -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {u1_pll/pll_inst.clkc[2]} -source [get_ports {sys_clk_in}] -master_clock {sys_clk_50m} -multiply_by 2.0000 [get_pins {u1_pll/pll_inst.clkc[2]}]
RUN-1002 : start command "get_ports sys_clk_in"
RUN-1002 : start command "get_pins u1_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u1_pll/pll_inst.clkc[2] -source  -master_clock sys_clk_50m -multiply_by 2.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model demo_1st_top
SYN-5055 WARNING: The kept net u5_emif_read/data_in[1] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[7]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[7] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[6]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[6] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[5]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[5] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[4]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[4] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[3]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[3] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[2]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[2] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[1]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[1] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[0]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/ALMC[0] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/CRC_data[7]
SYN-5055 WARNING: The kept net u7_encoder/u14_tawa/u31_uart_control/CRC_data[7] will be merged to another kept net u7_encoder/u14_tawa/u31_uart_control/CRC_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u3_setio/clk driven by BUFG (25 clock/control pins, 1 other pins).
SYN-4027 : Net u7_encoder/u11_biss/clk is clkc1 of pll u1_pll/pll_inst.
SYN-4027 : Net clk_100M is clkc2 of pll u1_pll/pll_inst.
SYN-4019 : Net sys_clk_in_dup_1 is refclk of pll u1_pll/pll_inst.
SYN-4020 : Net sys_clk_in_dup_1 is fbclk of pll u1_pll/pll_inst.
SYN-4024 : Net "u7_encoder/u15_endat/u41_control/clk_out_reg1" drives clk pins.
SYN-4024 : Net "u7_encoder/u15_endat/u41_control/clk_200k" drives clk pins.
SYN-4025 : Tag rtl::Net clk_100M as clock net
SYN-4025 : Tag rtl::Net sys_clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net u3_setio/clk as clock net
SYN-4025 : Tag rtl::Net u7_encoder/u11_biss/clk as clock net
SYN-4025 : Tag rtl::Net u7_encoder/u15_endat/u41_control/clk_200k as clock net
SYN-4025 : Tag rtl::Net u7_encoder/u15_endat/u41_control/clk_out_reg1 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u7_encoder/u15_endat/u41_control/clk_out_reg1 to drive 21 clock pins.
SYN-4015 : Create BUFG instance for clk Net u7_encoder/u15_endat/u41_control/clk_200k to drive 17 clock pins.
PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 807 instances
RUN-0007 : 373 luts, 270 seqs, 56 mslices, 44 lslices, 57 pads, 0 brams, 0 dsps
RUN-1001 : There are total 1016 nets
RUN-1001 : 686 nets have 2 pins
RUN-1001 : 249 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     261     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      7      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   2   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 805 instances, 373 luts, 270 seqs, 100 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3728, tnet num: 1014, tinst num: 805, tnode num: 4689, tedge num: 6070.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1014 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.192217s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 243912
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 805.
PHY-3001 : End clustering;  0.000006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 205086, overlap = 0
PHY-3002 : Step(2): len = 171752, overlap = 0
PHY-3002 : Step(3): len = 152427, overlap = 0
PHY-3002 : Step(4): len = 138152, overlap = 0
PHY-3002 : Step(5): len = 123947, overlap = 0
PHY-3002 : Step(6): len = 109149, overlap = 0
PHY-3002 : Step(7): len = 92542.9, overlap = 0
PHY-3002 : Step(8): len = 78010.9, overlap = 0
PHY-3002 : Step(9): len = 70207.2, overlap = 0
PHY-3002 : Step(10): len = 58794.1, overlap = 0
PHY-3002 : Step(11): len = 50954.2, overlap = 0
PHY-3002 : Step(12): len = 44569.9, overlap = 0
PHY-3002 : Step(13): len = 38541.2, overlap = 0
PHY-3002 : Step(14): len = 34968.4, overlap = 0
PHY-3002 : Step(15): len = 31159.6, overlap = 0
PHY-3002 : Step(16): len = 28096.8, overlap = 0
PHY-3002 : Step(17): len = 26669.1, overlap = 0
PHY-3002 : Step(18): len = 24901.7, overlap = 0
PHY-3002 : Step(19): len = 23327, overlap = 0
PHY-3002 : Step(20): len = 22146.5, overlap = 0
PHY-3002 : Step(21): len = 21845.2, overlap = 0
PHY-3002 : Step(22): len = 20817.3, overlap = 0
PHY-3002 : Step(23): len = 20219.1, overlap = 0
PHY-3002 : Step(24): len = 19160.6, overlap = 0
PHY-3002 : Step(25): len = 18325.2, overlap = 0
PHY-3002 : Step(26): len = 18174.6, overlap = 0
PHY-3002 : Step(27): len = 17450.9, overlap = 0
PHY-3002 : Step(28): len = 17044.2, overlap = 0
PHY-3002 : Step(29): len = 16344.5, overlap = 0
PHY-3002 : Step(30): len = 15468.7, overlap = 0
PHY-3002 : Step(31): len = 15105.9, overlap = 0
PHY-3002 : Step(32): len = 15101.2, overlap = 0
PHY-3002 : Step(33): len = 14589.5, overlap = 0
PHY-3002 : Step(34): len = 14394.7, overlap = 0
PHY-3002 : Step(35): len = 14394.7, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (450.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1014 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016831s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(36): len = 14430, overlap = 0.75
PHY-3002 : Step(37): len = 14563.4, overlap = 0.6875
PHY-3002 : Step(38): len = 14517.4, overlap = 0.625
PHY-3002 : Step(39): len = 14626.4, overlap = 0.5625
PHY-3002 : Step(40): len = 14671.3, overlap = 0.375
PHY-3002 : Step(41): len = 14615, overlap = 0.3125
PHY-3002 : Step(42): len = 14704.3, overlap = 0
PHY-3002 : Step(43): len = 14803.5, overlap = 0
PHY-3002 : Step(44): len = 14796.3, overlap = 0
PHY-3002 : Step(45): len = 14767, overlap = 0
PHY-3002 : Step(46): len = 14795.6, overlap = 0
PHY-3002 : Step(47): len = 14571.5, overlap = 0
PHY-3002 : Step(48): len = 14383.1, overlap = 0
PHY-3002 : Step(49): len = 14233.4, overlap = 0.4375
PHY-3002 : Step(50): len = 13911.5, overlap = 0.4375
PHY-3002 : Step(51): len = 13838, overlap = 0.625
PHY-3002 : Step(52): len = 13721.4, overlap = 0.875
PHY-3002 : Step(53): len = 13690.8, overlap = 0.9375
PHY-3002 : Step(54): len = 13590.5, overlap = 1.25
PHY-3002 : Step(55): len = 13313.7, overlap = 1.375
PHY-3002 : Step(56): len = 13123.4, overlap = 2.125
PHY-3002 : Step(57): len = 13066.1, overlap = 2.3125
PHY-3002 : Step(58): len = 13009.7, overlap = 2.5
PHY-3002 : Step(59): len = 12881.8, overlap = 3.03125
PHY-3002 : Step(60): len = 12843.6, overlap = 3.46875
PHY-3002 : Step(61): len = 12579.2, overlap = 3.875
PHY-3002 : Step(62): len = 12485.4, overlap = 4.15625
PHY-3002 : Step(63): len = 12418.5, overlap = 3.75
PHY-3002 : Step(64): len = 12277.1, overlap = 3.0625
PHY-3002 : Step(65): len = 12176.2, overlap = 3.0625
PHY-3002 : Step(66): len = 12042.8, overlap = 1.78125
PHY-3002 : Step(67): len = 12032.9, overlap = 1.0625
PHY-3002 : Step(68): len = 11896.4, overlap = 0.8125
PHY-3002 : Step(69): len = 11789.1, overlap = 0.375
PHY-3002 : Step(70): len = 11695.8, overlap = 0.625
PHY-3002 : Step(71): len = 11553.7, overlap = 0
PHY-3002 : Step(72): len = 11302.9, overlap = 0
PHY-3002 : Step(73): len = 11299, overlap = 0.0625
PHY-3002 : Step(74): len = 11074.3, overlap = 0.0625
PHY-3002 : Step(75): len = 11070.8, overlap = 0.25
PHY-3002 : Step(76): len = 10846.1, overlap = 0.5
PHY-3002 : Step(77): len = 10851.9, overlap = 0.5
PHY-3002 : Step(78): len = 10780.1, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1014 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.015863s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000331022
PHY-3002 : Step(79): len = 11230.1, overlap = 22.0625
PHY-3002 : Step(80): len = 11526.4, overlap = 22.0938
PHY-3002 : Step(81): len = 11507.8, overlap = 18.9688
PHY-3002 : Step(82): len = 11614.3, overlap = 18.8125
PHY-3002 : Step(83): len = 11537, overlap = 18.5625
PHY-3002 : Step(84): len = 11475.9, overlap = 18.7188
PHY-3002 : Step(85): len = 11483, overlap = 17.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000662045
PHY-3002 : Step(86): len = 11309.9, overlap = 17.5938
PHY-3002 : Step(87): len = 11309.9, overlap = 17.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00132409
PHY-3002 : Step(88): len = 11335.2, overlap = 17.3125
PHY-3002 : Step(89): len = 11335.2, overlap = 17.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3728, tnet num: 1014, tinst num: 805, tnode num: 4689, tedge num: 6070.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 46.59 peak overflow 2.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1016.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13336, over cnt = 51(0%), over = 187, worst = 9
PHY-1001 : End global iterations;  0.049139s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.4%)

PHY-1001 : Congestion index: top1 = 16.98, top5 = 7.69, top10 = 4.46, top15 = 2.97.
PHY-1001 : End incremental global routing;  0.079873s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1014 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015897s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.3%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 57 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 741 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 813 instances, 373 luts, 278 seqs, 100 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 11679
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3754, tnet num: 1022, tinst num: 813, tnode num: 4733, tedge num: 6106.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1022 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.190104s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(90): len = 11703.4, overlap = 0.1875
PHY-3002 : Step(91): len = 11715.9, overlap = 0.1875
PHY-3002 : Step(92): len = 11718.7, overlap = 0.1875
PHY-3002 : Step(93): len = 11718.7, overlap = 0.1875
PHY-3002 : Step(94): len = 11723.2, overlap = 0.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1022 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.016132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(95): len = 11726.1, overlap = 17.3125
PHY-3002 : Step(96): len = 11726.1, overlap = 17.3125
PHY-3001 : Final: Len = 11726.1, Over = 17.3125
PHY-3001 : End incremental placement;  0.328440s wall, 0.375000s user + 0.296875s system = 0.671875s CPU (204.6%)

OPT-1001 : Total overflow 46.78 peak overflow 2.94
OPT-1001 : End high-fanout net optimization;  0.437911s wall, 0.484375s user + 0.296875s system = 0.781250s CPU (178.4%)

OPT-1001 : Current memory(MB): used = 207, reserve = 183, peak = 207.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 498/1024.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 13720, over cnt = 52(0%), over = 173, worst = 9
PHY-1002 : len = 15336, over cnt = 33(0%), over = 57, worst = 7
PHY-1002 : len = 16056, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 16208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.025076s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.3%)

PHY-1001 : Congestion index: top1 = 17.87, top5 = 8.78, top10 = 5.16, top15 = 3.48.
OPT-1001 : End congestion update;  0.052274s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1022 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014299s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.3%)

OPT-0007 : Start: WNS 325 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 325 TNS 0 NUM_FEPS 0 with 2 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 325 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.067529s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.6%)

OPT-1001 : Current memory(MB): used = 206, reserve = 181, peak = 207.
OPT-1001 : End physical optimization;  0.718473s wall, 0.750000s user + 0.296875s system = 1.046875s CPU (145.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 373 LUT to BLE ...
SYN-4008 : Packed 373 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 60 remaining SEQ's ...
SYN-4005 : Packed 43 SEQ with LUT/SLICE
SYN-4006 : 119 single LUT's are left
SYN-4006 : 17 single SEQ's are left
SYN-4011 : Packing model "demo_1st_top" (AL_USER_NORMAL) with 390/596 primitive instances ...
PHY-3001 : End packing;  0.014475s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.9%)

PHY-1001 : Populate physical database on model demo_1st_top.
RUN-1001 : There are total 376 instances
RUN-1001 : 156 mslices, 156 lslices, 57 pads, 0 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 253 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 374 instances, 312 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 11774.2, Over = 23.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3153, tnet num: 813, tinst num: 374, tnode num: 3910, tedge num: 5466.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.193891s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.11489e-05
PHY-3002 : Step(97): len = 11692.2, overlap = 24
PHY-3002 : Step(98): len = 11893.6, overlap = 25.25
PHY-3002 : Step(99): len = 11912.4, overlap = 26.25
PHY-3002 : Step(100): len = 11726.2, overlap = 26.75
PHY-3002 : Step(101): len = 11742.8, overlap = 28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000182298
PHY-3002 : Step(102): len = 11677.8, overlap = 27.75
PHY-3002 : Step(103): len = 11851.7, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000364595
PHY-3002 : Step(104): len = 12002.6, overlap = 26.25
PHY-3002 : Step(105): len = 12244.9, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.070999s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (396.1%)

PHY-3001 : Trial Legalized: Len = 21505.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014640s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(106): len = 18145.2, overlap = 3
PHY-3002 : Step(107): len = 16162, overlap = 5
PHY-3002 : Step(108): len = 14529.6, overlap = 7
PHY-3002 : Step(109): len = 13621.6, overlap = 10.75
PHY-3002 : Step(110): len = 12704.9, overlap = 12.75
PHY-3002 : Step(111): len = 12215.7, overlap = 15
PHY-3002 : Step(112): len = 12061.9, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000467891
PHY-3002 : Step(113): len = 11971.3, overlap = 13.75
PHY-3002 : Step(114): len = 12025.5, overlap = 12.25
PHY-3002 : Step(115): len = 11903.2, overlap = 12.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000935783
PHY-3002 : Step(116): len = 11975.8, overlap = 12.5
PHY-3002 : Step(117): len = 11975.8, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004275s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17143.7, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 2, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 17167.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3153, tnet num: 813, tinst num: 374, tnode num: 3910, tedge num: 5466.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 25/815.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 19832, over cnt = 73(0%), over = 118, worst = 5
PHY-1002 : len = 20424, over cnt = 26(0%), over = 36, worst = 5
PHY-1002 : len = 20936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.066118s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.5%)

PHY-1001 : Congestion index: top1 = 21.06, top5 = 11.87, top10 = 6.94, top15 = 4.74.
PHY-1001 : End incremental global routing;  0.096062s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014073s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.118442s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.5%)

OPT-1001 : Current memory(MB): used = 205, reserve = 181, peak = 208.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 615/815.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001350s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.06, top5 = 11.87, top10 = 6.94, top15 = 4.74.
OPT-1001 : End congestion update;  0.025929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012105s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.1%)

OPT-0007 : Start: WNS 435 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model demo_1st_top.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 57 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 312 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 374 instances, 312 slices, 11 macros(100 instances: 56 mslices 44 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Initial: Len = 17312.2, Over = 0
PHY-3001 : End spreading;  0.002080s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 17312.2, Over = 0
PHY-3001 : End incremental legalization;  0.018646s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.8%)

OPT-0007 : Iter 1: improved WNS 768 TNS 0 NUM_FEPS 0 with 6 cells processed and 1363 slack improved
OPT-0007 : Iter 2: improved WNS 768 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.061910s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.0%)

OPT-1001 : Current memory(MB): used = 208, reserve = 184, peak = 209.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.011673s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 603/815.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 21120, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 21144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.06, top5 = 11.82, top10 = 6.92, top15 = 4.74.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012758s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 768 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.586207
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 768ps with logic level 1 and starts from PAD
RUN-1001 :       #2 path slack 775ps with logic level 1 and starts from PAD
RUN-1001 :       #3 path slack 818ps with logic level 1 and starts from PAD
RUN-1001 :       #4 path slack 868ps with logic level 1 and starts from PAD
OPT-1001 : End physical optimization;  0.432213s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.6%)

RUN-1003 : finish command "place" in  3.920801s wall, 5.062500s user + 5.312500s system = 10.375000s CPU (264.6%)

RUN-1004 : used memory is 188 MB, reserved memory is 164 MB, peak memory is 209 MB
RUN-1002 : start command "export_db demo_1st_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 376 instances
RUN-1001 : 156 mslices, 156 lslices, 57 pads, 0 brams, 0 dsps
RUN-1001 : There are total 815 nets
RUN-1001 : 470 nets have 2 pins
RUN-1001 : 253 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 14 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3153, tnet num: 813, tinst num: 374, tnode num: 3910, tedge num: 5466.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 156 mslices, 156 lslices, 57 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 19800, over cnt = 74(0%), over = 118, worst = 5
PHY-1002 : len = 20488, over cnt = 27(0%), over = 35, worst = 5
PHY-1002 : len = 20984, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 21024, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081767s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (133.8%)

PHY-1001 : Congestion index: top1 = 21.14, top5 = 11.82, top10 = 6.91, top15 = 4.71.
PHY-1001 : End global routing;  0.115001s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 226, reserve = 202, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_100M will be routed on clock mesh
PHY-1001 : net sys_clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net u3_setio/clk will be merged with clock u1_pll/clk0_buf
PHY-1001 : net u7_encoder/u11_biss/clk will be routed on clock mesh
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_out_reg1_syn_6 will be merged with clock u7_encoder/u15_endat/u41_control/clk_out_reg1
PHY-1001 : clock net u7_encoder/u15_endat/u41_control/clk_200k_syn_4 will be merged with clock u7_encoder/u15_endat/u41_control/clk_200k
PHY-1001 : Current memory(MB): used = 495, reserve = 475, peak = 495.
PHY-1001 : End build detailed router design. 3.231002s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20816, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.291541s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 527, reserve = 508, peak = 527.
PHY-1001 : End phase 1; 1.297433s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 81% nets.
PHY-1022 : len = 78752, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 527, reserve = 508, peak = 527.
PHY-1001 : End initial routed; 0.513739s wall, 0.656250s user + 0.234375s system = 0.890625s CPU (173.4%)

PHY-1001 : Update timing.....
PHY-1001 : 13/667(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.543   |  -0.612   |   2   
RUN-1001 :   Hold   |   0.109   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.341265s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (96.1%)

PHY-1001 : Current memory(MB): used = 527, reserve = 508, peak = 527.
PHY-1001 : End phase 2; 0.855061s wall, 0.984375s user + 0.234375s system = 1.218750s CPU (142.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 8 pins with SWNS -0.025ns STNS -0.025ns FEP 1.
PHY-1001 : End OPT Iter 1; 0.024821s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.9%)

PHY-1022 : len = 78848, over cnt = 42(0%), over = 42, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.034579s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (135.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 78384, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.028868s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (162.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 78304, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.016601s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 78280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.011327s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (275.9%)

PHY-1001 : Update timing.....
PHY-1001 : 17/667(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.566   |  -0.658   |   2   
RUN-1001 :   Hold   |   0.090   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.217169s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.054482s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.0%)

PHY-1001 : Current memory(MB): used = 538, reserve = 519, peak = 538.
PHY-1001 : End phase 3; 0.513478s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (106.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -0.013ns STNS -0.013ns FEP 1.
PHY-1001 : End OPT Iter 1; 0.020830s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (150.0%)

PHY-1022 : len = 78296, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.027915s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-0.013ns, -0.013ns, 1}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 78280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.014388s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (108.6%)

PHY-1001 : Update timing.....
PHY-1001 : 18/667(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -0.862   |  -1.250   |   2   
RUN-1001 :   Hold   |   0.090   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.215819s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.4%)

PHY-1001 : Current memory(MB): used = 539, reserve = 519, peak = 539.
PHY-1001 : End phase 4; 0.273047s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.0%)

PHY-1003 : Routed, final wirelength = 78280
PHY-1001 : Current memory(MB): used = 539, reserve = 519, peak = 539.
PHY-1001 : End export database. 0.005867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  6.317539s wall, 6.421875s user + 0.296875s system = 6.718750s CPU (106.4%)

RUN-1003 : finish command "route" in  6.837961s wall, 6.968750s user + 0.296875s system = 7.265625s CPU (106.3%)

RUN-1004 : used memory is 482 MB, reserved memory is 464 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file demo_1st_phy.area"
RUN-1001 : standard
***Report Model: demo_1st_top Device: EG4X20BG256***

IO Statistics
#IO                        57
  #input                   29
  #output                   9
  #inout                   19

Utilization Statistics
#lut                      585   out of  19600    2.98%
#reg                      290   out of  19600    1.48%
#le                       602
  #lut only               312   out of    602   51.83%
  #reg only                17   out of    602    2.82%
  #lut&reg                273   out of    602   45.35%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       57   out of    188   30.32%
  #ireg                     1
  #oreg                     6
  #treg                    19
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                         Type               DriverType         Driver                                                    Fanout
#1        u7_encoder/u11_biss/clk                          GCLK               pll                u1_pll/pll_inst.clkc1                                     112
#2        clk_100M                                         GCLK               pll                u1_pll/pll_inst.clkc2                                     45
#3        u1_pll/clk0_buf                                  GCLK               pll                u1_pll/pll_inst.clkc0                                     23
#4        u7_encoder/u15_endat/u41_control/clk_out_reg1    GCLK               mslice             u7_encoder/u15_endat/u41_control/flag_S1_n_syn_93.q0      12
#5        u7_encoder/u15_endat/u41_control/clk_200k        GCLK               lslice             u7_encoder/u15_endat/u41_control/clk_200k_reg_syn_9.q1    11
#6        sys_clk_in_dup_1                                 GeneralRouting     io                 sys_clk_in_syn_2.di                                       1


Detailed IO Report

        Name          Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  emif_addr_in[12]      INPUT        D16        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[11]      INPUT        C15        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[10]      INPUT        C16        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[9]       INPUT        F13        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[8]       INPUT        F14        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[7]       INPUT        L16        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[6]       INPUT        K15        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[5]       INPUT        E16        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[4]       INPUT        E15        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[3]       INPUT        B16        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[2]       INPUT        B15        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[1]       INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
  emif_addr_in[0]       INPUT        D14        LVCMOS25          N/A          PULLUP      NONE    
    emif_cas_in         INPUT        N12        LVCMOS25          N/A          PULLUP      IREG    
     emif_ce_in         INPUT        C13        LVCMOS25          N/A          PULLUP      NONE    
    emif_cke_in         INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
    emif_clk_in         INPUT        E13        LVCMOS25          N/A          PULLUP      NONE    
    emif_dqm0_in        INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
    emif_dqm1_in        INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
    emif_ras_in         INPUT        N14        LVCMOS25          N/A          PULLUP      NONE    
     emif_we_in         INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     key_in[3]          INPUT         B2        LVCMOS25          N/A          PULLUP      NONE    
     key_in[2]          INPUT         B1        LVCMOS25          N/A          PULLUP      NONE    
     key_in[1]          INPUT         M4        LVCMOS25          N/A          PULLUP      NONE    
     key_in[0]          INPUT         M3        LVCMOS25          N/A          PULLUP      NONE    
       sdo_a            INPUT         B5        LVCMOS25          N/A          PULLUP      NONE    
       sdo_b            INPUT         A5        LVCMOS25          N/A          PULLUP      NONE    
     sys_clk_in         INPUT        J16        LVCMOS25          N/A          PULLUP      NONE    
    sys_rst_n_in        INPUT         A6        LVCMOS25          N/A          PULLUP      NONE    
     a_out_able        OUTPUT         B6        LVCMOS25           8            NONE       NONE    
     b_out_able        OUTPUT         B3        LVCMOS25           8            NONE       NONE    
     led_out[3]        OUTPUT        A11        LVCMOS25           8            NONE       OREG    
     led_out[2]        OUTPUT        A10        LVCMOS25           8            NONE       OREG    
     led_out[1]        OUTPUT         A9        LVCMOS25           8            NONE       OREG    
     led_out[0]        OUTPUT         A8        LVCMOS25           8            NONE       OREG    
     sincos_clk        OUTPUT         A4        LVCMOS25           8            NONE       OREG    
    sincos_cs_n        OUTPUT         C4        LVCMOS25           8            NONE       OREG    
     z_out_able        OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   emif_data[15]        INOUT        M15        LVCMOS25           8           PULLUP      TREG    
   emif_data[14]        INOUT        P16        LVCMOS25           8           PULLUP      TREG    
   emif_data[13]        INOUT        N16        LVCMOS25           8           PULLUP      TREG    
   emif_data[12]        INOUT        P15        LVCMOS25           8           PULLUP      TREG    
   emif_data[11]        INOUT        R16        LVCMOS25           8           PULLUP      TREG    
   emif_data[10]        INOUT        M16        LVCMOS25           8           PULLUP      TREG    
    emif_data[9]        INOUT        K14        LVCMOS25           8           PULLUP      TREG    
    emif_data[8]        INOUT        L13        LVCMOS25           8           PULLUP      TREG    
    emif_data[7]        INOUT        T15        LVCMOS25           8           PULLUP      TREG    
    emif_data[6]        INOUT        R15        LVCMOS25           8           PULLUP      TREG    
    emif_data[5]        INOUT        M14        LVCMOS25           8           PULLUP      TREG    
    emif_data[4]        INOUT        L14        LVCMOS25           8           PULLUP      TREG    
    emif_data[3]        INOUT        T14        LVCMOS25           8           PULLUP      TREG    
    emif_data[2]        INOUT        R14        LVCMOS25           8           PULLUP      TREG    
    emif_data[1]        INOUT        M13        LVCMOS25           8           PULLUP      TREG    
    emif_data[0]        INOUT        T13        LVCMOS25           8           PULLUP      TREG    
     encoder_a          INOUT         F7        LVCMOS25           8           PULLUP      TREG    
     encoder_b          INOUT         E6        LVCMOS25           8           PULLUP      TREG    
     encoder_z          INOUT         C7        LVCMOS25           8           PULLUP      TREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------+
|Instance          |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------+
|top               |demo_1st_top        |602    |485     |100     |316     |0       |0       |
|  u1_pll          |my_pll              |2      |2       |0       |1       |0       |0       |
|  u2_op           |emif_signal_op      |7      |7       |0       |5       |0       |0       |
|  u3_setio        |emif_setio          |12     |12      |0       |8       |0       |0       |
|  u7_encoder      |encoder_control     |513    |404     |92      |244     |0       |0       |
|    u13_sin       |sin_control         |60     |55      |5       |13      |0       |0       |
|      u21_sample  |ads8350_sample      |60     |55      |5       |13      |0       |0       |
|    u15_endat     |endat_control       |420    |326     |78      |210     |0       |0       |
|      u41_control |endat_contol_sample |420    |326     |78      |210     |0       |0       |
|  u8_led          |led                 |68     |60      |8       |32      |0       |0       |
+--------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       412   
    #2         2       101   
    #3         3       135   
    #4         4        17   
    #5        5-10      58   
    #6       11-50      26   
    #7       51-100     1    
  Average     2.77           

RUN-1002 : start command "export_db demo_1st_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model demo_1st_top.
TMR-2506 : Build timing graph completely. Port num: 24, tpin num: 3153, tnet num: 813, tinst num: 374, tnode num: 3910, tedge num: 5466.
TMR-2508 : Levelizing timing graph completed, there are 35 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file demo_1st_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 813 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		u7_encoder/u15_endat/u41_control/clk_200k_syn_4
		u7_encoder/u15_endat/u41_control/clk_out_reg1_syn_6
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in demo_1st_phy.timing, timing summary in demo_1st_phy.tsm.
RUN-1002 : start command "export_bid demo_1st_inst.bid"
RUN-1002 : start command "bitgen -bit demo_1st.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 374
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 815, pip num: 6634
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 854 valid insts, and 19347 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file demo_1st.bit.
RUN-1003 : finish command "bitgen -bit demo_1st.bit" in  1.314011s wall, 10.281250s user + 0.046875s system = 10.328125s CPU (786.0%)

RUN-1004 : used memory is 499 MB, reserved memory is 480 MB, peak memory is 683 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241219_164642.log"
RUN-1001 : Backing up run's log file succeed.
