;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 216, 10
	SUB #72, @76
	SPL <80, -92
	JMP <80, -92
	SUB <0, @12
	DJN -1, @-20
	MOV @-121, 103
	JMP <80, -92
	CMP <12, @10
	SUB #300, <285
	SPL -207, @-120
	ADD 30, 9
	CMP <32, @15
	ADD #300, <285
	ADD #300, <285
	SUB @-127, 100
	SPL 0, <402
	CMP -7, <-20
	SPL 0, <402
	DJN -1, @-126
	CMP -7, <-20
	SUB 300, 96
	JMZ @12, <10
	SUB #72, @76
	ADD 30, 9
	SUB 300, <96
	SUB #72, @76
	MOV @-121, 103
	MOV -7, <-20
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	ADD 30, 9
	ADD 30, 9
	MOV -7, <-20
	SUB 300, 96
	JMN <0, <922
	SPL 0, <402
	MOV -1, <-20
	DAT #0, <402
	SPL 0, <402
	MOV <12, @10
	SPL 0, <402
	SPL 0, <402
	ADD #300, <285
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
