
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002044  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002150  08002150  00003150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002170  08002170  00004004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002170  08002170  00004004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002170  08002170  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002170  08002170  00003170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002174  08002174  00003174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08002178  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  20000004  0800217c  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  0800217c  0000423c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005f7a  00000000  00000000  0000402d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dfb  00000000  00000000  00009fa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0000bda8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000636  00000000  00000000  0000c640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002329  00000000  00000000  0000cc76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a21  00000000  00000000  0000ef9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000611ec  00000000  00000000  000179c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00078bac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000217c  00000000  00000000  00078bf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0007ad6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	08002138 	.word	0x08002138

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	08002138 	.word	0x08002138

0800014c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	f003 0307 	and.w	r3, r3, #7
 800015a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800015c:	4b0c      	ldr	r3, [pc, #48]	@ (8000190 <__NVIC_SetPriorityGrouping+0x44>)
 800015e:	68db      	ldr	r3, [r3, #12]
 8000160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000162:	68ba      	ldr	r2, [r7, #8]
 8000164:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000168:	4013      	ands	r3, r2
 800016a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000170:	68bb      	ldr	r3, [r7, #8]
 8000172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000174:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800017c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800017e:	4a04      	ldr	r2, [pc, #16]	@ (8000190 <__NVIC_SetPriorityGrouping+0x44>)
 8000180:	68bb      	ldr	r3, [r7, #8]
 8000182:	60d3      	str	r3, [r2, #12]
}
 8000184:	bf00      	nop
 8000186:	3714      	adds	r7, #20
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	e000ed00 	.word	0xe000ed00

08000194 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__NVIC_GetPriorityGrouping+0x18>)
 800019a:	68db      	ldr	r3, [r3, #12]
 800019c:	0a1b      	lsrs	r3, r3, #8
 800019e:	f003 0307 	and.w	r3, r3, #7
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	e000ed00 	.word	0xe000ed00

080001b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001b0:	b480      	push	{r7}
 80001b2:	b083      	sub	sp, #12
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	4603      	mov	r3, r0
 80001b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	db0b      	blt.n	80001da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001c2:	79fb      	ldrb	r3, [r7, #7]
 80001c4:	f003 021f 	and.w	r2, r3, #31
 80001c8:	4906      	ldr	r1, [pc, #24]	@ (80001e4 <__NVIC_EnableIRQ+0x34>)
 80001ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ce:	095b      	lsrs	r3, r3, #5
 80001d0:	2001      	movs	r0, #1
 80001d2:	fa00 f202 	lsl.w	r2, r0, r2
 80001d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001da:	bf00      	nop
 80001dc:	370c      	adds	r7, #12
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr
 80001e4:	e000e100 	.word	0xe000e100

080001e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	6039      	str	r1, [r7, #0]
 80001f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	db0a      	blt.n	8000212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001fc:	683b      	ldr	r3, [r7, #0]
 80001fe:	b2da      	uxtb	r2, r3
 8000200:	490c      	ldr	r1, [pc, #48]	@ (8000234 <__NVIC_SetPriority+0x4c>)
 8000202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000206:	0112      	lsls	r2, r2, #4
 8000208:	b2d2      	uxtb	r2, r2
 800020a:	440b      	add	r3, r1
 800020c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000210:	e00a      	b.n	8000228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	b2da      	uxtb	r2, r3
 8000216:	4908      	ldr	r1, [pc, #32]	@ (8000238 <__NVIC_SetPriority+0x50>)
 8000218:	79fb      	ldrb	r3, [r7, #7]
 800021a:	f003 030f 	and.w	r3, r3, #15
 800021e:	3b04      	subs	r3, #4
 8000220:	0112      	lsls	r2, r2, #4
 8000222:	b2d2      	uxtb	r2, r2
 8000224:	440b      	add	r3, r1
 8000226:	761a      	strb	r2, [r3, #24]
}
 8000228:	bf00      	nop
 800022a:	370c      	adds	r7, #12
 800022c:	46bd      	mov	sp, r7
 800022e:	bc80      	pop	{r7}
 8000230:	4770      	bx	lr
 8000232:	bf00      	nop
 8000234:	e000e100 	.word	0xe000e100
 8000238:	e000ed00 	.word	0xe000ed00

0800023c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800023c:	b480      	push	{r7}
 800023e:	b089      	sub	sp, #36	@ 0x24
 8000240:	af00      	add	r7, sp, #0
 8000242:	60f8      	str	r0, [r7, #12]
 8000244:	60b9      	str	r1, [r7, #8]
 8000246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	f003 0307 	and.w	r3, r3, #7
 800024e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000250:	69fb      	ldr	r3, [r7, #28]
 8000252:	f1c3 0307 	rsb	r3, r3, #7
 8000256:	2b04      	cmp	r3, #4
 8000258:	bf28      	it	cs
 800025a:	2304      	movcs	r3, #4
 800025c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800025e:	69fb      	ldr	r3, [r7, #28]
 8000260:	3304      	adds	r3, #4
 8000262:	2b06      	cmp	r3, #6
 8000264:	d902      	bls.n	800026c <NVIC_EncodePriority+0x30>
 8000266:	69fb      	ldr	r3, [r7, #28]
 8000268:	3b03      	subs	r3, #3
 800026a:	e000      	b.n	800026e <NVIC_EncodePriority+0x32>
 800026c:	2300      	movs	r3, #0
 800026e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000270:	f04f 32ff 	mov.w	r2, #4294967295
 8000274:	69bb      	ldr	r3, [r7, #24]
 8000276:	fa02 f303 	lsl.w	r3, r2, r3
 800027a:	43da      	mvns	r2, r3
 800027c:	68bb      	ldr	r3, [r7, #8]
 800027e:	401a      	ands	r2, r3
 8000280:	697b      	ldr	r3, [r7, #20]
 8000282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000284:	f04f 31ff 	mov.w	r1, #4294967295
 8000288:	697b      	ldr	r3, [r7, #20]
 800028a:	fa01 f303 	lsl.w	r3, r1, r3
 800028e:	43d9      	mvns	r1, r3
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000294:	4313      	orrs	r3, r2
         );
}
 8000296:	4618      	mov	r0, r3
 8000298:	3724      	adds	r7, #36	@ 0x24
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr

080002a0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80002a0:	b490      	push	{r4, r7}
 80002a2:	b088      	sub	sp, #32
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	60f8      	str	r0, [r7, #12]
 80002a8:	60b9      	str	r1, [r7, #8]
 80002aa:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	461a      	mov	r2, r3
 80002b0:	68bb      	ldr	r3, [r7, #8]
 80002b2:	0e1b      	lsrs	r3, r3, #24
 80002b4:	4413      	add	r3, r2
 80002b6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80002b8:	6822      	ldr	r2, [r4, #0]
 80002ba:	68bb      	ldr	r3, [r7, #8]
 80002bc:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	fa93 f3a3 	rbit	r3, r3
 80002c4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80002c6:	693b      	ldr	r3, [r7, #16]
 80002c8:	fab3 f383 	clz	r3, r3
 80002cc:	b2db      	uxtb	r3, r3
 80002ce:	009b      	lsls	r3, r3, #2
 80002d0:	210f      	movs	r1, #15
 80002d2:	fa01 f303 	lsl.w	r3, r1, r3
 80002d6:	43db      	mvns	r3, r3
 80002d8:	401a      	ands	r2, r3
 80002da:	68bb      	ldr	r3, [r7, #8]
 80002dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80002de:	69fb      	ldr	r3, [r7, #28]
 80002e0:	fa93 f3a3 	rbit	r3, r3
 80002e4:	61bb      	str	r3, [r7, #24]
  return result;
 80002e6:	69bb      	ldr	r3, [r7, #24]
 80002e8:	fab3 f383 	clz	r3, r3
 80002ec:	b2db      	uxtb	r3, r3
 80002ee:	009b      	lsls	r3, r3, #2
 80002f0:	6879      	ldr	r1, [r7, #4]
 80002f2:	fa01 f303 	lsl.w	r3, r1, r3
 80002f6:	4313      	orrs	r3, r2
 80002f8:	6023      	str	r3, [r4, #0]
}
 80002fa:	bf00      	nop
 80002fc:	3720      	adds	r7, #32
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc90      	pop	{r4, r7}
 8000302:	4770      	bx	lr

08000304 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800030e:	683b      	ldr	r3, [r7, #0]
 8000310:	0a1b      	lsrs	r3, r3, #8
 8000312:	b29a      	uxth	r2, r3
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	615a      	str	r2, [r3, #20]
}
 8000318:	bf00      	nop
 800031a:	370c      	adds	r7, #12
 800031c:	46bd      	mov	sp, r7
 800031e:	bc80      	pop	{r7}
 8000320:	4770      	bx	lr
	...

08000324 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8000328:	4b05      	ldr	r3, [pc, #20]	@ (8000340 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 800032a:	685b      	ldr	r3, [r3, #4]
 800032c:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000330:	4a03      	ldr	r2, [pc, #12]	@ (8000340 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8000332:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000336:	6053      	str	r3, [r2, #4]
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	bc80      	pop	{r7}
 800033e:	4770      	bx	lr
 8000340:	40010000 	.word	0x40010000

08000344 <LL_GPIO_AF_SetEXTISource>:
  *         @arg @ref LL_GPIO_AF_EXTI_LINE14
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000344:	b480      	push	{r7}
 8000346:	b085      	sub	sp, #20
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
 800034c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800034e:	4a13      	ldr	r2, [pc, #76]	@ (800039c <LL_GPIO_AF_SetEXTISource+0x58>)
 8000350:	683b      	ldr	r3, [r7, #0]
 8000352:	b2db      	uxtb	r3, r3
 8000354:	3302      	adds	r3, #2
 8000356:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	0c1b      	lsrs	r3, r3, #16
 800035e:	43db      	mvns	r3, r3
 8000360:	ea02 0103 	and.w	r1, r2, r3
 8000364:	683b      	ldr	r3, [r7, #0]
 8000366:	0c1b      	lsrs	r3, r3, #16
 8000368:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	fa93 f3a3 	rbit	r3, r3
 8000370:	60bb      	str	r3, [r7, #8]
  return result;
 8000372:	68bb      	ldr	r3, [r7, #8]
 8000374:	fab3 f383 	clz	r3, r3
 8000378:	b2db      	uxtb	r3, r3
 800037a:	461a      	mov	r2, r3
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	fa03 f202 	lsl.w	r2, r3, r2
 8000382:	4806      	ldr	r0, [pc, #24]	@ (800039c <LL_GPIO_AF_SetEXTISource+0x58>)
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	b2db      	uxtb	r3, r3
 8000388:	430a      	orrs	r2, r1
 800038a:	3302      	adds	r3, #2
 800038c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000390:	bf00      	nop
 8000392:	3714      	adds	r7, #20
 8000394:	46bd      	mov	sp, r7
 8000396:	bc80      	pop	{r7}
 8000398:	4770      	bx	lr
 800039a:	bf00      	nop
 800039c:	40010000 	.word	0x40010000

080003a0 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 80003a4:	4b04      	ldr	r3, [pc, #16]	@ (80003b8 <LL_PWR_EnableBkUpAccess+0x18>)
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	4a03      	ldr	r2, [pc, #12]	@ (80003b8 <LL_PWR_EnableBkUpAccess+0x18>)
 80003aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003ae:	6013      	str	r3, [r2, #0]
}
 80003b0:	bf00      	nop
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr
 80003b8:	40007000 	.word	0x40007000

080003bc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80003c0:	4b04      	ldr	r3, [pc, #16]	@ (80003d4 <LL_RCC_HSI_Enable+0x18>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a03      	ldr	r2, [pc, #12]	@ (80003d4 <LL_RCC_HSI_Enable+0x18>)
 80003c6:	f043 0301 	orr.w	r3, r3, #1
 80003ca:	6013      	str	r3, [r2, #0]
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	40021000 	.word	0x40021000

080003d8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80003dc:	4b06      	ldr	r3, [pc, #24]	@ (80003f8 <LL_RCC_HSI_IsReady+0x20>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f003 0302 	and.w	r3, r3, #2
 80003e4:	2b02      	cmp	r3, #2
 80003e6:	bf0c      	ite	eq
 80003e8:	2301      	moveq	r3, #1
 80003ea:	2300      	movne	r3, #0
 80003ec:	b2db      	uxtb	r3, r3
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bc80      	pop	{r7}
 80003f4:	4770      	bx	lr
 80003f6:	bf00      	nop
 80003f8:	40021000 	.word	0x40021000

080003fc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80003fc:	b480      	push	{r7}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000404:	4b06      	ldr	r3, [pc, #24]	@ (8000420 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000406:	681b      	ldr	r3, [r3, #0]
 8000408:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	00db      	lsls	r3, r3, #3
 8000410:	4903      	ldr	r1, [pc, #12]	@ (8000420 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 8000412:	4313      	orrs	r3, r2
 8000414:	600b      	str	r3, [r1, #0]
}
 8000416:	bf00      	nop
 8000418:	370c      	adds	r7, #12
 800041a:	46bd      	mov	sp, r7
 800041c:	bc80      	pop	{r7}
 800041e:	4770      	bx	lr
 8000420:	40021000 	.word	0x40021000

08000424 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000428:	4b04      	ldr	r3, [pc, #16]	@ (800043c <LL_RCC_LSE_Enable+0x18>)
 800042a:	6a1b      	ldr	r3, [r3, #32]
 800042c:	4a03      	ldr	r2, [pc, #12]	@ (800043c <LL_RCC_LSE_Enable+0x18>)
 800042e:	f043 0301 	orr.w	r3, r3, #1
 8000432:	6213      	str	r3, [r2, #32]
}
 8000434:	bf00      	nop
 8000436:	46bd      	mov	sp, r7
 8000438:	bc80      	pop	{r7}
 800043a:	4770      	bx	lr
 800043c:	40021000 	.word	0x40021000

08000440 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000444:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <LL_RCC_LSE_IsReady+0x20>)
 8000446:	6a1b      	ldr	r3, [r3, #32]
 8000448:	f003 0302 	and.w	r3, r3, #2
 800044c:	2b02      	cmp	r3, #2
 800044e:	bf0c      	ite	eq
 8000450:	2301      	moveq	r3, #1
 8000452:	2300      	movne	r3, #0
 8000454:	b2db      	uxtb	r3, r3
}
 8000456:	4618      	mov	r0, r3
 8000458:	46bd      	mov	sp, r7
 800045a:	bc80      	pop	{r7}
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	40021000 	.word	0x40021000

08000464 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8000468:	4b04      	ldr	r3, [pc, #16]	@ (800047c <LL_RCC_LSI_Enable+0x18>)
 800046a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800046c:	4a03      	ldr	r2, [pc, #12]	@ (800047c <LL_RCC_LSI_Enable+0x18>)
 800046e:	f043 0301 	orr.w	r3, r3, #1
 8000472:	6253      	str	r3, [r2, #36]	@ 0x24
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr
 800047c:	40021000 	.word	0x40021000

08000480 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8000484:	4b06      	ldr	r3, [pc, #24]	@ (80004a0 <LL_RCC_LSI_IsReady+0x20>)
 8000486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000488:	f003 0302 	and.w	r3, r3, #2
 800048c:	2b02      	cmp	r3, #2
 800048e:	bf0c      	ite	eq
 8000490:	2301      	moveq	r3, #1
 8000492:	2300      	movne	r3, #0
 8000494:	b2db      	uxtb	r3, r3
}
 8000496:	4618      	mov	r0, r3
 8000498:	46bd      	mov	sp, r7
 800049a:	bc80      	pop	{r7}
 800049c:	4770      	bx	lr
 800049e:	bf00      	nop
 80004a0:	40021000 	.word	0x40021000

080004a4 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b083      	sub	sp, #12
 80004a8:	af00      	add	r7, sp, #0
 80004aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80004ac:	4b06      	ldr	r3, [pc, #24]	@ (80004c8 <LL_RCC_SetSysClkSource+0x24>)
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	f023 0203 	bic.w	r2, r3, #3
 80004b4:	4904      	ldr	r1, [pc, #16]	@ (80004c8 <LL_RCC_SetSysClkSource+0x24>)
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	4313      	orrs	r3, r2
 80004ba:	604b      	str	r3, [r1, #4]
}
 80004bc:	bf00      	nop
 80004be:	370c      	adds	r7, #12
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	40021000 	.word	0x40021000

080004cc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80004d0:	4b03      	ldr	r3, [pc, #12]	@ (80004e0 <LL_RCC_GetSysClkSource+0x14>)
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	f003 030c 	and.w	r3, r3, #12
}
 80004d8:	4618      	mov	r0, r3
 80004da:	46bd      	mov	sp, r7
 80004dc:	bc80      	pop	{r7}
 80004de:	4770      	bx	lr
 80004e0:	40021000 	.word	0x40021000

080004e4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80004ec:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <LL_RCC_SetAHBPrescaler+0x24>)
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80004f4:	4904      	ldr	r1, [pc, #16]	@ (8000508 <LL_RCC_SetAHBPrescaler+0x24>)
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	4313      	orrs	r3, r2
 80004fa:	604b      	str	r3, [r1, #4]
}
 80004fc:	bf00      	nop
 80004fe:	370c      	adds	r7, #12
 8000500:	46bd      	mov	sp, r7
 8000502:	bc80      	pop	{r7}
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000

0800050c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000514:	4b06      	ldr	r3, [pc, #24]	@ (8000530 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000516:	685b      	ldr	r3, [r3, #4]
 8000518:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800051c:	4904      	ldr	r1, [pc, #16]	@ (8000530 <LL_RCC_SetAPB1Prescaler+0x24>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4313      	orrs	r3, r2
 8000522:	604b      	str	r3, [r1, #4]
}
 8000524:	bf00      	nop
 8000526:	370c      	adds	r7, #12
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	40021000 	.word	0x40021000

08000534 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000534:	b480      	push	{r7}
 8000536:	b083      	sub	sp, #12
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800053c:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <LL_RCC_SetAPB2Prescaler+0x24>)
 800053e:	685b      	ldr	r3, [r3, #4]
 8000540:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000544:	4904      	ldr	r1, [pc, #16]	@ (8000558 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	4313      	orrs	r3, r2
 800054a:	604b      	str	r3, [r1, #4]
}
 800054c:	bf00      	nop
 800054e:	370c      	adds	r7, #12
 8000550:	46bd      	mov	sp, r7
 8000552:	bc80      	pop	{r7}
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	40021000 	.word	0x40021000

0800055c <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8000564:	4b06      	ldr	r3, [pc, #24]	@ (8000580 <LL_RCC_SetRTCClockSource+0x24>)
 8000566:	6a1b      	ldr	r3, [r3, #32]
 8000568:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800056c:	4904      	ldr	r1, [pc, #16]	@ (8000580 <LL_RCC_SetRTCClockSource+0x24>)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4313      	orrs	r3, r2
 8000572:	620b      	str	r3, [r1, #32]
}
 8000574:	bf00      	nop
 8000576:	370c      	adds	r7, #12
 8000578:	46bd      	mov	sp, r7
 800057a:	bc80      	pop	{r7}
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop
 8000580:	40021000 	.word	0x40021000

08000584 <LL_RCC_GetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV128
  */
__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8000588:	4b03      	ldr	r3, [pc, #12]	@ (8000598 <LL_RCC_GetRTCClockSource+0x14>)
 800058a:	6a1b      	ldr	r3, [r3, #32]
 800058c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8000590:	4618      	mov	r0, r3
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr
 8000598:	40021000 	.word	0x40021000

0800059c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80005a0:	4b04      	ldr	r3, [pc, #16]	@ (80005b4 <LL_RCC_EnableRTC+0x18>)
 80005a2:	6a1b      	ldr	r3, [r3, #32]
 80005a4:	4a03      	ldr	r2, [pc, #12]	@ (80005b4 <LL_RCC_EnableRTC+0x18>)
 80005a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80005aa:	6213      	str	r3, [r2, #32]
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bc80      	pop	{r7}
 80005b2:	4770      	bx	lr
 80005b4:	40021000 	.word	0x40021000

080005b8 <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80005bc:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <LL_RCC_ForceBackupDomainReset+0x18>)
 80005be:	6a1b      	ldr	r3, [r3, #32]
 80005c0:	4a03      	ldr	r2, [pc, #12]	@ (80005d0 <LL_RCC_ForceBackupDomainReset+0x18>)
 80005c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80005c6:	6213      	str	r3, [r2, #32]
}
 80005c8:	bf00      	nop
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bc80      	pop	{r7}
 80005ce:	4770      	bx	lr
 80005d0:	40021000 	.word	0x40021000

080005d4 <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80005d8:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <LL_RCC_ReleaseBackupDomainReset+0x18>)
 80005da:	6a1b      	ldr	r3, [r3, #32]
 80005dc:	4a03      	ldr	r2, [pc, #12]	@ (80005ec <LL_RCC_ReleaseBackupDomainReset+0x18>)
 80005de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80005e2:	6213      	str	r3, [r2, #32]
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr
 80005ec:	40021000 	.word	0x40021000

080005f0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80005f4:	4b04      	ldr	r3, [pc, #16]	@ (8000608 <LL_RCC_PLL_Enable+0x18>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	4a03      	ldr	r2, [pc, #12]	@ (8000608 <LL_RCC_PLL_Enable+0x18>)
 80005fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80005fe:	6013      	str	r3, [r2, #0]
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	bc80      	pop	{r7}
 8000606:	4770      	bx	lr
 8000608:	40021000 	.word	0x40021000

0800060c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000610:	4b06      	ldr	r3, [pc, #24]	@ (800062c <LL_RCC_PLL_IsReady+0x20>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000618:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800061c:	bf0c      	ite	eq
 800061e:	2301      	moveq	r3, #1
 8000620:	2300      	movne	r3, #0
 8000622:	b2db      	uxtb	r3, r3
}
 8000624:	4618      	mov	r0, r3
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	40021000 	.word	0x40021000

08000630 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 800063a:	4b08      	ldr	r3, [pc, #32]	@ (800065c <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	430b      	orrs	r3, r1
 800064c:	4903      	ldr	r1, [pc, #12]	@ (800065c <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 800064e:	4313      	orrs	r3, r2
 8000650:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8000652:	bf00      	nop
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	bc80      	pop	{r7}
 800065a:	4770      	bx	lr
 800065c:	40021000 	.word	0x40021000

08000660 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000668:	4b08      	ldr	r3, [pc, #32]	@ (800068c <LL_APB1_GRP1_EnableClock+0x2c>)
 800066a:	69da      	ldr	r2, [r3, #28]
 800066c:	4907      	ldr	r1, [pc, #28]	@ (800068c <LL_APB1_GRP1_EnableClock+0x2c>)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	4313      	orrs	r3, r2
 8000672:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000674:	4b05      	ldr	r3, [pc, #20]	@ (800068c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000676:	69da      	ldr	r2, [r3, #28]
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4013      	ands	r3, r2
 800067c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800067e:	68fb      	ldr	r3, [r7, #12]
}
 8000680:	bf00      	nop
 8000682:	3714      	adds	r7, #20
 8000684:	46bd      	mov	sp, r7
 8000686:	bc80      	pop	{r7}
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	40021000 	.word	0x40021000

08000690 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000690:	b480      	push	{r7}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000698:	4b08      	ldr	r3, [pc, #32]	@ (80006bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800069a:	699a      	ldr	r2, [r3, #24]
 800069c:	4907      	ldr	r1, [pc, #28]	@ (80006bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80006a4:	4b05      	ldr	r3, [pc, #20]	@ (80006bc <LL_APB2_GRP1_EnableClock+0x2c>)
 80006a6:	699a      	ldr	r2, [r3, #24]
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	4013      	ands	r3, r2
 80006ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006ae:	68fb      	ldr	r3, [r7, #12]
}
 80006b0:	bf00      	nop
 80006b2:	3714      	adds	r7, #20
 80006b4:	46bd      	mov	sp, r7
 80006b6:	bc80      	pop	{r7}
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	40021000 	.word	0x40021000

080006c0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80006c8:	4b06      	ldr	r3, [pc, #24]	@ (80006e4 <LL_FLASH_SetLatency+0x24>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f023 0207 	bic.w	r2, r3, #7
 80006d0:	4904      	ldr	r1, [pc, #16]	@ (80006e4 <LL_FLASH_SetLatency+0x24>)
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4313      	orrs	r3, r2
 80006d6:	600b      	str	r3, [r1, #0]
}
 80006d8:	bf00      	nop
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	bc80      	pop	{r7}
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	40022000 	.word	0x40022000

080006e8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80006ec:	4b03      	ldr	r3, [pc, #12]	@ (80006fc <LL_FLASH_GetLatency+0x14>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f003 0307 	and.w	r3, r3, #7
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bc80      	pop	{r7}
 80006fa:	4770      	bx	lr
 80006fc:	40022000 	.word	0x40022000

08000700 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000704:	2002      	movs	r0, #2
 8000706:	f7ff ffdb 	bl	80006c0 <LL_FLASH_SetLatency>
  while( LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2 )
 800070a:	bf00      	nop
 800070c:	f7ff ffec 	bl	80006e8 <LL_FLASH_GetLatency>
 8000710:	4603      	mov	r3, r0
 8000712:	2b02      	cmp	r3, #2
 8000714:	d1fa      	bne.n	800070c <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000716:	2010      	movs	r0, #16
 8000718:	f7ff fe70 	bl	80003fc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 800071c:	f7ff fe4e 	bl	80003bc <LL_RCC_HSI_Enable>

  /* Wait till HSI is ready */
  while( LL_RCC_HSI_IsReady() != 1 )
 8000720:	bf00      	nop
 8000722:	f7ff fe59 	bl	80003d8 <LL_RCC_HSI_IsReady>
 8000726:	4603      	mov	r3, r0
 8000728:	2b01      	cmp	r3, #1
 800072a:	d1fa      	bne.n	8000722 <SystemClock_Config+0x22>
  {

  }
  LL_RCC_LSI_Enable();
 800072c:	f7ff fe9a 	bl	8000464 <LL_RCC_LSI_Enable>

  /* Wait till LSI is ready */
  while( LL_RCC_LSI_IsReady() != 1 )
 8000730:	bf00      	nop
 8000732:	f7ff fea5 	bl	8000480 <LL_RCC_LSI_IsReady>
 8000736:	4603      	mov	r3, r0
 8000738:	2b01      	cmp	r3, #1
 800073a:	d1fa      	bne.n	8000732 <SystemClock_Config+0x32>
  {

  }
  LL_PWR_EnableBkUpAccess();
 800073c:	f7ff fe30 	bl	80003a0 <LL_PWR_EnableBkUpAccess>
  if( LL_RCC_GetRTCClockSource() != LL_RCC_RTC_CLKSOURCE_LSE )
 8000740:	f7ff ff20 	bl	8000584 <LL_RCC_GetRTCClockSource>
 8000744:	4603      	mov	r3, r0
 8000746:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800074a:	d003      	beq.n	8000754 <SystemClock_Config+0x54>
  {
    LL_RCC_ForceBackupDomainReset();
 800074c:	f7ff ff34 	bl	80005b8 <LL_RCC_ForceBackupDomainReset>
    LL_RCC_ReleaseBackupDomainReset();
 8000750:	f7ff ff40 	bl	80005d4 <LL_RCC_ReleaseBackupDomainReset>
  }
  LL_RCC_LSE_Enable();
 8000754:	f7ff fe66 	bl	8000424 <LL_RCC_LSE_Enable>

  /* Wait till LSE is ready */
  while( LL_RCC_LSE_IsReady() != 1 )
 8000758:	bf00      	nop
 800075a:	f7ff fe71 	bl	8000440 <LL_RCC_LSE_IsReady>
 800075e:	4603      	mov	r3, r0
 8000760:	2b01      	cmp	r3, #1
 8000762:	d1fa      	bne.n	800075a <SystemClock_Config+0x5a>
  {

  }
  if( LL_RCC_GetRTCClockSource() != LL_RCC_RTC_CLKSOURCE_LSE )
 8000764:	f7ff ff0e 	bl	8000584 <LL_RCC_GetRTCClockSource>
 8000768:	4603      	mov	r3, r0
 800076a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800076e:	d003      	beq.n	8000778 <SystemClock_Config+0x78>
  {
    LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSE);
 8000770:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000774:	f7ff fef2 	bl	800055c <LL_RCC_SetRTCClockSource>
  }
  LL_RCC_EnableRTC();
 8000778:	f7ff ff10 	bl	800059c <LL_RCC_EnableRTC>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 800077c:	f44f 1160 	mov.w	r1, #3670016	@ 0x380000
 8000780:	2000      	movs	r0, #0
 8000782:	f7ff ff55 	bl	8000630 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000786:	f7ff ff33 	bl	80005f0 <LL_RCC_PLL_Enable>

  /* Wait till PLL is ready */
  while( LL_RCC_PLL_IsReady() != 1 )
 800078a:	bf00      	nop
 800078c:	f7ff ff3e 	bl	800060c <LL_RCC_PLL_IsReady>
 8000790:	4603      	mov	r3, r0
 8000792:	2b01      	cmp	r3, #1
 8000794:	d1fa      	bne.n	800078c <SystemClock_Config+0x8c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000796:	2000      	movs	r0, #0
 8000798:	f7ff fea4 	bl	80004e4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 800079c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80007a0:	f7ff feb4 	bl	800050c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 80007a4:	2000      	movs	r0, #0
 80007a6:	f7ff fec5 	bl	8000534 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80007aa:	2002      	movs	r0, #2
 80007ac:	f7ff fe7a 	bl	80004a4 <LL_RCC_SetSysClkSource>

  /* Wait till System clock is ready */
  while( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 80007b0:	bf00      	nop
 80007b2:	f7ff fe8b 	bl	80004cc <LL_RCC_GetSysClkSource>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b08      	cmp	r3, #8
 80007ba:	d1fa      	bne.n	80007b2 <SystemClock_Config+0xb2>
  {

  }
  LL_Init1msTick(64000000);
 80007bc:	4803      	ldr	r0, [pc, #12]	@ (80007cc <SystemClock_Config+0xcc>)
 80007be:	f001 fc49 	bl	8002054 <LL_Init1msTick>
  LL_SetSystemCoreClock(64000000);
 80007c2:	4802      	ldr	r0, [pc, #8]	@ (80007cc <SystemClock_Config+0xcc>)
 80007c4:	f001 fc78 	bl	80020b8 <LL_SetSystemCoreClock>
}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	03d09000 	.word	0x03d09000

080007d0 <bsp_Init>:
  }
  /* USER CODE END Error_Handler_Debug */
}

void bsp_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b088      	sub	sp, #32
 80007d4:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 80007d6:	2001      	movs	r0, #1
 80007d8:	f7ff ff5a 	bl	8000690 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80007dc:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80007e0:	f7ff ff3e 	bl	8000660 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007e4:	2003      	movs	r0, #3
 80007e6:	f7ff fcb1 	bl	800014c <__NVIC_SetPriorityGrouping>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
   */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 80007ea:	f7ff fd9b 	bl	8000324 <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ee:	f7ff ff87 	bl	8000700 <SystemClock_Config>

  LL_EXTI_InitTypeDef EXTI_InitStruct =
 80007f2:	f107 0318 	add.w	r3, r7, #24
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
  { 0 };
  LL_GPIO_InitTypeDef GPIO_InitStruct =
 80007fc:	1d3b      	adds	r3, r7, #4
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 800080a:	2010      	movs	r0, #16
 800080c:	f7ff ff40 	bl	8000690 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 8000810:	2020      	movs	r0, #32
 8000812:	f7ff ff3d 	bl	8000690 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000816:	2004      	movs	r0, #4
 8000818:	f7ff ff3a 	bl	8000690 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800081c:	2008      	movs	r0, #8
 800081e:	f7ff ff37 	bl	8000690 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8000822:	f242 0120 	movw	r1, #8224	@ 0x2020
 8000826:	481e      	ldr	r0, [pc, #120]	@ (80008a0 <bsp_Init+0xd0>)
 8000828:	f7ff fd6c 	bl	8000304 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTC, LL_GPIO_AF_EXTI_LINE13);
 800082c:	491d      	ldr	r1, [pc, #116]	@ (80008a4 <bsp_Init+0xd4>)
 800082e:	2002      	movs	r0, #2
 8000830:	f7ff fd88 	bl	8000344 <LL_GPIO_AF_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8000834:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000838:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800083a:	2301      	movs	r3, #1
 800083c:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800083e:	2300      	movs	r3, #0
 8000840:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8000842:	2301      	movs	r3, #1
 8000844:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000846:	f107 0318 	add.w	r3, r7, #24
 800084a:	4618      	mov	r0, r3
 800084c:	f000 fe22 	bl	8001494 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_FLOATING);
 8000850:	2204      	movs	r2, #4
 8000852:	4915      	ldr	r1, [pc, #84]	@ (80008a8 <bsp_Init+0xd8>)
 8000854:	4815      	ldr	r0, [pc, #84]	@ (80008ac <bsp_Init+0xdc>)
 8000856:	f7ff fd23 	bl	80002a0 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 800085a:	f242 0320 	movw	r3, #8224	@ 0x2020
 800085e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000860:	2301      	movs	r3, #1
 8000862:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000864:	2302      	movs	r3, #2
 8000866:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	4619      	mov	r1, r3
 8000870:	480b      	ldr	r0, [pc, #44]	@ (80008a0 <bsp_Init+0xd0>)
 8000872:	f000 ff46 	bl	8001702 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 8000876:	f7ff fc8d 	bl	8000194 <__NVIC_GetPriorityGrouping>
 800087a:	4603      	mov	r3, r0
 800087c:	2200      	movs	r2, #0
 800087e:	2100      	movs	r1, #0
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fcdb 	bl	800023c <NVIC_EncodePriority>
 8000886:	4603      	mov	r3, r0
 8000888:	4619      	mov	r1, r3
 800088a:	2028      	movs	r0, #40	@ 0x28
 800088c:	f7ff fcac 	bl	80001e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000890:	2028      	movs	r0, #40	@ 0x28
 8000892:	f7ff fc8d 	bl	80001b0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000896:	bf00      	nop
 8000898:	3720      	adds	r7, #32
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40010800 	.word	0x40010800
 80008a4:	00f00003 	.word	0x00f00003
 80008a8:	04200020 	.word	0x04200020
 80008ac:	40011000 	.word	0x40011000

080008b0 <delay>:

void delay(uint32_t ms)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  LL_mDelay(ms);
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f001 fbd9 	bl	8002070 <LL_mDelay>
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <cli_Init>:
{ "reset", cmd_reset, "System reset.", "Usage: reset\r\n" },
{"download", cmd_download, "Download new firmware using ymodem protocol.\r\n" ,""},
{ NULL, NULL, NULL, NULL } };

bool cli_Init(void)
{
 80008c6:	b480      	push	{r7}
 80008c8:	af00      	add	r7, sp, #0
  return true;
 80008ca:	2301      	movs	r3, #1
}
 80008cc:	4618      	mov	r0, r3
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bc80      	pop	{r7}
 80008d2:	4770      	bx	lr

080008d4 <__NVIC_GetPriorityGrouping>:
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008d8:	4b04      	ldr	r3, [pc, #16]	@ (80008ec <__NVIC_GetPriorityGrouping+0x18>)
 80008da:	68db      	ldr	r3, [r3, #12]
 80008dc:	0a1b      	lsrs	r3, r3, #8
 80008de:	f003 0307 	and.w	r3, r3, #7
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bc80      	pop	{r7}
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <__NVIC_EnableIRQ>:
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	db0b      	blt.n	800091a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	f003 021f 	and.w	r2, r3, #31
 8000908:	4906      	ldr	r1, [pc, #24]	@ (8000924 <__NVIC_EnableIRQ+0x34>)
 800090a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090e:	095b      	lsrs	r3, r3, #5
 8000910:	2001      	movs	r0, #1
 8000912:	fa00 f202 	lsl.w	r2, r0, r2
 8000916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800091a:	bf00      	nop
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	bc80      	pop	{r7}
 8000922:	4770      	bx	lr
 8000924:	e000e100 	.word	0xe000e100

08000928 <__NVIC_SetPriority>:
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	6039      	str	r1, [r7, #0]
 8000932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000938:	2b00      	cmp	r3, #0
 800093a:	db0a      	blt.n	8000952 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	b2da      	uxtb	r2, r3
 8000940:	490c      	ldr	r1, [pc, #48]	@ (8000974 <__NVIC_SetPriority+0x4c>)
 8000942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000946:	0112      	lsls	r2, r2, #4
 8000948:	b2d2      	uxtb	r2, r2
 800094a:	440b      	add	r3, r1
 800094c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000950:	e00a      	b.n	8000968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4908      	ldr	r1, [pc, #32]	@ (8000978 <__NVIC_SetPriority+0x50>)
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	f003 030f 	and.w	r3, r3, #15
 800095e:	3b04      	subs	r3, #4
 8000960:	0112      	lsls	r2, r2, #4
 8000962:	b2d2      	uxtb	r2, r2
 8000964:	440b      	add	r3, r1
 8000966:	761a      	strb	r2, [r3, #24]
}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	bc80      	pop	{r7}
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	e000e100 	.word	0xe000e100
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <NVIC_EncodePriority>:
{
 800097c:	b480      	push	{r7}
 800097e:	b089      	sub	sp, #36	@ 0x24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	f003 0307 	and.w	r3, r3, #7
 800098e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000990:	69fb      	ldr	r3, [r7, #28]
 8000992:	f1c3 0307 	rsb	r3, r3, #7
 8000996:	2b04      	cmp	r3, #4
 8000998:	bf28      	it	cs
 800099a:	2304      	movcs	r3, #4
 800099c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800099e:	69fb      	ldr	r3, [r7, #28]
 80009a0:	3304      	adds	r3, #4
 80009a2:	2b06      	cmp	r3, #6
 80009a4:	d902      	bls.n	80009ac <NVIC_EncodePriority+0x30>
 80009a6:	69fb      	ldr	r3, [r7, #28]
 80009a8:	3b03      	subs	r3, #3
 80009aa:	e000      	b.n	80009ae <NVIC_EncodePriority+0x32>
 80009ac:	2300      	movs	r3, #0
 80009ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b0:	f04f 32ff 	mov.w	r2, #4294967295
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ba:	43da      	mvns	r2, r3
 80009bc:	68bb      	ldr	r3, [r7, #8]
 80009be:	401a      	ands	r2, r3
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009c4:	f04f 31ff 	mov.w	r1, #4294967295
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	fa01 f303 	lsl.w	r3, r1, r3
 80009ce:	43d9      	mvns	r1, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d4:	4313      	orrs	r3, r2
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3724      	adds	r7, #36	@ 0x24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bc80      	pop	{r7}
 80009de:	4770      	bx	lr

080009e0 <LL_AHB1_GRP1_EnableClock>:
{
 80009e0:	b480      	push	{r7}
 80009e2:	b085      	sub	sp, #20
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80009e8:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009ea:	695a      	ldr	r2, [r3, #20]
 80009ec:	4907      	ldr	r1, [pc, #28]	@ (8000a0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80009f4:	4b05      	ldr	r3, [pc, #20]	@ (8000a0c <LL_AHB1_GRP1_EnableClock+0x2c>)
 80009f6:	695a      	ldr	r2, [r3, #20]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4013      	ands	r3, r2
 80009fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009fe:	68fb      	ldr	r3, [r7, #12]
}
 8000a00:	bf00      	nop
 8000a02:	3714      	adds	r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bc80      	pop	{r7}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop
 8000a0c:	40021000 	.word	0x40021000

08000a10 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
void MX_DMA_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000a14:	2001      	movs	r0, #1
 8000a16:	f7ff ffe3 	bl	80009e0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 0));
 8000a1a:	f7ff ff5b 	bl	80008d4 <__NVIC_GetPriorityGrouping>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2200      	movs	r2, #0
 8000a22:	2100      	movs	r1, #0
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ffa9 	bl	800097c <NVIC_EncodePriority>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	2010      	movs	r0, #16
 8000a30:	f7ff ff7a 	bl	8000928 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000a34:	2010      	movs	r0, #16
 8000a36:	f7ff ff5b 	bl	80008f0 <__NVIC_EnableIRQ>

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}

08000a3e <LL_GPIO_TogglePin>:
{
 8000a3e:	b480      	push	{r7}
 8000a40:	b085      	sub	sp, #20
 8000a42:	af00      	add	r7, sp, #0
 8000a44:	6078      	str	r0, [r7, #4]
 8000a46:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	68db      	ldr	r3, [r3, #12]
 8000a4c:	60fb      	str	r3, [r7, #12]
  uint32_t pinmask = ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	0a1b      	lsrs	r3, r3, #8
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	60bb      	str	r3, [r7, #8]
  WRITE_REG(GPIOx->BSRR, ((odr & pinmask) << 16u) | (~odr & pinmask));
 8000a56:	68fa      	ldr	r2, [r7, #12]
 8000a58:	68bb      	ldr	r3, [r7, #8]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	041a      	lsls	r2, r3, #16
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	43d9      	mvns	r1, r3
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	400b      	ands	r3, r1
 8000a66:	431a      	orrs	r2, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	611a      	str	r2, [r3, #16]
}
 8000a6c:	bf00      	nop
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bc80      	pop	{r7}
 8000a74:	4770      	bx	lr
	...

08000a78 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  /* USER CODE BEGIN SysInit */
  bsp_Init();
 8000a7c:	f7ff fea8 	bl	80007d0 <bsp_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  /* USER CODE BEGIN 2 */
  MX_RTC_Init();
 8000a80:	f000 f8f8 	bl	8000c74 <MX_RTC_Init>
//  boot_Init();
  MX_DMA_Init();
 8000a84:	f7ff ffc4 	bl	8000a10 <MX_DMA_Init>
  uart_Init();
 8000a88:	f000 fbae 	bl	80011e8 <uart_Init>
  cli_Init();
 8000a8c:	f7ff ff1b 	bl	80008c6 <cli_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while( 1 )
  {
    LL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000a90:	f242 0120 	movw	r1, #8224	@ 0x2020
 8000a94:	4804      	ldr	r0, [pc, #16]	@ (8000aa8 <main+0x30>)
 8000a96:	f7ff ffd2 	bl	8000a3e <LL_GPIO_TogglePin>
    delay(500);
 8000a9a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a9e:	f7ff ff07 	bl	80008b0 <delay>
    LL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000aa2:	bf00      	nop
 8000aa4:	e7f4      	b.n	8000a90 <main+0x18>
 8000aa6:	bf00      	nop
 8000aa8:	40010800 	.word	0x40010800

08000aac <qbufferCreate>:
 */

#include "qbuffer.h"

bool qbufferCreate(qbuffer_t* p_node, uint8_t* p_buf, uint32_t length)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	60b9      	str	r1, [r7, #8]
 8000ab6:	607a      	str	r2, [r7, #4]
  if( p_node == NULL || p_buf == NULL || length == 0 )
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d005      	beq.n	8000aca <qbufferCreate+0x1e>
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d002      	beq.n	8000aca <qbufferCreate+0x1e>
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d101      	bne.n	8000ace <qbufferCreate+0x22>
  {
    return false;
 8000aca:	2300      	movs	r3, #0
 8000acc:	e00f      	b.n	8000aee <qbufferCreate+0x42>
  }

  p_node->in = 0;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
  p_node->out = 0;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	605a      	str	r2, [r3, #4]
  p_node->len = length;
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	687a      	ldr	r2, [r7, #4]
 8000ade:	60da      	str	r2, [r3, #12]
  p_node->size = 0;
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	68ba      	ldr	r2, [r7, #8]
 8000aea:	611a      	str	r2, [r3, #16]

  return true;
 8000aec:	2301      	movs	r3, #1
}
 8000aee:	4618      	mov	r0, r3
 8000af0:	3714      	adds	r7, #20
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bc80      	pop	{r7}
 8000af6:	4770      	bx	lr

08000af8 <qbufferWrite>:

uint32_t qbufferWrite(qbuffer_t* p_node, uint8_t* p_data, uint32_t length)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	60f8      	str	r0, [r7, #12]
 8000b00:	60b9      	str	r1, [r7, #8]
 8000b02:	607a      	str	r2, [r7, #4]
  if( p_node == NULL || p_data == NULL || p_node->p_buf == NULL || length == 0 || p_node->size == 0 )
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d00d      	beq.n	8000b26 <qbufferWrite+0x2e>
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d00a      	beq.n	8000b26 <qbufferWrite+0x2e>
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	691b      	ldr	r3, [r3, #16]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d006      	beq.n	8000b26 <qbufferWrite+0x2e>
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d003      	beq.n	8000b26 <qbufferWrite+0x2e>
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	689b      	ldr	r3, [r3, #8]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d101      	bne.n	8000b2a <qbufferWrite+0x32>
  {
    return 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	e04f      	b.n	8000bca <qbufferWrite+0xd2>
  }

  uint32_t available = p_node->len - p_node->size;
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	68da      	ldr	r2, [r3, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	689b      	ldr	r3, [r3, #8]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	61fb      	str	r3, [r7, #28]
  if( length > available )
 8000b36:	687a      	ldr	r2, [r7, #4]
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	429a      	cmp	r2, r3
 8000b3c:	d901      	bls.n	8000b42 <qbufferWrite+0x4a>
  {
    length = available;
 8000b3e:	69fb      	ldr	r3, [r7, #28]
 8000b40:	607b      	str	r3, [r7, #4]
  }

  if( p_node->in + length > p_node->len )
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	441a      	add	r2, r3
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	68db      	ldr	r3, [r3, #12]
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d91d      	bls.n	8000b8e <qbufferWrite+0x96>
  {
    uint32_t first_chunk = p_node->len - p_node->in; //    
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	68da      	ldr	r2, [r3, #12]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	61bb      	str	r3, [r7, #24]
    uint32_t second_chunk = length - first_chunk;    //    
 8000b5e:	687a      	ldr	r2, [r7, #4]
 8000b60:	69bb      	ldr	r3, [r7, #24]
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	617b      	str	r3, [r7, #20]

    // p_buf[in]   
    memcpy(&p_node->p_buf[p_node->in], p_data, first_chunk);
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	691a      	ldr	r2, [r3, #16]
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4413      	add	r3, r2
 8000b70:	69ba      	ldr	r2, [r7, #24]
 8000b72:	68b9      	ldr	r1, [r7, #8]
 8000b74:	4618      	mov	r0, r3
 8000b76:	f001 fad1 	bl	800211c <memcpy>
    // p_buf[0]   
    memcpy(&p_node->p_buf[0], p_data + first_chunk, second_chunk);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	6918      	ldr	r0, [r3, #16]
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	4413      	add	r3, r2
 8000b84:	697a      	ldr	r2, [r7, #20]
 8000b86:	4619      	mov	r1, r3
 8000b88:	f001 fac8 	bl	800211c <memcpy>
 8000b8c:	e009      	b.n	8000ba2 <qbufferWrite+0xaa>
  }
  else //  2:     
  {
    memcpy(&p_node->p_buf[p_node->in], p_data, length);
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	691a      	ldr	r2, [r3, #16]
 8000b92:	68fb      	ldr	r3, [r7, #12]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	4413      	add	r3, r2
 8000b98:	687a      	ldr	r2, [r7, #4]
 8000b9a:	68b9      	ldr	r1, [r7, #8]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 fabd 	bl	800211c <memcpy>
  }

  p_node->in = (p_node->in + length) % p_node->len;
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4413      	add	r3, r2
 8000baa:	68fa      	ldr	r2, [r7, #12]
 8000bac:	68d2      	ldr	r2, [r2, #12]
 8000bae:	fbb3 f1f2 	udiv	r1, r3, r2
 8000bb2:	fb01 f202 	mul.w	r2, r1, r2
 8000bb6:	1a9a      	subs	r2, r3, r2
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	601a      	str	r2, [r3, #0]
  p_node->size += length;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	689a      	ldr	r2, [r3, #8]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	441a      	add	r2, r3
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	609a      	str	r2, [r3, #8]

  return length;
 8000bc8:	687b      	ldr	r3, [r7, #4]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3720      	adds	r7, #32
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
	...

08000bd4 <LL_PWR_EnableBkUpAccess>:
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8000bd8:	4b04      	ldr	r3, [pc, #16]	@ (8000bec <LL_PWR_EnableBkUpAccess+0x18>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a03      	ldr	r2, [pc, #12]	@ (8000bec <LL_PWR_EnableBkUpAccess+0x18>)
 8000bde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000be2:	6013      	str	r3, [r2, #0]
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr
 8000bec:	40007000 	.word	0x40007000

08000bf0 <LL_RCC_EnableRTC>:
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000bf4:	4b04      	ldr	r3, [pc, #16]	@ (8000c08 <LL_RCC_EnableRTC+0x18>)
 8000bf6:	6a1b      	ldr	r3, [r3, #32]
 8000bf8:	4a03      	ldr	r2, [pc, #12]	@ (8000c08 <LL_RCC_EnableRTC+0x18>)
 8000bfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000bfe:	6213      	str	r3, [r2, #32]
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bc80      	pop	{r7}
 8000c06:	4770      	bx	lr
 8000c08:	40021000 	.word	0x40021000

08000c0c <LL_APB1_GRP1_EnableClock>:
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000c14:	4b08      	ldr	r3, [pc, #32]	@ (8000c38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c16:	69da      	ldr	r2, [r3, #28]
 8000c18:	4907      	ldr	r1, [pc, #28]	@ (8000c38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000c20:	4b05      	ldr	r3, [pc, #20]	@ (8000c38 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000c22:	69da      	ldr	r2, [r3, #28]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4013      	ands	r3, r2
 8000c28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c2a:	68fb      	ldr	r3, [r7, #12]
}
 8000c2c:	bf00      	nop
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	40021000 	.word	0x40021000

08000c3c <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0xFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRLH, RTC_PRLH_PRL, (AsynchPrescaler >> 16));
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	689b      	ldr	r3, [r3, #8]
 8000c4a:	f023 020f 	bic.w	r2, r3, #15
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	0c1b      	lsrs	r3, r3, #16
 8000c52:	431a      	orrs	r2, r3
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RTCx->PRLL, RTC_PRLL_PRL, (AsynchPrescaler & RTC_PRLL_PRL));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	68db      	ldr	r3, [r3, #12]
 8000c5c:	0c1b      	lsrs	r3, r3, #16
 8000c5e:	041b      	lsls	r3, r3, #16
 8000c60:	683a      	ldr	r2, [r7, #0]
 8000c62:	b292      	uxth	r2, r2
 8000c64:	431a      	orrs	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	60da      	str	r2, [r3, #12]
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bc80      	pop	{r7}
 8000c72:	4770      	bx	lr

08000c74 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
void MX_RTC_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 0 */
  /* USER CODE END RTC_Init 0 */

  LL_RTC_InitTypeDef RTC_InitStruct =
 8000c7a:	f107 0308 	add.w	r3, r7, #8
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]
  { 0 };
  LL_RTC_TimeTypeDef RTC_TimeStruct =
 8000c84:	1d3b      	adds	r3, r7, #4
 8000c86:	2100      	movs	r1, #0
 8000c88:	460a      	mov	r2, r1
 8000c8a:	801a      	strh	r2, [r3, #0]
 8000c8c:	460a      	mov	r2, r1
 8000c8e:	709a      	strb	r2, [r3, #2]
  { 0 };

  LL_PWR_EnableBkUpAccess();
 8000c90:	f7ff ffa0 	bl	8000bd4 <LL_PWR_EnableBkUpAccess>
  /* Enable BKP CLK enable for backup registers */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_BKP);
 8000c94:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000c98:	f7ff ffb8 	bl	8000c0c <LL_APB1_GRP1_EnableClock>
  /* Peripheral clock enable */
  LL_RCC_EnableRTC();
 8000c9c:	f7ff ffa8 	bl	8000bf0 <LL_RCC_EnableRTC>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC and set the Time and Date
   */
  RTC_InitStruct.AsynchPrescaler = 0xFFFFFFFFU;
 8000ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca4:	60bb      	str	r3, [r7, #8]
  LL_RTC_Init(RTC, &RTC_InitStruct);
 8000ca6:	f107 0308 	add.w	r3, r7, #8
 8000caa:	4619      	mov	r1, r3
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <MX_RTC_Init+0x68>)
 8000cae:	f000 ff83 	bl	8001bb8 <LL_RTC_Init>
  LL_RTC_SetAsynchPrescaler(RTC, 0xFFFFFFFFU);
 8000cb2:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb6:	4809      	ldr	r0, [pc, #36]	@ (8000cdc <MX_RTC_Init+0x68>)
 8000cb8:	f7ff ffc0 	bl	8000c3c <LL_RTC_SetAsynchPrescaler>

  /** Initialize RTC and set the Time and Date
   */
  RTC_TimeStruct.Hours = 0;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	713b      	strb	r3, [r7, #4]
  RTC_TimeStruct.Minutes = 0;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	717b      	strb	r3, [r7, #5]
  RTC_TimeStruct.Seconds = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	71bb      	strb	r3, [r7, #6]
  LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_TimeStruct);
 8000cc8:	1d3b      	adds	r3, r7, #4
 8000cca:	461a      	mov	r2, r3
 8000ccc:	2101      	movs	r1, #1
 8000cce:	4803      	ldr	r0, [pc, #12]	@ (8000cdc <MX_RTC_Init+0x68>)
 8000cd0:	f000 ffae 	bl	8001c30 <LL_RTC_TIME_Init>
  /* USER CODE BEGIN RTC_Init 2 */
  /* USER CODE END RTC_Init 2 */

}
 8000cd4:	bf00      	nop
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40002800 	.word	0x40002800

08000ce0 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8000ce8:	4b07      	ldr	r3, [pc, #28]	@ (8000d08 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000cea:	695a      	ldr	r2, [r3, #20]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	bf0c      	ite	eq
 8000cf6:	2301      	moveq	r3, #1
 8000cf8:	2300      	movne	r3, #0
 8000cfa:	b2db      	uxtb	r3, r3
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40010400 	.word	0x40010400

08000d0c <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8000d14:	4a03      	ldr	r2, [pc, #12]	@ (8000d24 <LL_EXTI_ClearFlag_0_31+0x18>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6153      	str	r3, [r2, #20]
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	40010400 	.word	0x40010400

08000d28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d2c:	bf00      	nop
 8000d2e:	e7fd      	b.n	8000d2c <NMI_Handler+0x4>

08000d30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <HardFault_Handler+0x4>

08000d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <MemManage_Handler+0x4>

08000d40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <BusFault_Handler+0x4>

08000d48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <UsageFault_Handler+0x4>

08000d50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d54:	bf00      	nop
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bc80      	pop	{r7}
 8000d5a:	4770      	bx	lr

08000d5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr

08000d68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bc80      	pop	{r7}
 8000d72:	4770      	bx	lr

08000d74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  tick++;
 8000d78:	4b04      	ldr	r3, [pc, #16]	@ (8000d8c <SysTick_Handler+0x18>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	3301      	adds	r3, #1
 8000d7e:	4a03      	ldr	r2, [pc, #12]	@ (8000d8c <SysTick_Handler+0x18>)
 8000d80:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d82:	bf00      	nop
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bc80      	pop	{r7}
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000020 	.word	0x20000020

08000d90 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 8000d94:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000d98:	f7ff ffa2 	bl	8000ce0 <LL_EXTI_IsActiveFlag_0_31>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d003      	beq.n	8000daa <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 8000da2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000da6:	f7ff ffb1 	bl	8000d0c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_13 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000daa:	bf00      	nop
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 8000db4:	4b03      	ldr	r3, [pc, #12]	@ (8000dc4 <SystemInit+0x14>)
 8000db6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000dba:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr
 8000dc4:	e000ed00 	.word	0xe000ed00

08000dc8 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	60f8      	str	r0, [r7, #12]
 8000dd0:	60b9      	str	r1, [r7, #8]
 8000dd2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	4a0c      	ldr	r2, [pc, #48]	@ (8000e0c <LL_DMA_SetDataTransferDirection+0x44>)
 8000dda:	5cd3      	ldrb	r3, [r2, r3]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	4413      	add	r3, r2
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000de8:	f023 0310 	bic.w	r3, r3, #16
 8000dec:	68ba      	ldr	r2, [r7, #8]
 8000dee:	3a01      	subs	r2, #1
 8000df0:	4906      	ldr	r1, [pc, #24]	@ (8000e0c <LL_DMA_SetDataTransferDirection+0x44>)
 8000df2:	5c8a      	ldrb	r2, [r1, r2]
 8000df4:	4611      	mov	r1, r2
 8000df6:	68fa      	ldr	r2, [r7, #12]
 8000df8:	440a      	add	r2, r1
 8000dfa:	4611      	mov	r1, r2
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	08002168 	.word	0x08002168

08000e10 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	4a0b      	ldr	r2, [pc, #44]	@ (8000e50 <LL_DMA_SetMode+0x40>)
 8000e22:	5cd3      	ldrb	r3, [r2, r3]
 8000e24:	461a      	mov	r2, r3
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	4413      	add	r3, r2
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f023 0220 	bic.w	r2, r3, #32
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	3b01      	subs	r3, #1
 8000e34:	4906      	ldr	r1, [pc, #24]	@ (8000e50 <LL_DMA_SetMode+0x40>)
 8000e36:	5ccb      	ldrb	r3, [r1, r3]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	440b      	add	r3, r1
 8000e3e:	4619      	mov	r1, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	600b      	str	r3, [r1, #0]
             Mode);
}
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bc80      	pop	{r7}
 8000e4e:	4770      	bx	lr
 8000e50:	08002168 	.word	0x08002168

08000e54 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	3b01      	subs	r3, #1
 8000e64:	4a0b      	ldr	r2, [pc, #44]	@ (8000e94 <LL_DMA_SetPeriphIncMode+0x40>)
 8000e66:	5cd3      	ldrb	r3, [r2, r3]
 8000e68:	461a      	mov	r2, r3
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	4906      	ldr	r1, [pc, #24]	@ (8000e94 <LL_DMA_SetPeriphIncMode+0x40>)
 8000e7a:	5ccb      	ldrb	r3, [r1, r3]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	440b      	add	r3, r1
 8000e82:	4619      	mov	r1, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8000e8a:	bf00      	nop
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr
 8000e94:	08002168 	.word	0x08002168

08000e98 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed8 <LL_DMA_SetMemoryIncMode+0x40>)
 8000eaa:	5cd3      	ldrb	r3, [r2, r3]
 8000eac:	461a      	mov	r2, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	4906      	ldr	r1, [pc, #24]	@ (8000ed8 <LL_DMA_SetMemoryIncMode+0x40>)
 8000ebe:	5ccb      	ldrb	r3, [r1, r3]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	440b      	add	r3, r1
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8000ece:	bf00      	nop
 8000ed0:	3714      	adds	r7, #20
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	08002168 	.word	0x08002168

08000edc <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	4a0b      	ldr	r2, [pc, #44]	@ (8000f1c <LL_DMA_SetPeriphSize+0x40>)
 8000eee:	5cd3      	ldrb	r3, [r2, r3]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	3b01      	subs	r3, #1
 8000f00:	4906      	ldr	r1, [pc, #24]	@ (8000f1c <LL_DMA_SetPeriphSize+0x40>)
 8000f02:	5ccb      	ldrb	r3, [r1, r3]
 8000f04:	4619      	mov	r1, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	440b      	add	r3, r1
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 8000f12:	bf00      	nop
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	08002168 	.word	0x08002168

08000f20 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	4a0b      	ldr	r2, [pc, #44]	@ (8000f60 <LL_DMA_SetMemorySize+0x40>)
 8000f32:	5cd3      	ldrb	r3, [r2, r3]
 8000f34:	461a      	mov	r2, r3
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	4413      	add	r3, r2
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	4906      	ldr	r1, [pc, #24]	@ (8000f60 <LL_DMA_SetMemorySize+0x40>)
 8000f46:	5ccb      	ldrb	r3, [r1, r3]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	440b      	add	r3, r1
 8000f4e:	4619      	mov	r1, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8000f56:	bf00      	nop
 8000f58:	3714      	adds	r7, #20
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr
 8000f60:	08002168 	.word	0x08002168

08000f64 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa4 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8000f76:	5cd3      	ldrb	r3, [r2, r3]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	4906      	ldr	r1, [pc, #24]	@ (8000fa4 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8000f8a:	5ccb      	ldrb	r3, [r1, r3]
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	440b      	add	r3, r1
 8000f92:	4619      	mov	r1, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	600b      	str	r3, [r1, #0]
             Priority);
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	08002168 	.word	0x08002168

08000fa8 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8000fe8 <LL_DMA_SetDataLength+0x40>)
 8000fba:	5cd3      	ldrb	r3, [r2, r3]
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	0c1b      	lsrs	r3, r3, #16
 8000fc6:	041b      	lsls	r3, r3, #16
 8000fc8:	68ba      	ldr	r2, [r7, #8]
 8000fca:	3a01      	subs	r2, #1
 8000fcc:	4906      	ldr	r1, [pc, #24]	@ (8000fe8 <LL_DMA_SetDataLength+0x40>)
 8000fce:	5c8a      	ldrb	r2, [r1, r2]
 8000fd0:	4611      	mov	r1, r2
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	440a      	add	r2, r1
 8000fd6:	4611      	mov	r1, r2
 8000fd8:	687a      	ldr	r2, [r7, #4]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8000fde:	bf00      	nop
 8000fe0:	3714      	adds	r7, #20
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bc80      	pop	{r7}
 8000fe6:	4770      	bx	lr
 8000fe8:	08002168 	.word	0x08002168

08000fec <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	2b10      	cmp	r3, #16
 8000ffe:	d114      	bne.n	800102a <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	3b01      	subs	r3, #1
 8001004:	4a15      	ldr	r2, [pc, #84]	@ (800105c <LL_DMA_ConfigAddresses+0x70>)
 8001006:	5cd3      	ldrb	r3, [r2, r3]
 8001008:	461a      	mov	r2, r3
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	4413      	add	r3, r2
 800100e:	461a      	mov	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	3b01      	subs	r3, #1
 8001018:	4a10      	ldr	r2, [pc, #64]	@ (800105c <LL_DMA_ConfigAddresses+0x70>)
 800101a:	5cd3      	ldrb	r3, [r2, r3]
 800101c:	461a      	mov	r2, r3
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4413      	add	r3, r2
 8001022:	461a      	mov	r2, r3
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
  }
}
 8001028:	e013      	b.n	8001052 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	3b01      	subs	r3, #1
 800102e:	4a0b      	ldr	r2, [pc, #44]	@ (800105c <LL_DMA_ConfigAddresses+0x70>)
 8001030:	5cd3      	ldrb	r3, [r2, r3]
 8001032:	461a      	mov	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	4413      	add	r3, r2
 8001038:	461a      	mov	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	3b01      	subs	r3, #1
 8001042:	4a06      	ldr	r2, [pc, #24]	@ (800105c <LL_DMA_ConfigAddresses+0x70>)
 8001044:	5cd3      	ldrb	r3, [r2, r3]
 8001046:	461a      	mov	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4413      	add	r3, r2
 800104c:	461a      	mov	r2, r3
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	60d3      	str	r3, [r2, #12]
}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr
 800105c:	08002168 	.word	0x08002168

08001060 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	3b01      	subs	r3, #1
 800106e:	4a0a      	ldr	r2, [pc, #40]	@ (8001098 <LL_DMA_EnableIT_TC+0x38>)
 8001070:	5cd3      	ldrb	r3, [r2, r3]
 8001072:	461a      	mov	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	683a      	ldr	r2, [r7, #0]
 800107c:	3a01      	subs	r2, #1
 800107e:	4906      	ldr	r1, [pc, #24]	@ (8001098 <LL_DMA_EnableIT_TC+0x38>)
 8001080:	5c8a      	ldrb	r2, [r1, r2]
 8001082:	4611      	mov	r1, r2
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	440a      	add	r2, r1
 8001088:	f043 0302 	orr.w	r3, r3, #2
 800108c:	6013      	str	r3, [r2, #0]
}
 800108e:	bf00      	nop
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	bc80      	pop	{r7}
 8001096:	4770      	bx	lr
 8001098:	08002168 	.word	0x08002168

0800109c <LL_APB1_GRP1_EnableClock>:
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80010a4:	4b08      	ldr	r3, [pc, #32]	@ (80010c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010a6:	69da      	ldr	r2, [r3, #28]
 80010a8:	4907      	ldr	r1, [pc, #28]	@ (80010c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4313      	orrs	r3, r2
 80010ae:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80010b0:	4b05      	ldr	r3, [pc, #20]	@ (80010c8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80010b2:	69da      	ldr	r2, [r3, #28]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4013      	ands	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ba:	68fb      	ldr	r3, [r7, #12]
}
 80010bc:	bf00      	nop
 80010be:	3714      	adds	r7, #20
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	40021000 	.word	0x40021000

080010cc <LL_APB2_GRP1_EnableClock>:
{
 80010cc:	b480      	push	{r7}
 80010ce:	b085      	sub	sp, #20
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80010d4:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80010d6:	699a      	ldr	r2, [r3, #24]
 80010d8:	4907      	ldr	r1, [pc, #28]	@ (80010f8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4313      	orrs	r3, r2
 80010de:	618b      	str	r3, [r1, #24]
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80010e0:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80010e2:	699a      	ldr	r2, [r3, #24]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	4013      	ands	r3, r2
 80010e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010ea:	68fb      	ldr	r3, [r7, #12]
}
 80010ec:	bf00      	nop
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000

080010fc <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	60da      	str	r2, [r3, #12]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr

0800111a <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	691b      	ldr	r3, [r3, #16]
 8001126:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	615a      	str	r2, [r3, #20]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	bc80      	pop	{r7}
 8001142:	4770      	bx	lr

08001144 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8001144:	b480      	push	{r7}
 8001146:	b089      	sub	sp, #36	@ 0x24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	330c      	adds	r3, #12
 8001150:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	e853 3f00 	ldrex	r3, [r3]
 8001158:	60bb      	str	r3, [r7, #8]
   return(result);
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	f043 0310 	orr.w	r3, r3, #16
 8001160:	61fb      	str	r3, [r7, #28]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	330c      	adds	r3, #12
 8001166:	69fa      	ldr	r2, [r7, #28]
 8001168:	61ba      	str	r2, [r7, #24]
 800116a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800116c:	6979      	ldr	r1, [r7, #20]
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	e841 2300 	strex	r3, r2, [r1]
 8001174:	613b      	str	r3, [r7, #16]
   return(result);
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d1e7      	bne.n	800114c <LL_USART_EnableIT_IDLE+0x8>
}
 800117c:	bf00      	nop
 800117e:	bf00      	nop
 8001180:	3724      	adds	r7, #36	@ 0x24
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <DMA1_Channel6_IRQHandler>:
qbuffer_t qbuffer[USART_MAX_CH];
uint8_t DMA_buffer[USART_RX_BUF_LEN];
uint8_t second_buffer[USART_RX_BUF_LEN];

void DMA1_Channel6_IRQHandler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0

}
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <USART2_IRQHandler>:

void USART2_IRQHandler(void) // IDLE Interrupt handle.
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
  if( (USART2->SR & USART_SR_IDLE) )
 800119a:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <USART2_IRQHandler+0x40>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0310 	and.w	r3, r3, #16
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d011      	beq.n	80011ca <USART2_IRQHandler+0x36>
  {

    static uint32_t last_pos;
    uint32_t new_pos = USART_RX_BUF_LEN - DMA1_Channel6->CNDTR; //      =  
 80011a6:	4b0c      	ldr	r3, [pc, #48]	@ (80011d8 <USART2_IRQHandler+0x44>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80011ae:	607b      	str	r3, [r7, #4]
    uint32_t receive_len = new_pos - last_pos;
 80011b0:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <USART2_IRQHandler+0x48>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	603b      	str	r3, [r7, #0]
    qbufferWrite(qbuffer, second_buffer, receive_len);
 80011ba:	683a      	ldr	r2, [r7, #0]
 80011bc:	4908      	ldr	r1, [pc, #32]	@ (80011e0 <USART2_IRQHandler+0x4c>)
 80011be:	4809      	ldr	r0, [pc, #36]	@ (80011e4 <USART2_IRQHandler+0x50>)
 80011c0:	f7ff fc9a 	bl	8000af8 <qbufferWrite>

    last_pos = new_pos;
 80011c4:	4a05      	ldr	r2, [pc, #20]	@ (80011dc <USART2_IRQHandler+0x48>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6013      	str	r3, [r2, #0]
  }
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40004400 	.word	0x40004400
 80011d8:	4002006c 	.word	0x4002006c
 80011dc:	20000238 	.word	0x20000238
 80011e0:	20000138 	.word	0x20000138
 80011e4:	20000024 	.word	0x20000024

080011e8 <uart_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
void uart_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b08e      	sub	sp, #56	@ 0x38
 80011ec:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct =
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	605a      	str	r2, [r3, #4]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	60da      	str	r2, [r3, #12]
 80011fc:	611a      	str	r2, [r3, #16]
 80011fe:	615a      	str	r2, [r3, #20]
 8001200:	619a      	str	r2, [r3, #24]
  { 0 };
  LL_GPIO_InitTypeDef GPIO_InitStruct =
 8001202:	463b      	mov	r3, r7
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	611a      	str	r2, [r3, #16]
  { 0 };
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001210:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001214:	f7ff ff42 	bl	800109c <LL_APB1_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001218:	2004      	movs	r0, #4
 800121a:	f7ff ff57 	bl	80010cc <LL_APB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
   PA2   ------> USART2_TX
   PA3   ------> USART2_RX
   */
  GPIO_InitStruct.Pin = USART_TX_Pin;
 800121e:	f240 4304 	movw	r3, #1028	@ 0x404
 8001222:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001224:	2309      	movs	r3, #9
 8001226:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001228:	2302      	movs	r3, #2
 800122a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8001230:	463b      	mov	r3, r7
 8001232:	4619      	mov	r1, r3
 8001234:	4835      	ldr	r0, [pc, #212]	@ (800130c <uart_Init+0x124>)
 8001236:	f000 fa64 	bl	8001702 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = USART_RX_Pin;
 800123a:	f640 0308 	movw	r3, #2056	@ 0x808
 800123e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001240:	2309      	movs	r3, #9
 8001242:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8001244:	463b      	mov	r3, r7
 8001246:	4619      	mov	r1, r3
 8001248:	4830      	ldr	r0, [pc, #192]	@ (800130c <uart_Init+0x124>)
 800124a:	f000 fa5a 	bl	8001702 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 800124e:	2200      	movs	r2, #0
 8001250:	2106      	movs	r1, #6
 8001252:	482f      	ldr	r0, [pc, #188]	@ (8001310 <uart_Init+0x128>)
 8001254:	f7ff fdb8 	bl	8000dc8 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 8001258:	2200      	movs	r2, #0
 800125a:	2106      	movs	r1, #6
 800125c:	482c      	ldr	r0, [pc, #176]	@ (8001310 <uart_Init+0x128>)
 800125e:	f7ff fe81 	bl	8000f64 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_CIRCULAR);
 8001262:	2220      	movs	r2, #32
 8001264:	2106      	movs	r1, #6
 8001266:	482a      	ldr	r0, [pc, #168]	@ (8001310 <uart_Init+0x128>)
 8001268:	f7ff fdd2 	bl	8000e10 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800126c:	2200      	movs	r2, #0
 800126e:	2106      	movs	r1, #6
 8001270:	4827      	ldr	r0, [pc, #156]	@ (8001310 <uart_Init+0x128>)
 8001272:	f7ff fdef 	bl	8000e54 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001276:	2280      	movs	r2, #128	@ 0x80
 8001278:	2106      	movs	r1, #6
 800127a:	4825      	ldr	r0, [pc, #148]	@ (8001310 <uart_Init+0x128>)
 800127c:	f7ff fe0c 	bl	8000e98 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8001280:	2200      	movs	r2, #0
 8001282:	2106      	movs	r1, #6
 8001284:	4822      	ldr	r0, [pc, #136]	@ (8001310 <uart_Init+0x128>)
 8001286:	f7ff fe29 	bl	8000edc <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 800128a:	2200      	movs	r2, #0
 800128c:	2106      	movs	r1, #6
 800128e:	4820      	ldr	r0, [pc, #128]	@ (8001310 <uart_Init+0x128>)
 8001290:	f7ff fe46 	bl	8000f20 <LL_DMA_SetMemorySize>
  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, USART_RX_BUF_LEN);
 8001294:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001298:	2106      	movs	r1, #6
 800129a:	481d      	ldr	r0, [pc, #116]	@ (8001310 <uart_Init+0x128>)
 800129c:	f7ff fe84 	bl	8000fa8 <LL_DMA_SetDataLength>
  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6, (uint32_t)&USART2->DR, (uint32_t)DMA_buffer, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80012a0:	4a1c      	ldr	r2, [pc, #112]	@ (8001314 <uart_Init+0x12c>)
 80012a2:	2300      	movs	r3, #0
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	4613      	mov	r3, r2
 80012a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001318 <uart_Init+0x130>)
 80012aa:	2106      	movs	r1, #6
 80012ac:	4818      	ldr	r0, [pc, #96]	@ (8001310 <uart_Init+0x128>)
 80012ae:	f7ff fe9d 	bl	8000fec <LL_DMA_ConfigAddresses>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80012b2:	2106      	movs	r1, #6
 80012b4:	4816      	ldr	r0, [pc, #88]	@ (8001310 <uart_Init+0x128>)
 80012b6:	f7ff fed3 	bl	8001060 <LL_DMA_EnableIT_TC>

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 80012ba:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80012be:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80012c4:	2300      	movs	r3, #0
 80012c6:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80012c8:	2300      	movs	r3, #0
 80012ca:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80012cc:	230c      	movs	r3, #12
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80012d4:	2300      	movs	r3, #0
 80012d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LL_USART_Init(USART2, &USART_InitStruct);
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	4619      	mov	r1, r3
 80012de:	480f      	ldr	r0, [pc, #60]	@ (800131c <uart_Init+0x134>)
 80012e0:	f000 fe3e 	bl	8001f60 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80012e4:	480d      	ldr	r0, [pc, #52]	@ (800131c <uart_Init+0x134>)
 80012e6:	f7ff ff18 	bl	800111a <LL_USART_ConfigAsyncMode>
  LL_USART_EnableIT_IDLE(USART2);
 80012ea:	480c      	ldr	r0, [pc, #48]	@ (800131c <uart_Init+0x134>)
 80012ec:	f7ff ff2a 	bl	8001144 <LL_USART_EnableIT_IDLE>
  LL_USART_Enable(USART2);
 80012f0:	480a      	ldr	r0, [pc, #40]	@ (800131c <uart_Init+0x134>)
 80012f2:	f7ff ff03 	bl	80010fc <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

  qbufferCreate(qbuffer, second_buffer, USART_RX_BUF_LEN);
 80012f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012fa:	4909      	ldr	r1, [pc, #36]	@ (8001320 <uart_Init+0x138>)
 80012fc:	4809      	ldr	r0, [pc, #36]	@ (8001324 <uart_Init+0x13c>)
 80012fe:	f7ff fbd5 	bl	8000aac <qbufferCreate>
}
 8001302:	bf00      	nop
 8001304:	3730      	adds	r7, #48	@ 0x30
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40010800 	.word	0x40010800
 8001310:	40020000 	.word	0x40020000
 8001314:	20000038 	.word	0x20000038
 8001318:	40004404 	.word	0x40004404
 800131c:	40004400 	.word	0x40004400
 8001320:	20000138 	.word	0x20000138
 8001324:	20000024 	.word	0x20000024

08001328 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001328:	f7ff fd42 	bl	8000db0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800132c:	480b      	ldr	r0, [pc, #44]	@ (800135c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800132e:	490c      	ldr	r1, [pc, #48]	@ (8001360 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001330:	4a0c      	ldr	r2, [pc, #48]	@ (8001364 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001332:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001334:	e002      	b.n	800133c <LoopCopyDataInit>

08001336 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001336:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001338:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800133a:	3304      	adds	r3, #4

0800133c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800133c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800133e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001340:	d3f9      	bcc.n	8001336 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001342:	4a09      	ldr	r2, [pc, #36]	@ (8001368 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001344:	4c09      	ldr	r4, [pc, #36]	@ (800136c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001346:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001348:	e001      	b.n	800134e <LoopFillZerobss>

0800134a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800134a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800134c:	3204      	adds	r2, #4

0800134e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800134e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001350:	d3fb      	bcc.n	800134a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001352:	f000 febf 	bl	80020d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001356:	f7ff fb8f 	bl	8000a78 <main>
  bx lr
 800135a:	4770      	bx	lr
  ldr r0, =_sdata
 800135c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001360:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001364:	08002178 	.word	0x08002178
  ldr r2, =_sbss
 8001368:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800136c:	2000023c 	.word	0x2000023c

08001370 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001370:	e7fe      	b.n	8001370 <ADC1_2_IRQHandler>
	...

08001374 <LL_EXTI_EnableIT_0_31>:
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800137c:	4b05      	ldr	r3, [pc, #20]	@ (8001394 <LL_EXTI_EnableIT_0_31+0x20>)
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	4904      	ldr	r1, [pc, #16]	@ (8001394 <LL_EXTI_EnableIT_0_31+0x20>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4313      	orrs	r3, r2
 8001386:	600b      	str	r3, [r1, #0]
}
 8001388:	bf00      	nop
 800138a:	370c      	adds	r7, #12
 800138c:	46bd      	mov	sp, r7
 800138e:	bc80      	pop	{r7}
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40010400 	.word	0x40010400

08001398 <LL_EXTI_DisableIT_0_31>:
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80013a0:	4b05      	ldr	r3, [pc, #20]	@ (80013b8 <LL_EXTI_DisableIT_0_31+0x20>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	43db      	mvns	r3, r3
 80013a8:	4903      	ldr	r1, [pc, #12]	@ (80013b8 <LL_EXTI_DisableIT_0_31+0x20>)
 80013aa:	4013      	ands	r3, r2
 80013ac:	600b      	str	r3, [r1, #0]
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bc80      	pop	{r7}
 80013b6:	4770      	bx	lr
 80013b8:	40010400 	.word	0x40010400

080013bc <LL_EXTI_EnableEvent_0_31>:
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <LL_EXTI_EnableEvent_0_31+0x20>)
 80013c6:	685a      	ldr	r2, [r3, #4]
 80013c8:	4904      	ldr	r1, [pc, #16]	@ (80013dc <LL_EXTI_EnableEvent_0_31+0x20>)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	604b      	str	r3, [r1, #4]
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	40010400 	.word	0x40010400

080013e0 <LL_EXTI_DisableEvent_0_31>:
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80013e8:	4b05      	ldr	r3, [pc, #20]	@ (8001400 <LL_EXTI_DisableEvent_0_31+0x20>)
 80013ea:	685a      	ldr	r2, [r3, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	43db      	mvns	r3, r3
 80013f0:	4903      	ldr	r1, [pc, #12]	@ (8001400 <LL_EXTI_DisableEvent_0_31+0x20>)
 80013f2:	4013      	ands	r3, r2
 80013f4:	604b      	str	r3, [r1, #4]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr
 8001400:	40010400 	.word	0x40010400

08001404 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	4904      	ldr	r1, [pc, #16]	@ (8001424 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	4313      	orrs	r3, r2
 8001416:	608b      	str	r3, [r1, #8]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40010400 	.word	0x40010400

08001428 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8001428:	b480      	push	{r7}
 800142a:	b083      	sub	sp, #12
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001430:	4b05      	ldr	r3, [pc, #20]	@ (8001448 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	43db      	mvns	r3, r3
 8001438:	4903      	ldr	r1, [pc, #12]	@ (8001448 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 800143a:	4013      	ands	r3, r2
 800143c:	608b      	str	r3, [r1, #8]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr
 8001448:	40010400 	.word	0x40010400

0800144c <LL_EXTI_EnableFallingTrig_0_31>:
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001454:	4b05      	ldr	r3, [pc, #20]	@ (800146c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001456:	68da      	ldr	r2, [r3, #12]
 8001458:	4904      	ldr	r1, [pc, #16]	@ (800146c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4313      	orrs	r3, r2
 800145e:	60cb      	str	r3, [r1, #12]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	40010400 	.word	0x40010400

08001470 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8001478:	4b05      	ldr	r3, [pc, #20]	@ (8001490 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 800147a:	68da      	ldr	r2, [r3, #12]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	43db      	mvns	r3, r3
 8001480:	4903      	ldr	r1, [pc, #12]	@ (8001490 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8001482:	4013      	ands	r3, r2
 8001484:	60cb      	str	r3, [r1, #12]
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	bc80      	pop	{r7}
 800148e:	4770      	bx	lr
 8001490:	40010400 	.word	0x40010400

08001494 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 800149c:	2300      	movs	r3, #0
 800149e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	791b      	ldrb	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d065      	beq.n	8001574 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d06b      	beq.n	8001588 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	795b      	ldrb	r3, [r3, #5]
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d01c      	beq.n	80014f2 <LL_EXTI_Init+0x5e>
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	dc25      	bgt.n	8001508 <LL_EXTI_Init+0x74>
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d002      	beq.n	80014c6 <LL_EXTI_Init+0x32>
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d00b      	beq.n	80014dc <LL_EXTI_Init+0x48>
 80014c4:	e020      	b.n	8001508 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff ff88 	bl	80013e0 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff ff4d 	bl	8001374 <LL_EXTI_EnableIT_0_31>
          break;
 80014da:	e018      	b.n	800150e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff ff59 	bl	8001398 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff ff66 	bl	80013bc <LL_EXTI_EnableEvent_0_31>
          break;
 80014f0:	e00d      	b.n	800150e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff ff3c 	bl	8001374 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff5b 	bl	80013bc <LL_EXTI_EnableEvent_0_31>
          break;
 8001506:	e002      	b.n	800150e <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	73fb      	strb	r3, [r7, #15]
          break;
 800150c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	799b      	ldrb	r3, [r3, #6]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d038      	beq.n	8001588 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	799b      	ldrb	r3, [r3, #6]
 800151a:	2b03      	cmp	r3, #3
 800151c:	d01c      	beq.n	8001558 <LL_EXTI_Init+0xc4>
 800151e:	2b03      	cmp	r3, #3
 8001520:	dc25      	bgt.n	800156e <LL_EXTI_Init+0xda>
 8001522:	2b01      	cmp	r3, #1
 8001524:	d002      	beq.n	800152c <LL_EXTI_Init+0x98>
 8001526:	2b02      	cmp	r3, #2
 8001528:	d00b      	beq.n	8001542 <LL_EXTI_Init+0xae>
 800152a:	e020      	b.n	800156e <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f7ff ff9d 	bl	8001470 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ff62 	bl	8001404 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001540:	e022      	b.n	8001588 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ff6e 	bl	8001428 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ff7b 	bl	800144c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001556:	e017      	b.n	8001588 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff51 	bl	8001404 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff ff70 	bl	800144c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800156c:	e00c      	b.n	8001588 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	73fb      	strb	r3, [r7, #15]
            break;
 8001572:	e009      	b.n	8001588 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	4618      	mov	r0, r3
 800157a:	f7ff ff0d 	bl	8001398 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f7ff ff2c 	bl	80013e0 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8001588:	7bfb      	ldrb	r3, [r7, #15]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <LL_GPIO_SetPinMode>:
{
 8001592:	b490      	push	{r4, r7}
 8001594:	b088      	sub	sp, #32
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	461a      	mov	r2, r3
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	0e1b      	lsrs	r3, r3, #24
 80015a6:	4413      	add	r3, r2
 80015a8:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80015aa:	6822      	ldr	r2, [r4, #0]
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	fa93 f3a3 	rbit	r3, r3
 80015b6:	613b      	str	r3, [r7, #16]
  return result;
 80015b8:	693b      	ldr	r3, [r7, #16]
 80015ba:	fab3 f383 	clz	r3, r3
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	210f      	movs	r1, #15
 80015c4:	fa01 f303 	lsl.w	r3, r1, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	401a      	ands	r2, r3
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	fa93 f3a3 	rbit	r3, r3
 80015d6:	61bb      	str	r3, [r7, #24]
  return result;
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	fab3 f383 	clz	r3, r3
 80015de:	b2db      	uxtb	r3, r3
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	fa01 f303 	lsl.w	r3, r1, r3
 80015e8:	4313      	orrs	r3, r2
 80015ea:	6023      	str	r3, [r4, #0]
}
 80015ec:	bf00      	nop
 80015ee:	3720      	adds	r7, #32
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bc90      	pop	{r4, r7}
 80015f4:	4770      	bx	lr

080015f6 <LL_GPIO_SetPinSpeed>:
{
 80015f6:	b490      	push	{r4, r7}
 80015f8:	b088      	sub	sp, #32
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	60f8      	str	r0, [r7, #12]
 80015fe:	60b9      	str	r1, [r7, #8]
 8001600:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	461a      	mov	r2, r3
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	0e1b      	lsrs	r3, r3, #24
 800160a:	4413      	add	r3, r2
 800160c:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800160e:	6822      	ldr	r2, [r4, #0]
 8001610:	68bb      	ldr	r3, [r7, #8]
 8001612:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa93 f3a3 	rbit	r3, r3
 800161a:	613b      	str	r3, [r7, #16]
  return result;
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	fab3 f383 	clz	r3, r3
 8001622:	b2db      	uxtb	r3, r3
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	2103      	movs	r1, #3
 8001628:	fa01 f303 	lsl.w	r3, r1, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	401a      	ands	r2, r3
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	fa93 f3a3 	rbit	r3, r3
 800163a:	61bb      	str	r3, [r7, #24]
  return result;
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	fab3 f383 	clz	r3, r3
 8001642:	b2db      	uxtb	r3, r3
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	4313      	orrs	r3, r2
 800164e:	6023      	str	r3, [r4, #0]
}
 8001650:	bf00      	nop
 8001652:	3720      	adds	r7, #32
 8001654:	46bd      	mov	sp, r7
 8001656:	bc90      	pop	{r4, r7}
 8001658:	4770      	bx	lr

0800165a <LL_GPIO_SetPinOutputType>:
{
 800165a:	b490      	push	{r4, r7}
 800165c:	b088      	sub	sp, #32
 800165e:	af00      	add	r7, sp, #0
 8001660:	60f8      	str	r0, [r7, #12]
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	461a      	mov	r2, r3
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	0e1b      	lsrs	r3, r3, #24
 800166e:	4413      	add	r3, r2
 8001670:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8001672:	6822      	ldr	r2, [r4, #0]
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	fa93 f3a3 	rbit	r3, r3
 800167e:	613b      	str	r3, [r7, #16]
  return result;
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	fab3 f383 	clz	r3, r3
 8001686:	b2db      	uxtb	r3, r3
 8001688:	009b      	lsls	r3, r3, #2
 800168a:	2104      	movs	r1, #4
 800168c:	fa01 f303 	lsl.w	r3, r1, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	401a      	ands	r2, r3
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	61bb      	str	r3, [r7, #24]
  return result;
 80016a0:	69bb      	ldr	r3, [r7, #24]
 80016a2:	fab3 f383 	clz	r3, r3
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	6879      	ldr	r1, [r7, #4]
 80016ac:	fa01 f303 	lsl.w	r3, r1, r3
 80016b0:	4313      	orrs	r3, r2
 80016b2:	6023      	str	r3, [r4, #0]
}
 80016b4:	bf00      	nop
 80016b6:	3720      	adds	r7, #32
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bc90      	pop	{r4, r7}
 80016bc:	4770      	bx	lr

080016be <LL_GPIO_SetPinPull>:
{
 80016be:	b480      	push	{r7}
 80016c0:	b087      	sub	sp, #28
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	60f8      	str	r0, [r7, #12]
 80016c6:	60b9      	str	r1, [r7, #8]
 80016c8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	68da      	ldr	r2, [r3, #12]
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	0a1b      	lsrs	r3, r3, #8
 80016d2:	43db      	mvns	r3, r3
 80016d4:	401a      	ands	r2, r3
 80016d6:	68bb      	ldr	r3, [r7, #8]
 80016d8:	0a1b      	lsrs	r3, r3, #8
 80016da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	fa93 f3a3 	rbit	r3, r3
 80016e2:	613b      	str	r3, [r7, #16]
  return result;
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	fab3 f383 	clz	r3, r3
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	4619      	mov	r1, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	408b      	lsls	r3, r1
 80016f2:	431a      	orrs	r2, r3
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	60da      	str	r2, [r3, #12]
}
 80016f8:	bf00      	nop
 80016fa:	371c      	adds	r7, #28
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bc80      	pop	{r7}
 8001700:	4770      	bx	lr

08001702 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001702:	b580      	push	{r7, lr}
 8001704:	b088      	sub	sp, #32
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	021b      	lsls	r3, r3, #8
 8001712:	0c1b      	lsrs	r3, r3, #16
 8001714:	617b      	str	r3, [r7, #20]
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	fa93 f3a3 	rbit	r3, r3
 8001720:	60fb      	str	r3, [r7, #12]
  return result;
 8001722:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001724:	fab3 f383 	clz	r3, r3
 8001728:	b2db      	uxtb	r3, r3
 800172a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800172c:	e044      	b.n	80017b8 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800172e:	2201      	movs	r2, #1
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	409a      	lsls	r2, r3
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	4013      	ands	r3, r2
 8001738:	2b00      	cmp	r3, #0
 800173a:	d03a      	beq.n	80017b2 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	2b07      	cmp	r3, #7
 8001740:	d806      	bhi.n	8001750 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8001742:	f240 1201 	movw	r2, #257	@ 0x101
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	61bb      	str	r3, [r7, #24]
 800174e:	e008      	b.n	8001762 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	3b08      	subs	r3, #8
 8001754:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001760:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b08      	cmp	r3, #8
 8001768:	d106      	bne.n	8001778 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	461a      	mov	r2, r3
 8001770:	69b9      	ldr	r1, [r7, #24]
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f7ff ffa3 	bl	80016be <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	461a      	mov	r2, r3
 800177e:	69b9      	ldr	r1, [r7, #24]
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ff06 	bl	8001592 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d003      	beq.n	8001796 <LL_GPIO_Init+0x94>
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	2b09      	cmp	r3, #9
 8001794:	d10d      	bne.n	80017b2 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	461a      	mov	r2, r3
 800179c:	69b9      	ldr	r1, [r7, #24]
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f7ff ff29 	bl	80015f6 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	461a      	mov	r2, r3
 80017aa:	69b9      	ldr	r1, [r7, #24]
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff54 	bl	800165a <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	3301      	adds	r3, #1
 80017b6:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	fa22 f303 	lsr.w	r3, r2, r3
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1b4      	bne.n	800172e <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3720      	adds	r7, #32
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <LL_RCC_GetSysClkSource>:
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80017d4:	4b03      	ldr	r3, [pc, #12]	@ (80017e4 <LL_RCC_GetSysClkSource+0x14>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f003 030c 	and.w	r3, r3, #12
}
 80017dc:	4618      	mov	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	bc80      	pop	{r7}
 80017e2:	4770      	bx	lr
 80017e4:	40021000 	.word	0x40021000

080017e8 <LL_RCC_GetAHBPrescaler>:
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80017ec:	4b03      	ldr	r3, [pc, #12]	@ (80017fc <LL_RCC_GetAHBPrescaler+0x14>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr
 80017fc:	40021000 	.word	0x40021000

08001800 <LL_RCC_GetAPB1Prescaler>:
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001804:	4b03      	ldr	r3, [pc, #12]	@ (8001814 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	40021000 	.word	0x40021000

08001818 <LL_RCC_GetAPB2Prescaler>:
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800181c:	4b03      	ldr	r3, [pc, #12]	@ (800182c <LL_RCC_GetAPB2Prescaler+0x14>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8001824:	4618      	mov	r0, r3
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr
 800182c:	40021000 	.word	0x40021000

08001830 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001834:	4b03      	ldr	r3, [pc, #12]	@ (8001844 <LL_RCC_PLL_GetMainSource+0x14>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 800183c:	4618      	mov	r0, r3
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	40021000 	.word	0x40021000

08001848 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 800184c:	4b03      	ldr	r3, [pc, #12]	@ (800185c <LL_RCC_PLL_GetMultiplicator+0x14>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
}
 8001854:	4618      	mov	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	40021000 	.word	0x40021000

08001860 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001864:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <LL_RCC_PLL_GetPrediv+0x18>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	0c5b      	lsrs	r3, r3, #17
 800186a:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 800186e:	4618      	mov	r0, r3
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	40021000 	.word	0x40021000

0800187c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001884:	f000 f820 	bl	80018c8 <RCC_GetSystemClockFreq>
 8001888:	4602      	mov	r2, r0
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f000 f83e 	bl	8001914 <RCC_GetHCLKClockFreq>
 8001898:	4602      	mov	r2, r0
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f000 f84c 	bl	8001940 <RCC_GetPCLK1ClockFreq>
 80018a8:	4602      	mov	r2, r0
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 f858 	bl	8001968 <RCC_GetPCLK2ClockFreq>
 80018b8:	4602      	mov	r2, r0
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	60da      	str	r2, [r3, #12]
}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
	...

080018c8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80018d2:	f7ff ff7d 	bl	80017d0 <LL_RCC_GetSysClkSource>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b08      	cmp	r3, #8
 80018da:	d00c      	beq.n	80018f6 <RCC_GetSystemClockFreq+0x2e>
 80018dc:	2b08      	cmp	r3, #8
 80018de:	d80e      	bhi.n	80018fe <RCC_GetSystemClockFreq+0x36>
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d002      	beq.n	80018ea <RCC_GetSystemClockFreq+0x22>
 80018e4:	2b04      	cmp	r3, #4
 80018e6:	d003      	beq.n	80018f0 <RCC_GetSystemClockFreq+0x28>
 80018e8:	e009      	b.n	80018fe <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80018ea:	4b09      	ldr	r3, [pc, #36]	@ (8001910 <RCC_GetSystemClockFreq+0x48>)
 80018ec:	607b      	str	r3, [r7, #4]
      break;
 80018ee:	e009      	b.n	8001904 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80018f0:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <RCC_GetSystemClockFreq+0x48>)
 80018f2:	607b      	str	r3, [r7, #4]
      break;
 80018f4:	e006      	b.n	8001904 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80018f6:	f000 f84b 	bl	8001990 <RCC_PLL_GetFreqDomain_SYS>
 80018fa:	6078      	str	r0, [r7, #4]
      break;
 80018fc:	e002      	b.n	8001904 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 80018fe:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <RCC_GetSystemClockFreq+0x48>)
 8001900:	607b      	str	r3, [r7, #4]
      break;
 8001902:	bf00      	nop
  }

  return frequency;
 8001904:	687b      	ldr	r3, [r7, #4]
}
 8001906:	4618      	mov	r0, r3
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	007a1200 	.word	0x007a1200

08001914 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800191c:	f7ff ff64 	bl	80017e8 <LL_RCC_GetAHBPrescaler>
 8001920:	4603      	mov	r3, r0
 8001922:	091b      	lsrs	r3, r3, #4
 8001924:	f003 030f 	and.w	r3, r3, #15
 8001928:	4a04      	ldr	r2, [pc, #16]	@ (800193c <RCC_GetHCLKClockFreq+0x28>)
 800192a:	5cd3      	ldrb	r3, [r2, r3]
 800192c:	461a      	mov	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	40d3      	lsrs	r3, r2
}
 8001932:	4618      	mov	r0, r3
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	08002150 	.word	0x08002150

08001940 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001948:	f7ff ff5a 	bl	8001800 <LL_RCC_GetAPB1Prescaler>
 800194c:	4603      	mov	r3, r0
 800194e:	0a1b      	lsrs	r3, r3, #8
 8001950:	4a04      	ldr	r2, [pc, #16]	@ (8001964 <RCC_GetPCLK1ClockFreq+0x24>)
 8001952:	5cd3      	ldrb	r3, [r2, r3]
 8001954:	461a      	mov	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	40d3      	lsrs	r3, r2
}
 800195a:	4618      	mov	r0, r3
 800195c:	3708      	adds	r7, #8
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	08002160 	.word	0x08002160

08001968 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001970:	f7ff ff52 	bl	8001818 <LL_RCC_GetAPB2Prescaler>
 8001974:	4603      	mov	r3, r0
 8001976:	0adb      	lsrs	r3, r3, #11
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <RCC_GetPCLK2ClockFreq+0x24>)
 800197a:	5cd3      	ldrb	r3, [r2, r3]
 800197c:	461a      	mov	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	40d3      	lsrs	r3, r2
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	08002160 	.word	0x08002160

08001990 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	2300      	movs	r3, #0
 800199c:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 800199e:	f7ff ff47 	bl	8001830 <LL_RCC_PLL_GetMainSource>
 80019a2:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d004      	beq.n	80019b4 <RCC_PLL_GetFreqDomain_SYS+0x24>
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80019b0:	d003      	beq.n	80019ba <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80019b2:	e00b      	b.n	80019cc <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80019b4:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80019b6:	607b      	str	r3, [r7, #4]
      break;
 80019b8:	e00b      	b.n	80019d2 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 80019ba:	f7ff ff51 	bl	8001860 <LL_RCC_PLL_GetPrediv>
 80019be:	4603      	mov	r3, r0
 80019c0:	3301      	adds	r3, #1
 80019c2:	4a0b      	ldr	r2, [pc, #44]	@ (80019f0 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 80019c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c8:	607b      	str	r3, [r7, #4]
      break;
 80019ca:	e002      	b.n	80019d2 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 80019cc:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80019ce:	607b      	str	r3, [r7, #4]
      break;
 80019d0:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 80019d2:	f7ff ff39 	bl	8001848 <LL_RCC_PLL_GetMultiplicator>
 80019d6:	4603      	mov	r3, r0
 80019d8:	0c9b      	lsrs	r3, r3, #18
 80019da:	3302      	adds	r3, #2
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	fb02 f303 	mul.w	r3, r2, r3
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	3708      	adds	r7, #8
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	003d0900 	.word	0x003d0900
 80019f0:	007a1200 	.word	0x007a1200

080019f4 <LL_RTC_SetAsynchPrescaler>:
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRLH, RTC_PRLH_PRL, (AsynchPrescaler >> 16));
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f023 020f 	bic.w	r2, r3, #15
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	0c1b      	lsrs	r3, r3, #16
 8001a0a:	431a      	orrs	r2, r3
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RTCx->PRLL, RTC_PRLL_PRL, (AsynchPrescaler & RTC_PRLL_PRL));
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	0c1b      	lsrs	r3, r3, #16
 8001a16:	041b      	lsls	r3, r3, #16
 8001a18:	683a      	ldr	r2, [r7, #0]
 8001a1a:	b292      	uxth	r2, r2
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	60da      	str	r2, [r3, #12]
}
 8001a22:	bf00      	nop
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <LL_RTC_SetOutputSource>:
  *         @arg @ref LL_RTC_CALIB_OUTPUT_ALARM
  *         @arg @ref LL_RTC_CALIB_OUTPUT_SECOND
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetOutputSource(BKP_TypeDef *BKPx, uint32_t OutputSource)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(BKPx->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), OutputSource);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a3a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	431a      	orrs	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8001a46:	bf00      	nop
 8001a48:	370c      	adds	r7, #12
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bc80      	pop	{r7}
 8001a4e:	4770      	bx	lr

08001a50 <LL_RTC_EnableWriteProtection>:
  * @rmtoll CRL          CNF           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_CNF);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f023 0210 	bic.w	r2, r3, #16
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	605a      	str	r2, [r3, #4]
}
 8001a64:	bf00      	nop
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc80      	pop	{r7}
 8001a6c:	4770      	bx	lr

08001a6e <LL_RTC_DisableWriteProtection>:
  * @rmtoll CRL          RTC_CRL_CNF           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  SET_BIT(RTCx->CRL, RTC_CRL_CNF);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f043 0210 	orr.w	r2, r3, #16
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	605a      	str	r2, [r3, #4]
}
 8001a82:	bf00      	nop
 8001a84:	370c      	adds	r7, #12
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bc80      	pop	{r7}
 8001a8a:	4770      	bx	lr

08001a8c <LL_RTC_TIME_Set>:
  * @param  RTCx RTC Instance
  * @param  TimeCounter Value between Min_Data=0x00 and Max_Data=0xFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TIME_Set(RTC_TypeDef *RTCx, uint32_t TimeCounter)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	6039      	str	r1, [r7, #0]
  /* Set RTC COUNTER MSB word */
  WRITE_REG(RTCx->CNTH, (TimeCounter >> 16U));
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	0c1a      	lsrs	r2, r3, #16
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	619a      	str	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  WRITE_REG(RTCx->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	61da      	str	r2, [r3, #28]
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <LL_RTC_TAMPER_Disable>:
  * @brief  Disable RTC_TAMPx Tamper
  * @rmtoll CR    TPE        LL_RTC_TAMPER_Disable\n
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TAMPER_Disable(BKP_TypeDef *BKPx)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8001ab8:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <LL_RTC_TAMPER_Disable+0x20>)
 8001aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abc:	4a04      	ldr	r2, [pc, #16]	@ (8001ad0 <LL_RTC_TAMPER_Disable+0x20>)
 8001abe:	f023 0301 	bic.w	r3, r3, #1
 8001ac2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8001ac4:	bf00      	nop
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	40006c00 	.word	0x40006c00

08001ad4 <LL_RTC_ClearFlag_ALR>:
  * @rmtoll CRL          ALRF         LL_RTC_ClearFlag_ALR
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_ALR(RTC_TypeDef *RTCx)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_ALRF);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f023 0202 	bic.w	r2, r3, #2
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	605a      	str	r2, [r3, #4]
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <LL_RTC_IsActiveFlag_RS>:
  * @rmtoll CRL          RSF           LL_RTC_IsActiveFlag_RS
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CRL, RTC_CRL_RSF) == (RTC_CRL_RSF));
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f003 0308 	and.w	r3, r3, #8
 8001b02:	2b08      	cmp	r3, #8
 8001b04:	bf0c      	ite	eq
 8001b06:	2301      	moveq	r3, #1
 8001b08:	2300      	movne	r3, #0
 8001b0a:	b2db      	uxtb	r3, r3
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bc80      	pop	{r7}
 8001b14:	4770      	bx	lr

08001b16 <LL_RTC_ClearFlag_RS>:
  * @rmtoll CRL          RSF           LL_RTC_ClearFlag_RS
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b083      	sub	sp, #12
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_RSF);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f023 0208 	bic.w	r2, r3, #8
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	605a      	str	r2, [r3, #4]
}
 8001b2a:	bf00      	nop
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <LL_RTC_ClearFlag_OW>:
  * @rmtoll CRL          OWF           LL_RTC_ClearFlag_OW
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_OW(RTC_TypeDef *RTCx)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_OWF);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f023 0204 	bic.w	r2, r3, #4
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	605a      	str	r2, [r3, #4]
}
 8001b48:	bf00      	nop
 8001b4a:	370c      	adds	r7, #12
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bc80      	pop	{r7}
 8001b50:	4770      	bx	lr

08001b52 <LL_RTC_ClearFlag_SEC>:
  * @rmtoll CRL          SECF           LL_RTC_ClearFlag_SEC
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_SEC(RTC_TypeDef *RTCx)
{
 8001b52:	b480      	push	{r7}
 8001b54:	b083      	sub	sp, #12
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RTCx->CRL, RTC_CRL_SECF);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f023 0201 	bic.w	r2, r3, #1
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	605a      	str	r2, [r3, #4]
}
 8001b66:	bf00      	nop
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr

08001b70 <LL_RTC_IsActiveFlag_RTOF>:
  * @rmtoll CRL          RTOFF         LL_RTC_IsActiveFlag_RTOF
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RTOF(RTC_TypeDef *RTCx)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CRL, RTC_CRL_RTOFF) == (RTC_CRL_RTOFF));
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f003 0320 	and.w	r3, r3, #32
 8001b80:	2b20      	cmp	r3, #32
 8001b82:	bf0c      	ite	eq
 8001b84:	2301      	moveq	r3, #1
 8001b86:	2300      	movne	r3, #0
 8001b88:	b2db      	uxtb	r3, r3
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr

08001b94 <LL_SYSTICK_IsActiveCounterFlag>:
  * @note   It can be used in timeout function on application side.
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8001b98:	4b06      	ldr	r3, [pc, #24]	@ (8001bb4 <LL_SYSTICK_IsActiveCounterFlag+0x20>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ba0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ba4:	bf0c      	ite	eq
 8001ba6:	2301      	moveq	r3, #1
 8001ba8:	2300      	movne	r3, #0
 8001baa:	b2db      	uxtb	r3, r3
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr
 8001bb4:	e000e010 	.word	0xe000e010

08001bb8 <LL_RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized
  */
ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b084      	sub	sp, #16
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
  assert_param(IS_LL_RTC_CALIB_OUTPUT(RTC_InitStruct->OutPutSource));
  /* Waiting for synchro */
  if (LL_RTC_WaitForSynchro(RTCx) != ERROR)
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 f906 	bl	8001dd8 <LL_RTC_WaitForSynchro>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d026      	beq.n	8001c20 <LL_RTC_Init+0x68>
  {
    /* Set Initialization mode */
    if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 f8a2 	bl	8001d1c <LL_RTC_EnterInitMode>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d020      	beq.n	8001c20 <LL_RTC_Init+0x68>
    {
      /* Clear Flag Bits */
      LL_RTC_ClearFlag_ALR(RTCx);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f7ff ff78 	bl	8001ad4 <LL_RTC_ClearFlag_ALR>
      LL_RTC_ClearFlag_OW(RTCx);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f7ff ffa5 	bl	8001b34 <LL_RTC_ClearFlag_OW>
      LL_RTC_ClearFlag_SEC(RTCx);
 8001bea:	6878      	ldr	r0, [r7, #4]
 8001bec:	f7ff ffb1 	bl	8001b52 <LL_RTC_ClearFlag_SEC>

      if (RTC_InitStruct->OutPutSource != LL_RTC_CALIB_OUTPUT_NONE)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d002      	beq.n	8001bfe <LL_RTC_Init+0x46>
      {
        /* Disable the selected Tamper Pin */
        LL_RTC_TAMPER_Disable(BKP);
 8001bf8:	480c      	ldr	r0, [pc, #48]	@ (8001c2c <LL_RTC_Init+0x74>)
 8001bfa:	f7ff ff59 	bl	8001ab0 <LL_RTC_TAMPER_Disable>
      }
      /* Set the signal which will be routed to RTC Tamper Pin */
      LL_RTC_SetOutputSource(BKP, RTC_InitStruct->OutPutSource);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	4619      	mov	r1, r3
 8001c04:	4809      	ldr	r0, [pc, #36]	@ (8001c2c <LL_RTC_Init+0x74>)
 8001c06:	f7ff ff11 	bl	8001a2c <LL_RTC_SetOutputSource>

      /* Configure Synchronous and Asynchronous prescaler factor */
      LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4619      	mov	r1, r3
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff feef 	bl	80019f4 <LL_RTC_SetAsynchPrescaler>

      /* Exit Initialization Mode */
      LL_RTC_ExitInitMode(RTCx);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f8af 	bl	8001d7a <LL_RTC_ExitInitMode>

      status = SUCCESS;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8001c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40006c00 	.word	0x40006c00

08001c30 <LL_RTC_TIME_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	75fb      	strb	r3, [r7, #23]
  uint32_t counter_time = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	613b      	str	r3, [r7, #16]
    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)));
    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds)));
  }

  /* Enter Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8001c44:	68f8      	ldr	r0, [r7, #12]
 8001c46:	f000 f869 	bl	8001d1c <LL_RTC_EnterInitMode>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d05d      	beq.n	8001d0c <LL_RTC_TIME_Init+0xdc>
  {
    /* Check the input parameters format */
    if (RTC_Format == LL_RTC_FORMAT_BIN)
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d117      	bne.n	8001c86 <LL_RTC_TIME_Init+0x56>
    {
      counter_time = (uint32_t)(((uint32_t)RTC_TimeStruct->Hours * 3600U) + \
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8001c60:	fb03 f202 	mul.w	r2, r3, r2
                                ((uint32_t)RTC_TimeStruct->Minutes * 60U) + \
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	785b      	ldrb	r3, [r3, #1]
 8001c68:	4619      	mov	r1, r3
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	011b      	lsls	r3, r3, #4
 8001c6e:	1a5b      	subs	r3, r3, r1
 8001c70:	009b      	lsls	r3, r3, #2
      counter_time = (uint32_t)(((uint32_t)RTC_TimeStruct->Hours * 3600U) + \
 8001c72:	4413      	add	r3, r2
                                ((uint32_t)RTC_TimeStruct->Seconds));
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	7892      	ldrb	r2, [r2, #2]
      counter_time = (uint32_t)(((uint32_t)RTC_TimeStruct->Hours * 3600U) + \
 8001c78:	4413      	add	r3, r2
 8001c7a:	613b      	str	r3, [r7, #16]
      LL_RTC_TIME_Set(RTCx, counter_time);
 8001c7c:	6939      	ldr	r1, [r7, #16]
 8001c7e:	68f8      	ldr	r0, [r7, #12]
 8001c80:	f7ff ff04 	bl	8001a8c <LL_RTC_TIME_Set>
 8001c84:	e040      	b.n	8001d08 <LL_RTC_TIME_Init+0xd8>
    }
    else
    {
      counter_time = (((uint32_t)(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)) * 3600U) + \
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	091b      	lsrs	r3, r3, #4
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	461a      	mov	r2, r3
 8001c90:	0092      	lsls	r2, r2, #2
 8001c92:	4413      	add	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	f003 030f 	and.w	r3, r3, #15
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	4413      	add	r3, r2
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8001cac:	fb03 f202 	mul.w	r2, r3, r2
                      ((uint32_t)(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)) * 60U) + \
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	785b      	ldrb	r3, [r3, #1]
 8001cb4:	091b      	lsrs	r3, r3, #4
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	4619      	mov	r1, r3
 8001cba:	0089      	lsls	r1, r1, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	b2d9      	uxtb	r1, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	785b      	ldrb	r3, [r3, #1]
 8001cc6:	f003 030f 	and.w	r3, r3, #15
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	440b      	add	r3, r1
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	011b      	lsls	r3, r3, #4
 8001cd6:	1a5b      	subs	r3, r3, r1
 8001cd8:	009b      	lsls	r3, r3, #2
      counter_time = (((uint32_t)(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)) * 3600U) + \
 8001cda:	4413      	add	r3, r2
                      ((uint32_t)(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds))));
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	7892      	ldrb	r2, [r2, #2]
 8001ce0:	0912      	lsrs	r2, r2, #4
 8001ce2:	b2d2      	uxtb	r2, r2
 8001ce4:	4611      	mov	r1, r2
 8001ce6:	0089      	lsls	r1, r1, #2
 8001ce8:	440a      	add	r2, r1
 8001cea:	0052      	lsls	r2, r2, #1
 8001cec:	b2d1      	uxtb	r1, r2
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	7892      	ldrb	r2, [r2, #2]
 8001cf2:	f002 020f 	and.w	r2, r2, #15
 8001cf6:	b2d2      	uxtb	r2, r2
 8001cf8:	440a      	add	r2, r1
 8001cfa:	b2d2      	uxtb	r2, r2
      counter_time = (((uint32_t)(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)) * 3600U) + \
 8001cfc:	4413      	add	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
      LL_RTC_TIME_Set(RTCx, counter_time);
 8001d00:	6939      	ldr	r1, [r7, #16]
 8001d02:	68f8      	ldr	r0, [r7, #12]
 8001d04:	f7ff fec2 	bl	8001a8c <LL_RTC_TIME_Set>
    }
    status = SUCCESS;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	75fb      	strb	r3, [r7, #23]
  }
  /* Exit Initialization mode */
  LL_RTC_ExitInitMode(RTCx);
 8001d0c:	68f8      	ldr	r0, [r7, #12]
 8001d0e:	f000 f834 	bl	8001d7a <LL_RTC_ExitInitMode>

  return status;
 8001d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8001d24:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d28:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Wait till RTC is in INIT state and if Time out is reached exit */
  tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7ff ff1c 	bl	8001b70 <LL_RTC_IsActiveFlag_RTOF>
 8001d38:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 1U))
 8001d3a:	e010      	b.n	8001d5e <LL_RTC_EnterInitMode+0x42>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8001d3c:	f7ff ff2a 	bl	8001b94 <LL_SYSTICK_IsActiveCounterFlag>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b01      	cmp	r3, #1
 8001d44:	d102      	bne.n	8001d4c <LL_RTC_EnterInitMode+0x30>
    {
      timeout --;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7ff ff0f 	bl	8001b70 <LL_RTC_IsActiveFlag_RTOF>
 8001d52:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <LL_RTC_EnterInitMode+0x42>
    {
      status = ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 1U))
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d002      	beq.n	8001d6a <LL_RTC_EnterInitMode+0x4e>
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d1e8      	bne.n	8001d3c <LL_RTC_EnterInitMode+0x20>
    }
  }

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f7ff fe7f 	bl	8001a6e <LL_RTC_DisableWriteProtection>

  return status;
 8001d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <LL_RTC_ExitInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC exited from in Init mode
  *          - ERROR: Not applicable
  */
ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b086      	sub	sp, #24
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8001d82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d86:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Disable initialization mode */
  LL_RTC_EnableWriteProtection(RTCx);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f7ff fe5d 	bl	8001a50 <LL_RTC_EnableWriteProtection>

  /* Wait till RTC is in INIT state and if Time out is reached exit */
  tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f7ff feea 	bl	8001b70 <LL_RTC_IsActiveFlag_RTOF>
 8001d9c:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 1U))
 8001d9e:	e010      	b.n	8001dc2 <LL_RTC_ExitInitMode+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8001da0:	f7ff fef8 	bl	8001b94 <LL_SYSTICK_IsActiveCounterFlag>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d102      	bne.n	8001db0 <LL_RTC_ExitInitMode+0x36>
    {
      timeout --;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RTOF(RTCx);
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff fedd 	bl	8001b70 <LL_RTC_IsActiveFlag_RTOF>
 8001db6:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <LL_RTC_ExitInitMode+0x48>
    {
      status = ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 1U))
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d002      	beq.n	8001dce <LL_RTC_ExitInitMode+0x54>
 8001dc8:	693b      	ldr	r3, [r7, #16]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d1e8      	bne.n	8001da0 <LL_RTC_ExitInitMode+0x26>
    }
  }
  return status;
 8001dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}

08001dd8 <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 8001de0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001de4:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 8001de6:	2300      	movs	r3, #0
 8001de8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);
 8001dee:	6878      	ldr	r0, [r7, #4]
 8001df0:	f7ff fe91 	bl	8001b16 <LL_RTC_ClearFlag_RS>

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f7ff fe7c 	bl	8001af2 <LL_RTC_IsActiveFlag_RS>
 8001dfa:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 0U))
 8001dfc:	e010      	b.n	8001e20 <LL_RTC_WaitForSynchro+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8001dfe:	f7ff fec9 	bl	8001b94 <LL_SYSTICK_IsActiveCounterFlag>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d102      	bne.n	8001e0e <LL_RTC_WaitForSynchro+0x36>
    {
      timeout--;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	3b01      	subs	r3, #1
 8001e0c:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f7ff fe6f 	bl	8001af2 <LL_RTC_IsActiveFlag_RS>
 8001e14:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <LL_RTC_WaitForSynchro+0x48>
    {
      status = ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 0U))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d002      	beq.n	8001e2c <LL_RTC_WaitForSynchro+0x54>
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1e8      	bne.n	8001dfe <LL_RTC_WaitForSynchro+0x26>
    }
  }

  return (status);
 8001e2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <LL_USART_IsEnabled>:
{
 8001e36:	b480      	push	{r7}
 8001e38:	b083      	sub	sp, #12
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e4a:	bf0c      	ite	eq
 8001e4c:	2301      	moveq	r3, #1
 8001e4e:	2300      	movne	r3, #0
 8001e50:	b2db      	uxtb	r3, r3
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr

08001e5c <LL_USART_SetStopBitsLength>:
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	691b      	ldr	r3, [r3, #16]
 8001e6a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	431a      	orrs	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	611a      	str	r2, [r3, #16]
}
 8001e76:	bf00      	nop
 8001e78:	370c      	adds	r7, #12
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bc80      	pop	{r7}
 8001e7e:	4770      	bx	lr

08001e80 <LL_USART_SetHWFlowCtrl>:
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	431a      	orrs	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	615a      	str	r2, [r3, #20]
}
 8001e9a:	bf00      	nop
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr

08001ea4 <LL_USART_SetBaudRate>:
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	60f8      	str	r0, [r7, #12]
 8001eac:	60b9      	str	r1, [r7, #8]
 8001eae:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001eb0:	68ba      	ldr	r2, [r7, #8]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	009a      	lsls	r2, r3, #2
 8001eba:	441a      	add	r2, r3
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec4:	4a25      	ldr	r2, [pc, #148]	@ (8001f5c <LL_USART_SetBaudRate+0xb8>)
 8001ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eca:	095b      	lsrs	r3, r3, #5
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	011b      	lsls	r3, r3, #4
 8001ed0:	b299      	uxth	r1, r3
 8001ed2:	68ba      	ldr	r2, [r7, #8]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4413      	add	r3, r2
 8001eda:	009a      	lsls	r2, r3, #2
 8001edc:	441a      	add	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ee6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f5c <LL_USART_SetBaudRate+0xb8>)
 8001ee8:	fba3 0302 	umull	r0, r3, r3, r2
 8001eec:	095b      	lsrs	r3, r3, #5
 8001eee:	2064      	movs	r0, #100	@ 0x64
 8001ef0:	fb00 f303 	mul.w	r3, r0, r3
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	011b      	lsls	r3, r3, #4
 8001ef8:	3332      	adds	r3, #50	@ 0x32
 8001efa:	4a18      	ldr	r2, [pc, #96]	@ (8001f5c <LL_USART_SetBaudRate+0xb8>)
 8001efc:	fba2 2303 	umull	r2, r3, r2, r3
 8001f00:	095b      	lsrs	r3, r3, #5
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	440b      	add	r3, r1
 8001f0c:	b299      	uxth	r1, r3
 8001f0e:	68ba      	ldr	r2, [r7, #8]
 8001f10:	4613      	mov	r3, r2
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	4413      	add	r3, r2
 8001f16:	009a      	lsls	r2, r3, #2
 8001f18:	441a      	add	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f22:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <LL_USART_SetBaudRate+0xb8>)
 8001f24:	fba3 0302 	umull	r0, r3, r3, r2
 8001f28:	095b      	lsrs	r3, r3, #5
 8001f2a:	2064      	movs	r0, #100	@ 0x64
 8001f2c:	fb00 f303 	mul.w	r3, r0, r3
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	011b      	lsls	r3, r3, #4
 8001f34:	3332      	adds	r3, #50	@ 0x32
 8001f36:	4a09      	ldr	r2, [pc, #36]	@ (8001f5c <LL_USART_SetBaudRate+0xb8>)
 8001f38:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3c:	095b      	lsrs	r3, r3, #5
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	f003 030f 	and.w	r3, r3, #15
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	440b      	add	r3, r1
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	609a      	str	r2, [r3, #8]
}
 8001f50:	bf00      	nop
 8001f52:	3714      	adds	r7, #20
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	51eb851f 	.word	0x51eb851f

08001f60 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b088      	sub	sp, #32
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f7ff ff5f 	bl	8001e36 <LL_USART_IsEnabled>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d145      	bne.n	800200a <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001f86:	f023 030c 	bic.w	r3, r3, #12
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	6851      	ldr	r1, [r2, #4]
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	68d2      	ldr	r2, [r2, #12]
 8001f92:	4311      	orrs	r1, r2
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	6912      	ldr	r2, [r2, #16]
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f7ff ff58 	bl	8001e5c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	695b      	ldr	r3, [r3, #20]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff ff64 	bl	8001e80 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001fb8:	f107 0308 	add.w	r3, r7, #8
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff fc5d 	bl	800187c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a13      	ldr	r2, [pc, #76]	@ (8002014 <LL_USART_Init+0xb4>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d102      	bne.n	8001fd0 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	61bb      	str	r3, [r7, #24]
 8001fce:	e00c      	b.n	8001fea <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a11      	ldr	r2, [pc, #68]	@ (8002018 <LL_USART_Init+0xb8>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d102      	bne.n	8001fde <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	61bb      	str	r3, [r7, #24]
 8001fdc:	e005      	b.n	8001fea <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800201c <LL_USART_Init+0xbc>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d101      	bne.n	8001fea <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001fea:	69bb      	ldr	r3, [r7, #24]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d00c      	beq.n	800200a <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d008      	beq.n	800200a <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	77fb      	strb	r3, [r7, #31]
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->BaudRate);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8002000:	461a      	mov	r2, r3
 8002002:	69b9      	ldr	r1, [r7, #24]
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ff4d 	bl	8001ea4 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800200a:	7ffb      	ldrb	r3, [r7, #31]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3720      	adds	r7, #32
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40013800 	.word	0x40013800
 8002018:	40004400 	.word	0x40004400
 800201c:	40004800 	.word	0x40004800

08002020 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002032:	4a07      	ldr	r2, [pc, #28]	@ (8002050 <LL_InitTick+0x30>)
 8002034:	3b01      	subs	r3, #1
 8002036:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002038:	4b05      	ldr	r3, [pc, #20]	@ (8002050 <LL_InitTick+0x30>)
 800203a:	2200      	movs	r2, #0
 800203c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800203e:	4b04      	ldr	r3, [pc, #16]	@ (8002050 <LL_InitTick+0x30>)
 8002040:	2205      	movs	r2, #5
 8002042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	bc80      	pop	{r7}
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	e000e010 	.word	0xe000e010

08002054 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 800205c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7ff ffdd 	bl	8002020 <LL_InitTick>
}
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
	...

08002070 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002070:	b480      	push	{r7}
 8002072:	b085      	sub	sp, #20
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002078:	4b0e      	ldr	r3, [pc, #56]	@ (80020b4 <LL_mDelay+0x44>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 800207e:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002086:	d00c      	beq.n	80020a2 <LL_mDelay+0x32>
  {
    Delay++;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3301      	adds	r3, #1
 800208c:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 800208e:	e008      	b.n	80020a2 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002090:	4b08      	ldr	r3, [pc, #32]	@ (80020b4 <LL_mDelay+0x44>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002098:	2b00      	cmp	r3, #0
 800209a:	d002      	beq.n	80020a2 <LL_mDelay+0x32>
    {
      Delay--;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3b01      	subs	r3, #1
 80020a0:	607b      	str	r3, [r7, #4]
  while (Delay)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1f3      	bne.n	8002090 <LL_mDelay+0x20>
    }
  }
}
 80020a8:	bf00      	nop
 80020aa:	bf00      	nop
 80020ac:	3714      	adds	r7, #20
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bc80      	pop	{r7}
 80020b2:	4770      	bx	lr
 80020b4:	e000e010 	.word	0xe000e010

080020b8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80020c0:	4a03      	ldr	r2, [pc, #12]	@ (80020d0 <LL_SetSystemCoreClock+0x18>)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6013      	str	r3, [r2, #0]
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	20000000 	.word	0x20000000

080020d4 <__libc_init_array>:
 80020d4:	b570      	push	{r4, r5, r6, lr}
 80020d6:	2600      	movs	r6, #0
 80020d8:	4d0c      	ldr	r5, [pc, #48]	@ (800210c <__libc_init_array+0x38>)
 80020da:	4c0d      	ldr	r4, [pc, #52]	@ (8002110 <__libc_init_array+0x3c>)
 80020dc:	1b64      	subs	r4, r4, r5
 80020de:	10a4      	asrs	r4, r4, #2
 80020e0:	42a6      	cmp	r6, r4
 80020e2:	d109      	bne.n	80020f8 <__libc_init_array+0x24>
 80020e4:	f000 f828 	bl	8002138 <_init>
 80020e8:	2600      	movs	r6, #0
 80020ea:	4d0a      	ldr	r5, [pc, #40]	@ (8002114 <__libc_init_array+0x40>)
 80020ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002118 <__libc_init_array+0x44>)
 80020ee:	1b64      	subs	r4, r4, r5
 80020f0:	10a4      	asrs	r4, r4, #2
 80020f2:	42a6      	cmp	r6, r4
 80020f4:	d105      	bne.n	8002102 <__libc_init_array+0x2e>
 80020f6:	bd70      	pop	{r4, r5, r6, pc}
 80020f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80020fc:	4798      	blx	r3
 80020fe:	3601      	adds	r6, #1
 8002100:	e7ee      	b.n	80020e0 <__libc_init_array+0xc>
 8002102:	f855 3b04 	ldr.w	r3, [r5], #4
 8002106:	4798      	blx	r3
 8002108:	3601      	adds	r6, #1
 800210a:	e7f2      	b.n	80020f2 <__libc_init_array+0x1e>
 800210c:	08002170 	.word	0x08002170
 8002110:	08002170 	.word	0x08002170
 8002114:	08002170 	.word	0x08002170
 8002118:	08002174 	.word	0x08002174

0800211c <memcpy>:
 800211c:	440a      	add	r2, r1
 800211e:	4291      	cmp	r1, r2
 8002120:	f100 33ff 	add.w	r3, r0, #4294967295
 8002124:	d100      	bne.n	8002128 <memcpy+0xc>
 8002126:	4770      	bx	lr
 8002128:	b510      	push	{r4, lr}
 800212a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800212e:	4291      	cmp	r1, r2
 8002130:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002134:	d1f9      	bne.n	800212a <memcpy+0xe>
 8002136:	bd10      	pop	{r4, pc}

08002138 <_init>:
 8002138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800213a:	bf00      	nop
 800213c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800213e:	bc08      	pop	{r3}
 8002140:	469e      	mov	lr, r3
 8002142:	4770      	bx	lr

08002144 <_fini>:
 8002144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002146:	bf00      	nop
 8002148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800214a:	bc08      	pop	{r3}
 800214c:	469e      	mov	lr, r3
 800214e:	4770      	bx	lr
