// Seed: 1348216052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd36
) (
    input uwire id_0,
    input supply0 _id_1,
    input uwire id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    output uwire id_6,
    input tri id_7,
    input tri id_8,
    output supply1 id_9
    , id_16,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    output supply1 id_13,
    input uwire id_14
);
  logic id_17 = -1 < id_4;
  wire  id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_16,
      id_18
  );
  wire [-1 : id_1] id_19;
  timeprecision 1ps;
endmodule
