module addRoundKey(input [0:127]state,input [0:127]key,output reg [0:127]out );
 assign out = state ^ key;
endmodule