# ECE552 Project

## Phase 1

### Modules Needed

- ALU DONE
- Flag Register  DONE
- Data Memory (use provided module)
- Branch Mux (to be discussed)
- Instruction Fetch , hz working on (maybe inside cpu.v)
- Instruction Decode , Done by tzq
- cpu (to be discussed)
