
*** Running vivado
    with args -log pivot_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pivot_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source pivot_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Dusan/Desktop/projekat_radi/divider/ip_repo/PIVOT_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top pivot_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_PIVOT_0_1/pivot_PIVOT_0_1.dcp' for cell 'pivot_i/PIVOT_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_processing_system7_0_0/pivot_processing_system7_0_0.dcp' for cell 'pivot_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_rst_ps7_0_100M_0/pivot_rst_ps7_0_100M_0.dcp' for cell 'pivot_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_auto_pc_0/pivot_auto_pc_0.dcp' for cell 'pivot_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1143.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_processing_system7_0_0/pivot_processing_system7_0_0.xdc] for cell 'pivot_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_processing_system7_0_0/pivot_processing_system7_0_0.xdc] for cell 'pivot_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_rst_ps7_0_100M_0/pivot_rst_ps7_0_100M_0_board.xdc] for cell 'pivot_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_rst_ps7_0_100M_0/pivot_rst_ps7_0_100M_0_board.xdc] for cell 'pivot_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_rst_ps7_0_100M_0/pivot_rst_ps7_0_100M_0.xdc] for cell 'pivot_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.gen/sources_1/bd/pivot/ip/pivot_rst_ps7_0_100M_0/pivot_rst_ps7_0_100M_0.xdc] for cell 'pivot_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1143.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1143.922 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1143.922 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d0f701a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1668.184 ; gain = 524.262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10c7f41f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.699 ; gain = 0.090
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b57b3221

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.699 ; gain = 0.090
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 84d6d1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1882.699 ; gain = 0.090
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1662 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 84d6d1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1882.699 ; gain = 0.090
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 84d6d1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1882.699 ; gain = 0.090
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 84d6d1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1882.699 ; gain = 0.090
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              33  |                                              0  |
|  Constant propagation         |               0  |               9  |                                              0  |
|  Sweep                        |               0  |            1662  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1882.699 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1522b879a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1882.699 ; gain = 0.090

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 2268aa404

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.161 . Memory (MB): peak = 2005.055 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2268aa404

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.055 ; gain = 122.355

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 121da1752

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.055 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 121da1752

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.055 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2005.055 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 121da1752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2005.055 ; gain = 861.133
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.runs/impl_1/pivot_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file pivot_wrapper_drc_opted.rpt -pb pivot_wrapper_drc_opted.pb -rpx pivot_wrapper_drc_opted.rpx
Command: report_drc -file pivot_wrapper_drc_opted.rpt -pb pivot_wrapper_drc_opted.pb -rpx pivot_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.runs/impl_1/pivot_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.055 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 105f43484

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2005.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 114dd4bb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16de21e42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16de21e42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16de21e42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1651d14b4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 100ed5b3e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 113 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 0, total 1, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 51 nets or cells. Created 1 new cell, deleted 50 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[4] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_12 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/addrb[0] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/bram_i_60 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[7] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_9 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[2] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_14 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[22] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp_i_9 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[5] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_11 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[10] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_6 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[15] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_1 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/addrb[1] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/bram_i_59 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[13] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_3 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[16] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp_i_15 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[0] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_16 could not be replicated
INFO: [Physopt 32-117] Net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/a_i_s_1[1] could not be optimized because driver pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1_i_15 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 8 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg. 18 registers were pushed out.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1. No change.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__2. No change.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp. No change.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__0. No change.
INFO: [Physopt 32-457] Pass 2. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__1. No change.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__2. No change.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp. No change.
INFO: [Physopt 32-666] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/multOp__0. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 4 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 4 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell pivot_i/PIVOT_0/U0/pivot_ins/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 45 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2005.055 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |             50  |                    51  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           64  |              0  |                     4  |           0  |           1  |  00:00:04  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           45  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          110  |             50  |                    59  |           0  |           9  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 139261681

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: ddfe6ecc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 2 Global Placement | Checksum: ddfe6ecc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16ef2f99b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22464d812

Time (s): cpu = 00:01:01 ; elapsed = 00:00:41 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19d71df79

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2319c20e3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a6b79aca

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1384727b2

Time (s): cpu = 00:01:21 ; elapsed = 00:00:59 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19e6661ab

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 27864419e

Time (s): cpu = 00:01:22 ; elapsed = 00:01:00 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17462595f

Time (s): cpu = 00:01:33 ; elapsed = 00:01:09 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17462595f

Time (s): cpu = 00:01:33 ; elapsed = 00:01:09 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1384f315c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.766 | TNS=-74.141 |
Phase 1 Physical Synthesis Initialization | Checksum: 174f29efa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.985 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Place 46-33] Processed net pivot_i/rst_ps7_0_100M/U0/peripheral_aresetn[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 11f43861d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1384f315c

Time (s): cpu = 00:01:45 ; elapsed = 00:01:17 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.116. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:36 ; elapsed = 00:02:08 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1114edaf3

Time (s): cpu = 00:02:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1114edaf3

Time (s): cpu = 00:02:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1114edaf3

Time (s): cpu = 00:02:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1114edaf3

Time (s): cpu = 00:02:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2005.055 ; gain = 0.000

Time (s): cpu = 00:02:37 ; elapsed = 00:02:08 . Memory (MB): peak = 2005.055 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: edf9433f

Time (s): cpu = 00:02:37 ; elapsed = 00:02:09 . Memory (MB): peak = 2005.055 ; gain = 0.000
Ending Placer Task | Checksum: de3b2c0b

Time (s): cpu = 00:02:37 ; elapsed = 00:02:09 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:12 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.runs/impl_1/pivot_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file pivot_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file pivot_wrapper_utilization_placed.rpt -pb pivot_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pivot_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2005.055 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2005.055 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.116 | TNS=-36.451 |
Phase 1 Physical Synthesis Initialization | Checksum: 16e778dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.116 | TNS=-36.451 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16e778dbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.116 | TNS=-36.451 |
INFO: [Physopt 32-662] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3.  Did not re-place instance pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.002 | TNS=-33.307 |
INFO: [Physopt 32-735] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.939 | TNS=-31.984 |
INFO: [Physopt 32-735] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.931 | TNS=-31.669 |
INFO: [Physopt 32-662] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_n_3.  Did not re-place instance pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_3
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp2/p_reg_s_reg_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-30.881 |
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3.  Did not re-place instance pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-30.881 |
Phase 3 Critical Path Optimization | Checksum: 16e778dbe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.055 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-30.881 |
INFO: [Physopt 32-662] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3.  Did not re-place instance pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/multOp__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3.  Did not re-place instance pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_3
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/bram_i_125_psdsp_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_reg_s_reg_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pivot_i/PIVOT_0/U0/pivot_ins/ip_core/dsp1/p_1_in[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.924 | TNS=-30.881 |
Phase 4 Critical Path Optimization | Checksum: 16e778dbe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2005.055 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.924 | TNS=-30.881 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.192  |          5.570  |            0  |              0  |                     4  |           0  |           2  |  00:00:01  |
|  Total          |          0.192  |          5.570  |            0  |              0  |                     4  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2005.055 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 199c06b90

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
187 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.runs/impl_1/pivot_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.055 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c8478df1 ConstDB: 0 ShapeSum: 75c2de16 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 150d26499

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2020.750 ; gain = 15.695
Post Restoration Checksum: NetGraph: f6e51451 NumContArr: 59ed5048 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 150d26499

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2020.750 ; gain = 15.695

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 150d26499

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2027.230 ; gain = 22.176

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 150d26499

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2027.230 ; gain = 22.176
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 183f6a34a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2043.727 ; gain = 38.672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.063 | TNS=-31.689| WHS=-0.166 | THS=-79.202|

Phase 2 Router Initialization | Checksum: fdada520

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2100.277 ; gain = 95.223

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13561
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13561
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: fdada520

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2100.277 ; gain = 95.223
Phase 3 Initial Routing | Checksum: 16641cbcf

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2643
 Number of Nodes with overlaps = 1091
 Number of Nodes with overlaps = 575
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.076 | TNS=-254.664| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 236df5fc7

Time (s): cpu = 00:02:31 ; elapsed = 00:02:05 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.076 | TNS=-139.006| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 143e7de97

Time (s): cpu = 00:02:32 ; elapsed = 00:02:06 . Memory (MB): peak = 2118.508 ; gain = 113.453
Phase 4 Rip-up And Reroute | Checksum: 143e7de97

Time (s): cpu = 00:02:33 ; elapsed = 00:02:06 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 190da419f

Time (s): cpu = 00:02:35 ; elapsed = 00:02:08 . Memory (MB): peak = 2118.508 ; gain = 113.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.927 | TNS=-131.988| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1457bc491

Time (s): cpu = 00:02:37 ; elapsed = 00:02:09 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1457bc491

Time (s): cpu = 00:02:37 ; elapsed = 00:02:09 . Memory (MB): peak = 2118.508 ; gain = 113.453
Phase 5 Delay and Skew Optimization | Checksum: 1457bc491

Time (s): cpu = 00:02:37 ; elapsed = 00:02:09 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d1ce651

Time (s): cpu = 00:02:40 ; elapsed = 00:02:10 . Memory (MB): peak = 2118.508 ; gain = 113.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.927 | TNS=-129.085| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16b3b80cf

Time (s): cpu = 00:02:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2118.508 ; gain = 113.453
Phase 6 Post Hold Fix | Checksum: 16b3b80cf

Time (s): cpu = 00:02:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.9548 %
  Global Horizontal Routing Utilization  = 12.2691 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 133f538df

Time (s): cpu = 00:02:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 133f538df

Time (s): cpu = 00:02:40 ; elapsed = 00:02:11 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ba9770f2

Time (s): cpu = 00:02:43 ; elapsed = 00:02:14 . Memory (MB): peak = 2118.508 ; gain = 113.453

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.927 | TNS=-129.085| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: ba9770f2

Time (s): cpu = 00:02:43 ; elapsed = 00:02:14 . Memory (MB): peak = 2118.508 ; gain = 113.453
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:43 ; elapsed = 00:02:14 . Memory (MB): peak = 2118.508 ; gain = 113.453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
202 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:57 ; elapsed = 00:02:21 . Memory (MB): peak = 2118.508 ; gain = 113.453
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.508 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.runs/impl_1/pivot_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2118.508 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file pivot_wrapper_drc_routed.rpt -pb pivot_wrapper_drc_routed.pb -rpx pivot_wrapper_drc_routed.rpx
Command: report_drc -file pivot_wrapper_drc_routed.rpt -pb pivot_wrapper_drc_routed.pb -rpx pivot_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.runs/impl_1/pivot_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2120.098 ; gain = 1.590
INFO: [runtcl-4] Executing : report_methodology -file pivot_wrapper_methodology_drc_routed.rpt -pb pivot_wrapper_methodology_drc_routed.pb -rpx pivot_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pivot_wrapper_methodology_drc_routed.rpt -pb pivot_wrapper_methodology_drc_routed.pb -rpx pivot_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Dusan/Desktop/projekat_radi/divider/pivot/pivot.runs/impl_1/pivot_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2120.098 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file pivot_wrapper_power_routed.rpt -pb pivot_wrapper_power_summary_routed.pb -rpx pivot_wrapper_power_routed.rpx
Command: report_power -file pivot_wrapper_power_routed.rpt -pb pivot_wrapper_power_summary_routed.pb -rpx pivot_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
214 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2120.258 ; gain = 0.160
INFO: [runtcl-4] Executing : report_route_status -file pivot_wrapper_route_status.rpt -pb pivot_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pivot_wrapper_timing_summary_routed.rpt -pb pivot_wrapper_timing_summary_routed.pb -rpx pivot_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file pivot_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file pivot_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pivot_wrapper_bus_skew_routed.rpt -pb pivot_wrapper_bus_skew_routed.pb -rpx pivot_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul  6 21:22:48 2022...
