srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: The vhdl library search path for library "std" is now "C:/Xilinx/Vivado/2021.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: The vhdl library search path for library "synopsys" is now "C:/Xilinx/Vivado/2021.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: The vhdl library search path for library "ieee" is now "C:/Xilinx/Vivado/2021.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: The vhdl library search path for library "unimacro" is now "C:/Xilinx/Vivado/2021.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: The vhdl library search path for library "unisim" is now "C:/Xilinx/Vivado/2021.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: The vhdl library search path for library "vl" is now "C:/Xilinx/Vivado/2021.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: The vhdl library search path for library "xpm" is now "C:/Xilinx/Vivado/2021.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
ERROR: cannot open verilog file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_GPIOPeek_0_2/bajie7020_GPIOPeek_0_2_sim_netlist.v' (SORT-1002)
ERROR: cannot open vhdl file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_GPIOPeek_0_2/bajie7020_GPIOPeek_0_2_sim_netlist.vhdl' (SORT-1003)
INFO: analyzing module GPIOPeek (VERI-9002)
ERROR: cannot open verilog file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_GPIOPeek_0_2/bajie7020_GPIOPeek_0_2_sim_netlist.v' (VERI-1517)
ERROR: cannot open vhdl file 'c:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.gen/sources_1/bd/bajie7020/ip/bajie7020_GPIOPeek_0_2/bajie7020_GPIOPeek_0_2_sim_netlist.vhdl' (VHDL-1515)
Listing tops:
VeriTop library:xil_defaultlib mod:GPIOPeek
END of tops
C:/Users/penta/Documents/BikeRadar/Bajie7020/Bajie7020.srcs/sources_1/new/GPIOPeek.v(23): INFO: compiling module 'GPIOPeek_default' (VERI-1018)
srcscan exits with return value 0
