Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Thu Nov 28 21:13:00 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   81          inf        0.000                      0                   81           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ALU_Sel[1]
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.072ns  (logic 6.359ns (37.250%)  route 10.713ns (62.750%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  ALU_Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  ALU_Sel_IBUF[1]_inst/O
                         net (fo=14, routed)          1.547     3.089    design_1_i/aluA2_0/inst/ALU_Sel[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.993     4.205    design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0/O
                         net (fo=4, routed)           1.028     5.358    design_1_i/displaycontroller_0/bin2bcd_0/bin[7]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.482 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8/O
                         net (fo=8, routed)           0.891     6.372    design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.524 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10/O
                         net (fo=2, routed)           0.451     6.975    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.301 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6/O
                         net (fo=8, routed)           0.838     8.139    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.263 f  design_1_i/displaycontroller_0/bin2bcd_0/bcd[1]_INST_0/O
                         net (fo=1, routed)           0.978     9.241    design_1_i/displaycontroller_0/mux_0/inst/I0[1]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.365 f  design_1_i/displaycontroller_0/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.643    11.007    design_1_i/displaycontroller_0/display_decoder_0/in[1]
    SLICE_X43Y61         LUT5 (Prop_lut5_I4_O)        0.124    11.131 r  design_1_i/displaycontroller_0/display_decoder_0/out[4]_INST_0/O
                         net (fo=1, routed)           2.345    13.476    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    17.072 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.072    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[1]
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.742ns  (logic 6.297ns (37.614%)  route 10.445ns (62.386%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  ALU_Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  ALU_Sel_IBUF[1]_inst/O
                         net (fo=14, routed)          1.547     3.089    design_1_i/aluA2_0/inst/ALU_Sel[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.993     4.205    design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0/O
                         net (fo=4, routed)           1.028     5.358    design_1_i/displaycontroller_0/bin2bcd_0/bin[7]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.482 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8/O
                         net (fo=8, routed)           0.891     6.372    design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.524 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10/O
                         net (fo=2, routed)           0.451     6.975    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.301 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6/O
                         net (fo=8, routed)           0.838     8.139    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.263 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[1]_INST_0/O
                         net (fo=1, routed)           0.978     9.241    design_1_i/displaycontroller_0/mux_0/inst/I0[1]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.365 r  design_1_i/displaycontroller_0/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.810    11.174    design_1_i/displaycontroller_0/display_decoder_0/in[1]
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.124    11.298 r  design_1_i/displaycontroller_0/display_decoder_0/out[2]_INST_0/O
                         net (fo=1, routed)           1.910    13.208    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    16.742 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.742    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[1]
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.708ns  (logic 6.294ns (37.670%)  route 10.414ns (62.330%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  ALU_Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  ALU_Sel_IBUF[1]_inst/O
                         net (fo=14, routed)          1.547     3.089    design_1_i/aluA2_0/inst/ALU_Sel[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.993     4.205    design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0/O
                         net (fo=4, routed)           1.028     5.358    design_1_i/displaycontroller_0/bin2bcd_0/bin[7]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.482 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8/O
                         net (fo=8, routed)           0.891     6.372    design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.524 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10/O
                         net (fo=2, routed)           0.451     6.975    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.301 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6/O
                         net (fo=8, routed)           0.838     8.139    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.263 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[1]_INST_0/O
                         net (fo=1, routed)           0.978     9.241    design_1_i/displaycontroller_0/mux_0/inst/I0[1]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.365 r  design_1_i/displaycontroller_0/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.576    10.940    design_1_i/displaycontroller_0/display_decoder_0/in[1]
    SLICE_X43Y61         LUT5 (Prop_lut5_I2_O)        0.124    11.064 r  design_1_i/displaycontroller_0/display_decoder_0/out[6]_INST_0/O
                         net (fo=1, routed)           2.113    13.178    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    16.708 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.708    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[1]
                            (input port)
  Destination:            seg_cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.484ns  (logic 6.279ns (38.093%)  route 10.205ns (61.907%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  ALU_Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  ALU_Sel_IBUF[1]_inst/O
                         net (fo=14, routed)          1.547     3.089    design_1_i/aluA2_0/inst/ALU_Sel[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.993     4.205    design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0/O
                         net (fo=4, routed)           1.028     5.358    design_1_i/displaycontroller_0/bin2bcd_0/bin[7]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.482 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8/O
                         net (fo=8, routed)           0.891     6.372    design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.524 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10/O
                         net (fo=2, routed)           0.451     6.975    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.301 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6/O
                         net (fo=8, routed)           0.838     8.139    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.263 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[1]_INST_0/O
                         net (fo=1, routed)           0.978     9.241    design_1_i/displaycontroller_0/mux_0/inst/I0[1]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.365 r  design_1_i/displaycontroller_0/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.808    11.172    design_1_i/displaycontroller_0/display_decoder_0/in[1]
    SLICE_X43Y61         LUT5 (Prop_lut5_I1_O)        0.124    11.296 r  design_1_i/displaycontroller_0/display_decoder_0/out[1]_INST_0/O
                         net (fo=1, routed)           1.672    12.968    seg_cat_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    16.484 r  seg_cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.484    seg_cat[1]
    H15                                                               r  seg_cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[1]
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.360ns  (logic 6.325ns (38.660%)  route 10.035ns (61.340%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  ALU_Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  ALU_Sel_IBUF[1]_inst/O
                         net (fo=14, routed)          1.547     3.089    design_1_i/aluA2_0/inst/ALU_Sel[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.993     4.205    design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0/O
                         net (fo=4, routed)           1.028     5.358    design_1_i/displaycontroller_0/bin2bcd_0/bin[7]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.482 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8/O
                         net (fo=8, routed)           0.891     6.372    design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.524 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10/O
                         net (fo=2, routed)           0.451     6.975    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.301 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6/O
                         net (fo=8, routed)           0.838     8.139    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.263 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[1]_INST_0/O
                         net (fo=1, routed)           0.978     9.241    design_1_i/displaycontroller_0/mux_0/inst/I0[1]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.365 r  design_1_i/displaycontroller_0/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.638    11.002    design_1_i/displaycontroller_0/display_decoder_0/in[1]
    SLICE_X43Y59         LUT5 (Prop_lut5_I1_O)        0.124    11.126 r  design_1_i/displaycontroller_0/display_decoder_0/out[0]_INST_0/O
                         net (fo=1, routed)           1.672    12.799    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    16.360 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.360    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[1]
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.991ns  (logic 6.277ns (39.252%)  route 9.714ns (60.748%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  ALU_Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  ALU_Sel_IBUF[1]_inst/O
                         net (fo=14, routed)          1.547     3.089    design_1_i/aluA2_0/inst/ALU_Sel[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.993     4.205    design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0/O
                         net (fo=4, routed)           1.028     5.358    design_1_i/displaycontroller_0/bin2bcd_0/bin[7]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.482 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8/O
                         net (fo=8, routed)           0.891     6.372    design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.524 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10/O
                         net (fo=2, routed)           0.451     6.975    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.301 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6/O
                         net (fo=8, routed)           0.838     8.139    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.263 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[1]_INST_0/O
                         net (fo=1, routed)           0.978     9.241    design_1_i/displaycontroller_0/mux_0/inst/I0[1]
    SLICE_X42Y49         LUT5 (Prop_lut5_I1_O)        0.124     9.365 r  design_1_i/displaycontroller_0/mux_0/inst/Y[1]_INST_0/O
                         net (fo=7, routed)           1.325    10.690    design_1_i/displaycontroller_0/display_decoder_0/in[1]
    SLICE_X43Y50         LUT5 (Prop_lut5_I3_O)        0.124    10.814 r  design_1_i/displaycontroller_0/display_decoder_0/out[3]_INST_0/O
                         net (fo=1, routed)           1.664    12.478    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    15.991 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.991    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_Sel[1]
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.283ns  (logic 6.285ns (41.123%)  route 8.998ns (58.877%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  ALU_Sel[1] (IN)
                         net (fo=0)                   0.000     0.000    ALU_Sel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  ALU_Sel_IBUF[1]_inst/O
                         net (fo=14, routed)          1.547     3.089    design_1_i/aluA2_0/inst/ALU_Sel[1]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     3.213 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4/O
                         net (fo=5, routed)           0.993     4.205    design_1_i/aluA2_0/inst/ALU_out[7]_INST_0_i_4_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.329 r  design_1_i/aluA2_0/inst/ALU_out[7]_INST_0/O
                         net (fo=4, routed)           1.028     5.358    design_1_i/displaycontroller_0/bin2bcd_0/bin[7]
    SLICE_X40Y48         LUT3 (Prop_lut3_I1_O)        0.124     5.482 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8/O
                         net (fo=8, routed)           0.891     6.372    design_1_i/displaycontroller_0/bin2bcd_0/bcd[15]_INST_0_i_8_n_0
    SLICE_X41Y48         LUT4 (Prop_lut4_I0_O)        0.152     6.524 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10/O
                         net (fo=2, routed)           0.451     6.975    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_10_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326     7.301 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6/O
                         net (fo=8, routed)           1.011     8.313    design_1_i/displaycontroller_0/bin2bcd_0/bcd[8]_INST_0_i_6_n_0
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.437 r  design_1_i/displaycontroller_0/bin2bcd_0/bcd[6]_INST_0/O
                         net (fo=1, routed)           0.670     9.107    design_1_i/displaycontroller_0/mux_0/inst/I1[2]
    SLICE_X42Y50         LUT5 (Prop_lut5_I0_O)        0.124     9.231 r  design_1_i/displaycontroller_0/mux_0/inst/Y[2]_INST_0/O
                         net (fo=7, routed)           0.881    10.112    design_1_i/displaycontroller_0/display_decoder_0/in[2]
    SLICE_X43Y51         LUT5 (Prop_lut5_I1_O)        0.124    10.236 r  design_1_i/displaycontroller_0/display_decoder_0/out[5]_INST_0/O
                         net (fo=1, routed)           1.525    11.762    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    15.283 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.283    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.266ns  (logic 5.346ns (47.447%)  route 5.921ns (52.553%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=29, routed)          4.017     5.468    design_1_i/displaycontroller_0/decoder_0/inst/rst
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.150     5.618 r  design_1_i/displaycontroller_0/decoder_0/inst/Y[0]_INST_0/O
                         net (fo=1, routed)           1.904     7.522    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.745    11.266 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.266    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.103ns  (logic 5.164ns (46.511%)  route 5.939ns (53.489%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.849     5.300    design_1_i/displaycontroller_0/decoder_0/inst/rst
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.124     5.424 r  design_1_i/displaycontroller_0/decoder_0/inst/Y[2]_INST_0/O
                         net (fo=1, routed)           2.090     7.514    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    11.103 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.103    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.067ns  (logic 5.324ns (48.105%)  route 5.743ns (51.895%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  rst_IBUF_inst/O
                         net (fo=29, routed)          3.849     5.300    design_1_i/displaycontroller_0/decoder_0/inst/rst
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.119     5.419 r  design_1_i/displaycontroller_0/decoder_0/inst/Y[3]_INST_0/O
                         net (fo=1, routed)           1.894     7.313    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.754    11.067 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.067    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_reg/C
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_reg/Q
                         net (fo=3, routed)           0.168     0.309    design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_i_1_n_0
    SLICE_X43Y52         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/displaycontroller_0/counter_0/inst/Y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.183ns (47.193%)  route 0.205ns (52.807%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/Q
                         net (fo=10, routed)          0.205     0.346    design_1_i/displaycontroller_0/counter_0/inst/Y[0]
    SLICE_X43Y51         LUT2 (Prop_lut2_I0_O)        0.042     0.388 r  design_1_i/displaycontroller_0/counter_0/inst/Y[1]_i_1/O
                         net (fo=1, routed)           0.000     0.388    design_1_i/displaycontroller_0/counter_0/inst/p_0_in[1]
    SLICE_X43Y51         FDRE                                         r  design_1_i/displaycontroller_0/counter_0/inst/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE                         0.000     0.000 r  design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/C
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/Q
                         net (fo=10, routed)          0.205     0.346    design_1_i/displaycontroller_0/counter_0/inst/Y[0]
    SLICE_X43Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  design_1_i/displaycontroller_0/counter_0/inst/Y[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    design_1_i/displaycontroller_0/counter_0/inst/p_0_in[0]
    SLICE_X43Y51         FDRE                                         r  design_1_i/displaycontroller_0/counter_0/inst/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[11]/C
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.148     0.312    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[11]
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count[8]_i_2/O
                         net (fo=1, routed)           0.000     0.357    design_1_i/displaycontroller_0/clock_divider_0/inst/count[8]_i_2_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]_i_1_n_4
    SLICE_X42Y54         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[15]/C
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[15]/Q
                         net (fo=2, routed)           0.148     0.312    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[15]
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.357 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count[12]_i_2/O
                         net (fo=1, routed)           0.000     0.357    design_1_i/displaycontroller_0/clock_divider_0/inst/count[12]_i_2_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]_i_1_n_4
    SLICE_X42Y55         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[7]/C
    SLICE_X42Y53         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[7]/Q
                         net (fo=2, routed)           0.149     0.313    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[7]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/displaycontroller_0/clock_divider_0/inst/count[4]_i_2_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[4]_i_1_n_4
    SLICE_X42Y53         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[3]/C
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[3]/Q
                         net (fo=2, routed)           0.149     0.313    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[3]
    SLICE_X42Y52         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count[0]_i_3/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/displaycontroller_0/clock_divider_0/inst/count[0]_i_3_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[0]_i_1_n_4
    SLICE_X42Y52         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]/C
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]/Q
                         net (fo=2, routed)           0.174     0.338    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count[12]_i_5/O
                         net (fo=1, routed)           0.000     0.383    design_1_i/displaycontroller_0/clock_divider_0/inst/count[12]_i_5_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]_i_1_n_7
    SLICE_X42Y55         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]/C
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]/Q
                         net (fo=2, routed)           0.174     0.338    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.383 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count[8]_i_5/O
                         net (fo=1, routed)           0.000     0.383    design_1_i/displaycontroller_0/clock_divider_0/inst/count[8]_i_5_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.453 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.453    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]_i_1_n_7
    SLICE_X42Y54         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDCE                         0.000     0.000 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]/C
    SLICE_X42Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.175     0.339    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]
    SLICE_X42Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.384 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count[16]_i_2/O
                         net (fo=1, routed)           0.000     0.384    design_1_i/displaycontroller_0/clock_divider_0/inst/count[16]_i_2_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.454 r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.454    design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]_i_1_n_7
    SLICE_X42Y56         FDCE                                         r  design_1_i/displaycontroller_0/clock_divider_0/inst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------





