// Seed: 1523675604
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_6(
      .id_0(""), .id_1(id_3['h0]), .id_2(1 ^ 1), .id_3(id_4 && id_4 && 1), .id_4(id_4), .id_5()
  );
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4
  );
  tri0 id_7 = 1 - id_2;
endmodule
