--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4617 paths analyzed, 621 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.457ns.
--------------------------------------------------------------------------------

Paths for end point w4dcmcnt_11 (SLICE_X52Y40.G3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_9 (FF)
  Destination:          w4dcmcnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.045 - 0.049)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_9 to w4dcmcnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.XQ      Tcko                  0.592   w4dcmcnt<9>
                                                       w4dcmcnt_9
    SLICE_X53Y39.G1      net (fanout=3)        1.130   w4dcmcnt<9>
    SLICE_X53Y39.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<1>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X52Y40.G3      net (fanout=20)       2.010   N1
    SLICE_X52Y40.CLK     Tgck                  0.892   w4dcmcnt<11>
                                                       w4dcmcnt_mux0000<8>1
                                                       w4dcmcnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.453ns (3.711ns logic, 4.742ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_4 (FF)
  Destination:          w4dcmcnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.241ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.045 - 0.053)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_4 to w4dcmcnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.YQ      Tcko                  0.652   w4dcmcnt<4>
                                                       w4dcmcnt_4
    SLICE_X53Y39.F4      net (fanout=3)        0.697   w4dcmcnt<4>
    SLICE_X53Y39.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<0>
                                                       state_cmp_eq0000_wg_cy<0>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X52Y40.G3      net (fanout=20)       2.010   N1
    SLICE_X52Y40.CLK     Tgck                  0.892   w4dcmcnt<11>
                                                       w4dcmcnt_mux0000<8>1
                                                       w4dcmcnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.241ns (3.932ns logic, 4.309ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_14 (FF)
  Destination:          w4dcmcnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.130ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.045 - 0.047)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_14 to w4dcmcnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.YQ      Tcko                  0.652   w4dcmcnt<14>
                                                       w4dcmcnt_14
    SLICE_X53Y40.G1      net (fanout=3)        0.865   w4dcmcnt<14>
    SLICE_X53Y40.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<3>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X52Y40.G3      net (fanout=20)       2.010   N1
    SLICE_X52Y40.CLK     Tgck                  0.892   w4dcmcnt<11>
                                                       w4dcmcnt_mux0000<8>1
                                                       w4dcmcnt_11
    -------------------------------------------------  ---------------------------
    Total                                      8.130ns (3.653ns logic, 4.477ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point w4dcmcnt_14 (SLICE_X50Y42.G3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_9 (FF)
  Destination:          w4dcmcnt_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_9 to w4dcmcnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.XQ      Tcko                  0.592   w4dcmcnt<9>
                                                       w4dcmcnt_9
    SLICE_X53Y39.G1      net (fanout=3)        1.130   w4dcmcnt<9>
    SLICE_X53Y39.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<1>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X50Y42.G3      net (fanout=20)       1.728   N1
    SLICE_X50Y42.CLK     Tgck                  0.892   w4dcmcnt<14>
                                                       w4dcmcnt_mux0000<5>1
                                                       w4dcmcnt_14
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (3.711ns logic, 4.460ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_4 (FF)
  Destination:          w4dcmcnt_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.959ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.003 - 0.009)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_4 to w4dcmcnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.YQ      Tcko                  0.652   w4dcmcnt<4>
                                                       w4dcmcnt_4
    SLICE_X53Y39.F4      net (fanout=3)        0.697   w4dcmcnt<4>
    SLICE_X53Y39.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<0>
                                                       state_cmp_eq0000_wg_cy<0>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X50Y42.G3      net (fanout=20)       1.728   N1
    SLICE_X50Y42.CLK     Tgck                  0.892   w4dcmcnt<14>
                                                       w4dcmcnt_mux0000<5>1
                                                       w4dcmcnt_14
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (3.932ns logic, 4.027ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_14 (FF)
  Destination:          w4dcmcnt_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.848ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_14 to w4dcmcnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.YQ      Tcko                  0.652   w4dcmcnt<14>
                                                       w4dcmcnt_14
    SLICE_X53Y40.G1      net (fanout=3)        0.865   w4dcmcnt<14>
    SLICE_X53Y40.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<3>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X50Y42.G3      net (fanout=20)       1.728   N1
    SLICE_X50Y42.CLK     Tgck                  0.892   w4dcmcnt<14>
                                                       w4dcmcnt_mux0000<5>1
                                                       w4dcmcnt_14
    -------------------------------------------------  ---------------------------
    Total                                      7.848ns (3.653ns logic, 4.195ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point w4dcmcnt_12 (SLICE_X50Y43.F3), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_9 (FF)
  Destination:          w4dcmcnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.171ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.003 - 0.005)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_9 to w4dcmcnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.XQ      Tcko                  0.592   w4dcmcnt<9>
                                                       w4dcmcnt_9
    SLICE_X53Y39.G1      net (fanout=3)        1.130   w4dcmcnt<9>
    SLICE_X53Y39.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<1>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X50Y43.F3      net (fanout=20)       1.728   N1
    SLICE_X50Y43.CLK     Tfck                  0.892   w4dcmcnt<12>
                                                       w4dcmcnt_mux0000<7>1
                                                       w4dcmcnt_12
    -------------------------------------------------  ---------------------------
    Total                                      8.171ns (3.711ns logic, 4.460ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_4 (FF)
  Destination:          w4dcmcnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.959ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.003 - 0.009)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_4 to w4dcmcnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.YQ      Tcko                  0.652   w4dcmcnt<4>
                                                       w4dcmcnt_4
    SLICE_X53Y39.F4      net (fanout=3)        0.697   w4dcmcnt<4>
    SLICE_X53Y39.COUT    Topcyf                1.162   state_cmp_eq0000_wg_cy<1>
                                                       state_cmp_eq0000_wg_lut<0>
                                                       state_cmp_eq0000_wg_cy<0>
                                                       state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<1>
    SLICE_X53Y40.COUT    Tbyp                  0.118   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_cy<2>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X50Y43.F3      net (fanout=20)       1.728   N1
    SLICE_X50Y43.CLK     Tfck                  0.892   w4dcmcnt<12>
                                                       w4dcmcnt_mux0000<7>1
                                                       w4dcmcnt_12
    -------------------------------------------------  ---------------------------
    Total                                      7.959ns (3.932ns logic, 4.027ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               w4dcmcnt_14 (FF)
  Destination:          w4dcmcnt_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.848ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: w4dcmcnt_14 to w4dcmcnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.YQ      Tcko                  0.652   w4dcmcnt<14>
                                                       w4dcmcnt_14
    SLICE_X53Y40.G1      net (fanout=3)        0.865   w4dcmcnt<14>
    SLICE_X53Y40.COUT    Topcyg                1.001   state_cmp_eq0000_wg_cy<3>
                                                       state_cmp_eq0000_wg_lut<3>
                                                       state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.CIN     net (fanout=1)        0.000   state_cmp_eq0000_wg_cy<3>
    SLICE_X53Y41.XB      Tcinxb                0.404   state_cmp_eq0000
                                                       state_cmp_eq0000_wg_cy<4>
    SLICE_X57Y64.F4      net (fanout=5)        1.602   state_cmp_eq0000
    SLICE_X57Y64.X       Tilo                  0.704   resetdcm_BRB3
                                                       send_mux000011
    SLICE_X50Y43.F3      net (fanout=20)       1.728   N1
    SLICE_X50Y43.CLK     Tfck                  0.892   w4dcmcnt<12>
                                                       w4dcmcnt_mux0000<7>1
                                                       w4dcmcnt_12
    -------------------------------------------------  ---------------------------
    Total                                      7.848ns (3.653ns logic, 4.195ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_27 (SLICE_X59Y72.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_26 (FF)
  Destination:          SCCB/data_sr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_26 to SCCB/data_sr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y73.YQ      Tcko                  0.470   SCCB/data_sr<26>
                                                       SCCB/data_sr_26
    SLICE_X59Y72.G4      net (fanout=1)        0.289   SCCB/data_sr<26>
    SLICE_X59Y72.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<27>
                                                       SCCB/data_sr_mux0000<27>1
                                                       SCCB/data_sr_27
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.986ns logic, 0.289ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_5 (SLICE_X59Y75.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_4 (FF)
  Destination:          SCCB/busy_sr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_4 to SCCB/busy_sr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y75.XQ      Tcko                  0.474   SCCB/busy_sr<4>
                                                       SCCB/busy_sr_4
    SLICE_X59Y75.G4      net (fanout=1)        0.289   SCCB/busy_sr<4>
    SLICE_X59Y75.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<5>
                                                       SCCB/busy_sr_mux0000<26>1
                                                       SCCB/busy_sr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.990ns logic, 0.289ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_11 (SLICE_X57Y80.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_10 (FF)
  Destination:          SCCB/busy_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.333ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.037 - 0.028)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_10 to SCCB/busy_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y81.YQ      Tcko                  0.470   SCCB/busy_sr<10>
                                                       SCCB/busy_sr_10
    SLICE_X57Y80.G4      net (fanout=2)        0.347   SCCB/busy_sr<10>
    SLICE_X57Y80.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<11>
                                                       SCCB/busy_sr_mux0000<20>1
                                                       SCCB/busy_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      1.333ns (0.986ns logic, 0.347ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.333ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_14_BRB2 (SLICE_X83Y1.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_14_BRB2 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.667ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X89Y22.G3      net (fanout=24)       1.477   inst_ov7670capt1/latched_vsync
    SLICE_X89Y22.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X83Y1.CE       net (fanout=15)       2.423   inst_ov7670capt1/address_not0001
    SLICE_X83Y1.CLK      Tceck                 0.555   inst_ov7670capt1/address_14_BRB2
                                                       inst_ov7670capt1/address_14_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (1.767ns logic, 3.900ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_14_BRB2 (FF)
  Requirement:          41.667ns
  Data Path Delay:      6.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_14_BRB2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y37.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X89Y22.G4      net (fanout=5)        2.134   inst_ov7670capt1/we_reg
    SLICE_X89Y22.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X83Y1.CE       net (fanout=15)       2.423   inst_ov7670capt1/address_not0001
    SLICE_X83Y1.CLK      Tceck                 0.555   inst_ov7670capt1/address_14_BRB2
                                                       inst_ov7670capt1/address_14_BRB2
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (1.851ns logic, 4.557ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_6 (SLICE_X88Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X89Y22.G3      net (fanout=24)       1.477   inst_ov7670capt1/latched_vsync
    SLICE_X89Y22.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X88Y6.CE       net (fanout=15)       2.288   inst_ov7670capt1/address_not0001
    SLICE_X88Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<6>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (1.767ns logic, 3.765ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_6 (FF)
  Requirement:          41.667ns
  Data Path Delay:      6.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y37.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X89Y22.G4      net (fanout=5)        2.134   inst_ov7670capt1/we_reg
    SLICE_X89Y22.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X88Y6.CE       net (fanout=15)       2.288   inst_ov7670capt1/address_not0001
    SLICE_X88Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<6>
                                                       inst_ov7670capt1/address_6
    -------------------------------------------------  ---------------------------
    Total                                      6.273ns (1.851ns logic, 4.422ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_7 (SLICE_X79Y6.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M15.IQ1              Tiockiq               0.508   ov7670_vsync1
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X89Y22.G3      net (fanout=24)       1.477   inst_ov7670capt1/latched_vsync
    SLICE_X89Y22.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X79Y6.CE       net (fanout=15)       2.172   inst_ov7670capt1/address_not0001
    SLICE_X79Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (1.767ns logic, 3.649ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_7 (FF)
  Requirement:          41.667ns
  Data Path Delay:      6.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk1_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y37.XQ      Tcko                  0.592   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X89Y22.G4      net (fanout=5)        2.134   inst_ov7670capt1/we_reg
    SLICE_X89Y22.Y       Tilo                  0.704   inst_ov7670capt1/address_not0001
                                                       inst_ov7670capt1/address_not00011
    SLICE_X79Y6.CE       net (fanout=15)       2.172   inst_ov7670capt1/address_not0001
    SLICE_X79Y6.CLK      Tceck                 0.555   inst_ov7670capt1/address<7>
                                                       inst_ov7670capt1/address_7
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (1.851ns logic, 4.306ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y2.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.913ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.116 - 0.104)
  Source Clock:         ov7670_pclk1_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y24.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y2.DIA2     net (fanout=2)        0.529   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y2.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.396ns logic, 0.529ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y3.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      -0.059ns (0.183 - 0.242)
  Source Clock:         ov7670_pclk1_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y24.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<8>
                                                       inst_ov7670capt1/d_latch_8
    RAMB16_X1Y3.DIA0     net (fanout=2)        0.529   inst_ov7670capt1/d_latch<8>
    RAMB16_X1Y3.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.396ns logic, 0.529ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y2.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (0.254 - 0.204)
  Source Clock:         ov7670_pclk1_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk1_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y28.YQ      Tcko                  0.522   inst_ov7670capt1/d_latch<4>
                                                       inst_ov7670capt1/d_latch_4
    RAMB16_X1Y2.DIA1     net (fanout=2)        0.866   inst_ov7670capt1/d_latch<4>
    RAMB16_X1Y2.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.396ns logic, 0.866ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_11_BRB0/SR
  Logical resource: inst_ov7670capt1/address_11_BRB0/SR
  Location pin: SLICE_X89Y8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_11_BRB0/SR
  Logical resource: inst_ov7670capt1/address_11_BRB0/SR
  Location pin: SLICE_X89Y8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address_12_BRB0/SR
  Logical resource: inst_ov7670capt1/address_12_BRB0/SR
  Location pin: SLICE_X89Y9.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns 
HIGH 50%         INPUT_JITTER 0 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.053ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_0 (SLICE_X30Y94.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.166 - 0.246)
  Source Clock:         ov7670_pclk2_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X29Y104.G4     net (fanout=24)       2.483   inst_ov7670capt2/latched_vsync
    SLICE_X29Y104.Y      Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X30Y94.CE      net (fanout=11)       0.697   inst_ov7670capt2/address_not0001
    SLICE_X30Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<0>
                                                       inst_ov7670capt2/address_0
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.767ns logic, 3.180ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.527ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.166 - 0.171)
  Source Clock:         ov7670_pclk2_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X29Y104.G3     net (fanout=5)        0.984   inst_ov7670capt2/we_reg
    SLICE_X29Y104.Y      Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X30Y94.CE      net (fanout=11)       0.697   inst_ov7670capt2/address_not0001
    SLICE_X30Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<0>
                                                       inst_ov7670capt2/address_0
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.846ns logic, 1.681ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_3 (SLICE_X30Y94.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_3 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.166 - 0.246)
  Source Clock:         ov7670_pclk2_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X29Y104.G4     net (fanout=24)       2.483   inst_ov7670capt2/latched_vsync
    SLICE_X29Y104.Y      Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X30Y94.CE      net (fanout=11)       0.697   inst_ov7670capt2/address_not0001
    SLICE_X30Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<0>
                                                       inst_ov7670capt2/address_3
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.767ns logic, 3.180ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_3 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.527ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.166 - 0.171)
  Source Clock:         ov7670_pclk2_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X29Y104.G3     net (fanout=5)        0.984   inst_ov7670capt2/we_reg
    SLICE_X29Y104.Y      Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X30Y94.CE      net (fanout=11)       0.697   inst_ov7670capt2/address_not0001
    SLICE_X30Y94.CLK     Tceck                 0.555   inst_ov7670capt2/address<0>
                                                       inst_ov7670capt2/address_3
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.846ns logic, 1.681ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt2/address_1 (SLICE_X30Y95.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/latched_vsync (FF)
  Destination:          inst_ov7670capt2/address_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      4.947ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.166 - 0.246)
  Source Clock:         ov7670_pclk2_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt2/latched_vsync to inst_ov7670capt2/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.IQ2               Tiockiq               0.508   ov7670_vsync2
                                                       inst_ov7670capt2/latched_vsync
    SLICE_X29Y104.G4     net (fanout=24)       2.483   inst_ov7670capt2/latched_vsync
    SLICE_X29Y104.Y      Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X30Y95.CE      net (fanout=11)       0.697   inst_ov7670capt2/address_not0001
    SLICE_X30Y95.CLK     Tceck                 0.555   inst_ov7670capt2/address<1>
                                                       inst_ov7670capt2/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (1.767ns logic, 3.180ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt2/we_reg (FF)
  Destination:          inst_ov7670capt2/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      3.527ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.166 - 0.171)
  Source Clock:         ov7670_pclk2_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt2/we_reg to inst_ov7670capt2/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.YQ     Tcko                  0.587   inst_ov7670capt2/we_reg
                                                       inst_ov7670capt2/we_reg
    SLICE_X29Y104.G3     net (fanout=5)        0.984   inst_ov7670capt2/we_reg
    SLICE_X29Y104.Y      Tilo                  0.704   inst_ov7670capt2/address_not0001
                                                       inst_ov7670capt2/address_not00011
    SLICE_X30Y95.CE      net (fanout=11)       0.697   inst_ov7670capt2/address_not0001
    SLICE_X30Y95.CLK     Tceck                 0.555   inst_ov7670capt2/address<1>
                                                       inst_ov7670capt2/address_1
    -------------------------------------------------  ---------------------------
    Total                                      3.527ns (1.846ns logic, 1.681ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y12.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.922ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/d_latch_8 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.128 - 0.088)
  Source Clock:         ov7670_pclk2_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/d_latch_8 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y100.YQ     Tcko                  0.522   inst_ov7670capt2/d_latch<8>
                                                       inst_ov7670capt2/d_latch_8
    RAMB16_X0Y12.DIA0    net (fanout=2)        0.566   inst_ov7670capt2/d_latch<8>
    RAMB16_X0Y12.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.396ns logic, 0.566ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X0Y13.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/d_latch_8 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.123 - 0.088)
  Source Clock:         ov7670_pclk2_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/d_latch_8 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y100.YQ     Tcko                  0.522   inst_ov7670capt2/d_latch<8>
                                                       inst_ov7670capt2/d_latch_8
    RAMB16_X0Y13.DIA2    net (fanout=2)        0.843   inst_ov7670capt2/d_latch<8>
    RAMB16_X0Y13.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (0.396ns logic, 0.843ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X0Y13.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt2/d_latch_0 (FF)
  Destination:          inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.123 - 0.011)
  Source Clock:         ov7670_pclk2_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk2_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt2/d_latch_0 to inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y106.YQ     Tcko                  0.470   inst_ov7670capt2/d_latch<0>
                                                       inst_ov7670capt2/d_latch_0
    RAMB16_X0Y13.DIA0    net (fanout=3)        1.047   inst_ov7670capt2/d_latch<0>
    RAMB16_X0Y13.CLKA    Tbckd       (-Th)     0.126   inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.344ns logic, 1.047ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_11_BRB0/SR
  Logical resource: inst_ov7670capt2/address_11_BRB0/SR
  Location pin: SLICE_X31Y99.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_11_BRB0/SR
  Logical resource: inst_ov7670capt2/address_11_BRB0/SR
  Location pin: SLICE_X31Y99.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt2/address_12_BRB0/SR
  Logical resource: inst_ov7670capt2/address_12_BRB0/SR
  Location pin: SLICE_X31Y100.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns 
HIGH 50%         INPUT_JITTER 0 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.091ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_6 (SLICE_X14Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_6 (FF)
  Requirement:          20.834ns
  Data Path Delay:      8.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.188 - 0.199)
  Source Clock:         ov7670_pclk3_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X19Y69.G4      net (fanout=24)       2.492   inst_ov7670capt3/latched_vsync
    SLICE_X19Y69.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X14Y59.CE      net (fanout=15)       4.276   inst_ov7670capt3/address_not0001
    SLICE_X14Y59.CLK     Tceck                 0.555   inst_ov7670capt3/address<6>
                                                       inst_ov7670capt3/address_6
    -------------------------------------------------  ---------------------------
    Total                                      8.535ns (1.767ns logic, 6.768ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_6 (FF)
  Requirement:          41.667ns
  Data Path Delay:      7.441ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ov7670_pclk3_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y87.YQ      Tcko                  0.587   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X19Y69.G3      net (fanout=5)        1.319   inst_ov7670capt3/we_reg
    SLICE_X19Y69.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X14Y59.CE      net (fanout=15)       4.276   inst_ov7670capt3/address_not0001
    SLICE_X14Y59.CLK     Tceck                 0.555   inst_ov7670capt3/address<6>
                                                       inst_ov7670capt3/address_6
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (1.846ns logic, 5.595ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_4 (SLICE_X28Y58.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_4 (FF)
  Requirement:          20.834ns
  Data Path Delay:      7.857ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.115 - 0.199)
  Source Clock:         ov7670_pclk3_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X19Y69.G4      net (fanout=24)       2.492   inst_ov7670capt3/latched_vsync
    SLICE_X19Y69.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X28Y58.CE      net (fanout=15)       3.598   inst_ov7670capt3/address_not0001
    SLICE_X28Y58.CLK     Tceck                 0.555   inst_ov7670capt3/address<4>
                                                       inst_ov7670capt3/address_4
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (1.767ns logic, 6.090ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_4 (FF)
  Requirement:          41.667ns
  Data Path Delay:      6.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.115 - 0.186)
  Source Clock:         ov7670_pclk3_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y87.YQ      Tcko                  0.587   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X19Y69.G3      net (fanout=5)        1.319   inst_ov7670capt3/we_reg
    SLICE_X19Y69.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X28Y58.CE      net (fanout=15)       3.598   inst_ov7670capt3/address_not0001
    SLICE_X28Y58.CLK     Tceck                 0.555   inst_ov7670capt3/address<4>
                                                       inst_ov7670capt3/address_4
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (1.846ns logic, 4.917ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt3/address_5 (SLICE_X28Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/latched_vsync (FF)
  Destination:          inst_ov7670capt3/address_5 (FF)
  Requirement:          20.834ns
  Data Path Delay:      7.857ns (Levels of Logic = 1)
  Clock Path Skew:      -0.084ns (0.115 - 0.199)
  Source Clock:         ov7670_pclk3_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt3/latched_vsync to inst_ov7670capt3/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F7.IQ1               Tiockiq               0.508   ov7670_vsync3
                                                       inst_ov7670capt3/latched_vsync
    SLICE_X19Y69.G4      net (fanout=24)       2.492   inst_ov7670capt3/latched_vsync
    SLICE_X19Y69.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X28Y59.CE      net (fanout=15)       3.598   inst_ov7670capt3/address_not0001
    SLICE_X28Y59.CLK     Tceck                 0.555   inst_ov7670capt3/address<5>
                                                       inst_ov7670capt3/address_5
    -------------------------------------------------  ---------------------------
    Total                                      7.857ns (1.767ns logic, 6.090ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt3/we_reg (FF)
  Destination:          inst_ov7670capt3/address_5 (FF)
  Requirement:          41.667ns
  Data Path Delay:      6.763ns (Levels of Logic = 1)
  Clock Path Skew:      -0.071ns (0.115 - 0.186)
  Source Clock:         ov7670_pclk3_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt3/we_reg to inst_ov7670capt3/address_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y87.YQ      Tcko                  0.587   inst_ov7670capt3/we_reg
                                                       inst_ov7670capt3/we_reg
    SLICE_X19Y69.G3      net (fanout=5)        1.319   inst_ov7670capt3/we_reg
    SLICE_X19Y69.Y       Tilo                  0.704   inst_ov7670capt3/address_not0001
                                                       inst_ov7670capt3/address_not00011
    SLICE_X28Y59.CE      net (fanout=15)       3.598   inst_ov7670capt3/address_not0001
    SLICE_X28Y59.CLK     Tceck                 0.555   inst_ov7670capt3/address<5>
                                                       inst_ov7670capt3/address_5
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (1.846ns logic, 4.917ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X0Y8.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/d_latch_8 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.128 - 0.103)
  Source Clock:         ov7670_pclk3_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/d_latch_8 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y65.YQ      Tcko                  0.522   inst_ov7670capt3/d_latch<8>
                                                       inst_ov7670capt3/d_latch_8
    RAMB16_X0Y8.DIA2     net (fanout=2)        0.699   inst_ov7670capt3/d_latch<8>
    RAMB16_X0Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.396ns logic, 0.699ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y7.ADDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/address_9 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.341ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.138 - 0.095)
  Source Clock:         ov7670_pclk3_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/address_9 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y60.YQ      Tcko                  0.470   inst_ov7670capt3/address<8>
                                                       inst_ov7670capt3/address_9
    RAMB16_X0Y7.ADDRA9   net (fanout=6)        1.002   inst_ov7670capt3/address<9>
    RAMB16_X0Y7.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.339ns logic, 1.002ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X0Y6.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt3/address_7 (FF)
  Destination:          inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.345ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.136 - 0.095)
  Source Clock:         ov7670_pclk3_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk3_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt3/address_7 to inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y59.YQ      Tcko                  0.470   inst_ov7670capt3/address<7>
                                                       inst_ov7670capt3/address_7
    RAMB16_X0Y6.ADDRA7   net (fanout=6)        1.006   inst_ov7670capt3/address<7>
    RAMB16_X0Y6.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.339ns logic, 1.006ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_11_BRB0/SR
  Logical resource: inst_ov7670capt3/address_11_BRB0/SR
  Location pin: SLICE_X29Y61.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_11_BRB0/SR
  Logical resource: inst_ov7670capt3/address_11_BRB0/SR
  Location pin: SLICE_X29Y61.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt3/address_12_BRB0/SR
  Logical resource: inst_ov7670capt3/address_12_BRB0/SR
  Location pin: SLICE_X29Y62.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns 
HIGH 50%         INPUT_JITTER 0 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 682 paths analyzed, 185 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.021ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_0 (SLICE_X76Y43.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_0 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (0.173 - 0.301)
  Source Clock:         ov7670_pclk4_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X78Y55.G3      net (fanout=24)       3.376   inst_ov7670capt4/latched_vsync
    SLICE_X78Y55.Y       Tilo                  0.759   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X76Y43.CE      net (fanout=13)       0.685   inst_ov7670capt4/address_not0001
    SLICE_X76Y43.CLK     Tceck                 0.555   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (1.822ns logic, 4.061ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_0 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.173 - 0.198)
  Source Clock:         ov7670_pclk4_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y89.YQ      Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X78Y55.G4      net (fanout=5)        1.915   inst_ov7670capt4/we_reg
    SLICE_X78Y55.Y       Tilo                  0.759   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X76Y43.CE      net (fanout=13)       0.685   inst_ov7670capt4/address_not0001
    SLICE_X76Y43.CLK     Tceck                 0.555   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.901ns logic, 2.600ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_1 (SLICE_X76Y42.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_1 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (0.173 - 0.301)
  Source Clock:         ov7670_pclk4_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X78Y55.G3      net (fanout=24)       3.376   inst_ov7670capt4/latched_vsync
    SLICE_X78Y55.Y       Tilo                  0.759   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X76Y42.CE      net (fanout=13)       0.685   inst_ov7670capt4/address_not0001
    SLICE_X76Y42.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_1
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (1.822ns logic, 4.061ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_1 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.173 - 0.198)
  Source Clock:         ov7670_pclk4_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y89.YQ      Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X78Y55.G4      net (fanout=5)        1.915   inst_ov7670capt4/we_reg
    SLICE_X78Y55.Y       Tilo                  0.759   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X76Y42.CE      net (fanout=13)       0.685   inst_ov7670capt4/address_not0001
    SLICE_X76Y42.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_1
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.901ns logic, 2.600ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt4/address_3 (SLICE_X76Y42.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/latched_vsync (FF)
  Destination:          inst_ov7670capt4/address_3 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.883ns (Levels of Logic = 1)
  Clock Path Skew:      -0.128ns (0.173 - 0.301)
  Source Clock:         ov7670_pclk4_BUFGP falling at 20.833ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt4/latched_vsync to inst_ov7670capt4/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A16.IQ1              Tiockiq               0.508   ov7670_vsync4
                                                       inst_ov7670capt4/latched_vsync
    SLICE_X78Y55.G3      net (fanout=24)       3.376   inst_ov7670capt4/latched_vsync
    SLICE_X78Y55.Y       Tilo                  0.759   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X76Y42.CE      net (fanout=13)       0.685   inst_ov7670capt4/address_not0001
    SLICE_X76Y42.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_3
    -------------------------------------------------  ---------------------------
    Total                                      5.883ns (1.822ns logic, 4.061ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt4/we_reg (FF)
  Destination:          inst_ov7670capt4/address_3 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.173 - 0.198)
  Source Clock:         ov7670_pclk4_BUFGP rising at 0.000ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_ov7670capt4/we_reg to inst_ov7670capt4/address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y89.YQ      Tcko                  0.587   inst_ov7670capt4/we_reg
                                                       inst_ov7670capt4/we_reg
    SLICE_X78Y55.G4      net (fanout=5)        1.915   inst_ov7670capt4/we_reg
    SLICE_X78Y55.Y       Tilo                  0.759   inst_ov7670capt4/address_not0001
                                                       inst_ov7670capt4/address_not00011
    SLICE_X76Y42.CE      net (fanout=13)       0.685   inst_ov7670capt4/address_not0001
    SLICE_X76Y42.CLK     Tceck                 0.555   inst_ov7670capt4/address<1>
                                                       inst_ov7670capt4/address_3
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.901ns logic, 2.600ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAMB16_X1Y6.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/d_latch_8 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.209 - 0.198)
  Source Clock:         ov7670_pclk4_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/d_latch_8 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y61.YQ      Tcko                  0.522   inst_ov7670capt4/d_latch<8>
                                                       inst_ov7670capt4/d_latch_8
    RAMB16_X1Y6.DIA0     net (fanout=2)        0.694   inst_ov7670capt4/d_latch<8>
    RAMB16_X1Y6.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_init.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.396ns logic, 0.694ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y5.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/address_0 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.104 - 0.080)
  Source Clock:         ov7670_pclk4_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/address_0 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y43.YQ      Tcko                  0.522   inst_ov7670capt4/address<0>
                                                       inst_ov7670capt4/address_0
    RAMB16_X1Y5.ADDRA2   net (fanout=6)        0.768   inst_ov7670capt4/address<0>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.159ns (0.391ns logic, 0.768ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAMB16_X1Y5.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt4/address_8 (FF)
  Destination:          inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.104 - 0.083)
  Source Clock:         ov7670_pclk4_BUFGP rising at 41.667ns
  Destination Clock:    ov7670_pclk4_BUFGP rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt4/address_8 to inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y46.YQ      Tcko                  0.522   inst_ov7670capt4/address<10>
                                                       inst_ov7670capt4/address_8
    RAMB16_X1Y5.ADDRA10  net (fanout=6)        0.776   inst_ov7670capt4/address<8>
    RAMB16_X1Y5.CLKA     Tbcka       (-Th)     0.131   inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                                       inst_framebuffer4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.391ns logic, 0.776ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 41.667 ns HIGH 50%
        INPUT_JITTER 0 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_11_BRB0/SR
  Logical resource: inst_ov7670capt4/address_11_BRB0/SR
  Location pin: SLICE_X77Y47.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_11_BRB0/SR
  Logical resource: inst_ov7670capt4/address_11_BRB0/SR
  Location pin: SLICE_X77Y47.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt4/address_12_BRB0/SR
  Logical resource: inst_ov7670capt4/address_12_BRB0/SR
  Location pin: SLICE_X77Y48.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam / 0.25 HIGH 
50% INPUT_JITTER 0         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2411 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.982ns.
--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_4 (N8.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.991ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d2_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y83.YQ      Tcko                  0.587   inst_imagegen/d2<4>
                                                       inst_imagegen/d2_4
    SLICE_X35Y49.G4      net (fanout=1)        1.659   inst_imagegen/d2<4>
    SLICE_X35Y49.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X52Y28.F4      net (fanout=1)        1.654   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X52Y28.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        1.944   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (2.734ns logic, 5.257ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.488ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d3_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y49.YQ      Tcko                  0.587   inst_imagegen/d3<4>
                                                       inst_imagegen/d3_4
    SLICE_X35Y49.G1      net (fanout=1)        1.156   inst_imagegen/d3<4>
    SLICE_X35Y49.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X52Y28.F4      net (fanout=1)        1.654   inst_imagegen/RGB_out_mux0004<4>16
    SLICE_X52Y28.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        1.944   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      7.488ns (2.734ns logic, 4.754ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_4 (FF)
  Destination:          inst_imagegen/RGB_out_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.928ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d4_4 to inst_imagegen/RGB_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y43.YQ      Tcko                  0.652   inst_imagegen/d4<4>
                                                       inst_imagegen/d4_4
    SLICE_X52Y28.G2      net (fanout=1)        1.731   inst_imagegen/d4<4>
    SLICE_X52Y28.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X52Y28.F2      net (fanout=1)        0.399   inst_imagegen/RGB_out_mux0004<4>4
    SLICE_X52Y28.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<4>
                                                       inst_imagegen/RGB_out_mux0004<4>27
    N8.O1                net (fanout=1)        1.944   inst_imagegen/RGB_out_mux0004<4>
    N8.OTCLK1            Tioock                0.684   vga_rgb<4>
                                                       inst_imagegen/RGB_out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.928ns (2.854ns logic, 4.074ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_1 (U5.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.969ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d2_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y81.XQ      Tcko                  0.591   inst_imagegen/d2<1>
                                                       inst_imagegen/d2_1
    SLICE_X35Y49.F4      net (fanout=1)        1.890   inst_imagegen/d2<1>
    SLICE_X35Y49.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<1>16
                                                       inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X46Y28.F3      net (fanout=1)        1.272   inst_imagegen/RGB_out_mux0004<1>16
    SLICE_X46Y28.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.069   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      7.969ns (2.738ns logic, 5.231ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.674ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d4_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y41.XQ      Tcko                  0.592   inst_imagegen/d4<1>
                                                       inst_imagegen/d4_1
    SLICE_X46Y28.G2      net (fanout=1)        1.788   inst_imagegen/d4<1>
    SLICE_X46Y28.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X46Y28.F4      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X46Y28.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.069   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (2.794ns logic, 3.880ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d1_1 (FF)
  Destination:          inst_imagegen/RGB_out_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.557ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d1_1 to inst_imagegen/RGB_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y19.XQ      Tcko                  0.591   inst_imagegen/d1<1>
                                                       inst_imagegen/d1_1
    SLICE_X46Y28.G4      net (fanout=1)        1.672   inst_imagegen/d1<1>
    SLICE_X46Y28.Y       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X46Y28.F4      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<1>4
    SLICE_X46Y28.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<1>
                                                       inst_imagegen/RGB_out_mux0004<1>27
    U5.O1                net (fanout=1)        2.069   inst_imagegen/RGB_out_mux0004<1>
    U5.OTCLK1            Tioock                0.684   vga_rgb<1>
                                                       inst_imagegen/RGB_out_1
    -------------------------------------------------  ---------------------------
    Total                                      6.557ns (2.793ns logic, 3.764ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_imagegen/RGB_out_7 (R9.O1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d2_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.832ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d2_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.YQ      Tcko                  0.587   inst_imagegen/d2<7>
                                                       inst_imagegen/d2_7
    SLICE_X34Y49.F3      net (fanout=1)        1.888   inst_imagegen/d2<7>
    SLICE_X34Y49.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X53Y29.F3      net (fanout=1)        1.639   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X53Y29.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.571   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (2.734ns logic, 5.098ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d3_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d3_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y48.YQ      Tcko                  0.587   inst_imagegen/d3<7>
                                                       inst_imagegen/d3_7
    SLICE_X34Y49.F1      net (fanout=1)        1.098   inst_imagegen/d3<7>
    SLICE_X34Y49.X       Tilo                  0.759   inst_imagegen/RGB_out_mux0004<7>16
                                                       inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X53Y29.F3      net (fanout=1)        1.639   inst_imagegen/RGB_out_mux0004<7>16
    SLICE_X53Y29.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.571   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      7.042ns (2.734ns logic, 4.308ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_imagegen/d4_7 (FF)
  Destination:          inst_imagegen/RGB_out_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.919ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 falling at 20.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_imagegen/d4_7 to inst_imagegen/RGB_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y42.YQ      Tcko                  0.587   inst_imagegen/d4<7>
                                                       inst_imagegen/d4_7
    SLICE_X53Y29.G4      net (fanout=1)        1.646   inst_imagegen/d4<7>
    SLICE_X53Y29.Y       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X53Y29.F4      net (fanout=1)        0.023   inst_imagegen/RGB_out_mux0004<7>4
    SLICE_X53Y29.X       Tilo                  0.704   inst_imagegen/RGB_out_mux0004<7>
                                                       inst_imagegen/RGB_out_mux0004<7>27
    R9.O1                net (fanout=1)        1.571   inst_imagegen/RGB_out_mux0004<7>
    R9.OTCLK1            Tioock                0.684   vga_rgb<7>
                                                       inst_imagegen/RGB_out_7
    -------------------------------------------------  ---------------------------
    Total                                      5.919ns (2.679ns logic, 3.240ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam / 0.25 HIGH 50% INPUT_JITTER 0
        ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y1.ADDRB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_0 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.104 - 0.067)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_0 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y10.XQ      Tcko                  0.473   inst_addrgen1/addr<0>
                                                       inst_addrgen1/addr_0
    RAMB16_X1Y1.ADDRB0   net (fanout=6)        0.803   inst_addrgen1/addr<0>
    RAMB16_X1Y1.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.342ns logic, 0.803ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y1.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_6 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.104 - 0.080)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_6 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y13.YQ      Tcko                  0.522   inst_addrgen1/addr<4>
                                                       inst_addrgen1/addr_6
    RAMB16_X1Y1.ADDRB6   net (fanout=6)        0.748   inst_addrgen1/addr<6>
    RAMB16_X1Y1.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.391ns logic, 0.748ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y1.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_addrgen1/addr_10 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.104 - 0.082)
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_addrgen1/addr_10 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y15.XQ      Tcko                  0.474   inst_addrgen1/addr<10>
                                                       inst_addrgen1/addr_10
    RAMB16_X1Y1.ADDRB10  net (fanout=6)        0.810   inst_addrgen1/addr<10>
    RAMB16_X1Y1.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.343ns logic, 0.810ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam / 0.25 HIGH 50% INPUT_JITTER 0
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<1>/SR
  Logical resource: inst_imagegen/RGB_out_1/SR
  Location pin: U5.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_rgb<4>/SR
  Logical resource: inst_imagegen/RGB_out_4/SR
  Location pin: N8.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      8.457ns|      3.996ns|            0|            0|         4617|         2411|
| TS_clk251                     |     40.000ns|     15.982ns|          N/A|            0|            0|         2411|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    8.457|    7.991|    6.038|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.652|    5.667|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    5.858|    5.027|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    7.441|    8.546|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    5.972|    6.011|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9756 paths, 0 nets, and 3321 connections

Design statistics:
   Minimum period:  17.091ns{1}   (Maximum frequency:  58.510MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug  1 12:32:06 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 391 MB



