// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_drain_IO_L3_out_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_drain_C_drain_IO_L2_out_0_x0135_dout,
        fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n,
        fifo_C_drain_C_drain_IO_L2_out_0_x0135_read,
        C_address0,
        C_ce0,
        C_we0,
        C_d0
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] fifo_C_drain_C_drain_IO_L2_out_0_x0135_dout;
input   fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n;
output   fifo_C_drain_C_drain_IO_L2_out_0_x0135_read;
output  [9:0] C_address0;
output   C_ce0;
output   C_we0;
output  [31:0] C_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_drain_C_drain_IO_L2_out_0_x0135_read;
reg C_ce0;
reg C_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n;
wire    ap_CS_fsm_state4;
wire   [10:0] i_V_2_fu_109_p2;
reg   [10:0] i_V_2_reg_152;
wire    ap_CS_fsm_state2;
wire   [3:0] add_ln691_fu_121_p2;
reg   [3:0] add_ln691_reg_160;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln878_fu_127_p1;
reg   [63:0] zext_ln878_reg_165;
reg   [2:0] mem_data_split_V_address0;
reg    mem_data_split_V_ce0;
reg    mem_data_split_V_we0;
wire   [31:0] mem_data_split_V_d0;
wire   [31:0] mem_data_split_V_q0;
reg   [10:0] i_V_reg_86;
reg    ap_block_state1;
wire    ap_CS_fsm_state5;
reg   [3:0] p_V_reg_98;
wire   [0:0] icmp_ln878_fu_115_p2;
wire   [63:0] zext_ln534_fu_142_p1;
wire   [0:0] icmp_ln878_2_fu_131_p2;
reg   [4:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
end

top_C_drain_IO_L3_out_x0_mem_data_split_V #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
mem_data_split_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_data_split_V_address0),
    .ce0(mem_data_split_V_ce0),
    .we0(mem_data_split_V_we0),
    .d0(mem_data_split_V_d0),
    .q0(mem_data_split_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln878_fu_115_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_V_reg_86 <= i_V_2_reg_152;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_V_reg_86 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_fu_115_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_V_reg_98 <= 4'd0;
    end else if (((fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_V_reg_98 <= add_ln691_reg_160;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_reg_160 <= add_ln691_fu_121_p2;
        zext_ln878_reg_165[3 : 0] <= zext_ln878_fu_127_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_2_reg_152 <= i_V_2_fu_109_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        C_we0 = 1'b1;
    end else begin
        C_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_115_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_115_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n = fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_0_x0135_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_C_drain_C_drain_IO_L2_out_0_x0135_read = 1'b1;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_0_x0135_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mem_data_split_V_address0 = zext_ln878_reg_165;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        mem_data_split_V_address0 = 64'd0;
    end else begin
        mem_data_split_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4)))) begin
        mem_data_split_V_ce0 = 1'b1;
    end else begin
        mem_data_split_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        mem_data_split_V_we0 = 1'b1;
    end else begin
        mem_data_split_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln878_fu_115_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln878_2_fu_131_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((fifo_C_drain_C_drain_IO_L2_out_0_x0135_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = zext_ln534_fu_142_p1;

assign C_d0 = mem_data_split_V_q0;

assign add_ln691_fu_121_p2 = (p_V_reg_98 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign i_V_2_fu_109_p2 = (i_V_reg_86 + 11'd1);

assign icmp_ln878_2_fu_131_p2 = ((p_V_reg_98 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_115_p2 = ((i_V_reg_86 == 11'd1024) ? 1'b1 : 1'b0);

assign mem_data_split_V_d0 = fifo_C_drain_C_drain_IO_L2_out_0_x0135_dout[31:0];

assign zext_ln534_fu_142_p1 = i_V_reg_86;

assign zext_ln878_fu_127_p1 = p_V_reg_98;

always @ (posedge ap_clk) begin
    zext_ln878_reg_165[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_C_drain_IO_L3_out_x0
