Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.53 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Reading design: RISC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RISC.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RISC"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : RISC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\program_counter.v" into library work
Parsing module <program_counter>.
Analyzing Verilog file "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\instruction_register.v" into library work
Parsing module <instruction_register>.
Analyzing Verilog file "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\arithmetic_logic_unit.v" into library work
Parsing module <arithmetic_logic_unit>.
Analyzing Verilog file "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\accumulator.v" into library work
Parsing module <accumulator>.
Analyzing Verilog file "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\RISC.v" into library work
Parsing module <RISC>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <RISC>.

Elaborating module <decoder>.

Elaborating module <program_counter>.

Elaborating module <instruction_register>.
WARNING:HDLCompiler:1127 - "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\RISC.v" Line 39: Assignment to adir ignored, since the identifier is never used

Elaborating module <accumulator>.

Elaborating module <arithmetic_logic_unit>.

Elaborating module <memory>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RISC>.
    Related source file is "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\RISC.v".
INFO:Xst:3210 - "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\RISC.v" line 39: Output port <adir> of the instance <d3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <RISC> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\decoder.v".
    Found 1-bit register for signal <MRd>.
    Found 1-bit register for signal <ld_pc>.
    Found 1-bit register for signal <Inc_pc>.
    Found 1-bit register for signal <ld_IR>.
    Found 1-bit register for signal <Ld_acc>.
    Found 1-bit register for signal <ALU_setup>.
    Found 1-bit register for signal <Mwr>.
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count[2]_GND_2_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
Unit <decoder> synthesized.

Synthesizing Unit <program_counter>.
    Related source file is "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\program_counter.v".
    Found 5-bit register for signal <adpc>.
    Found 5-bit adder for signal <adpc[4]_GND_3_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <program_counter> synthesized.

Synthesizing Unit <instruction_register>.
    Related source file is "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\instruction_register.v".
    Found 3-bit register for signal <opcode>.
    Found 13-bit register for signal <adir>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <instruction_register> synthesized.

Synthesizing Unit <accumulator>.
    Related source file is "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\accumulator.v".
    Found 32-bit register for signal <acout>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <accumulator> synthesized.

Synthesizing Unit <arithmetic_logic_unit>.
    Related source file is "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\arithmetic_logic_unit.v".
    Found 6-bit register for signal <temp>.
    Found 32-bit register for signal <alout>.
    Found 32-bit subtractor for signal <acout[31]_B_in[31]_sub_35_OUT> created at line 107.
    Found 2-bit adder for signal <n0128[1:0]> created at line 52.
    Found 3-bit adder for signal <n0131[2:0]> created at line 52.
    Found 4-bit adder for signal <n0134[3:0]> created at line 52.
    Found 5-bit adder for signal <n0137[4:0]> created at line 52.
    Found 32-bit adder for signal <acout[31]_B_in[31]_add_33_OUT> created at line 106.
    Found 6-bit adder for signal <_n0226> created at line 52.
    Found 6-bit adder for signal <_n0227> created at line 52.
    Found 6-bit adder for signal <_n0228> created at line 52.
    Found 6-bit adder for signal <_n0229> created at line 52.
    Found 6-bit adder for signal <_n0230> created at line 52.
    Found 6-bit adder for signal <_n0231> created at line 52.
    Found 6-bit adder for signal <_n0232> created at line 52.
    Found 6-bit adder for signal <_n0233> created at line 52.
    Found 6-bit adder for signal <_n0234> created at line 52.
    Found 6-bit adder for signal <_n0235> created at line 52.
    Found 6-bit adder for signal <_n0236> created at line 52.
    Found 6-bit adder for signal <_n0237> created at line 52.
    Found 6-bit adder for signal <_n0238> created at line 52.
    Found 6-bit adder for signal <_n0239> created at line 52.
    Found 6-bit adder for signal <_n0240> created at line 52.
    Found 6-bit adder for signal <_n0241> created at line 52.
    Found 6-bit adder for signal <_n0242> created at line 52.
    Found 6-bit adder for signal <_n0243> created at line 52.
    Found 6-bit adder for signal <_n0244> created at line 52.
    Found 6-bit adder for signal <_n0245> created at line 52.
    Found 6-bit adder for signal <_n0246> created at line 52.
    Found 6-bit adder for signal <_n0247> created at line 52.
    Found 6-bit adder for signal <_n0248> created at line 52.
    Found 6-bit adder for signal <_n0249> created at line 52.
    Found 6-bit adder for signal <_n0250> created at line 52.
    Found 6-bit adder for signal <_n0251> created at line 52.
    Found 6-bit adder for signal <BUS_0005_GND_6_o_add_31_OUT> created at line 52.
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
Unit <arithmetic_logic_unit> synthesized.

Synthesizing Unit <memory>.
    Related source file is "F:\VHDL\PROGRAMS\Project_Final\major_project_programs\major_project_programs\memory.v".
WARNING:Xst:647 - Input <add<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x32-bit single-port RAM <Mram_mem> for signal <mem>.
    Found 32-bit register for signal <mdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <memory> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x32-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 34
 2-bit adder                                           : 1
 3-bit adder                                           : 2
 32-bit addsub                                         : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 6-bit adder                                           : 27
# Registers                                            : 15
 1-bit register                                        : 7
 13-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 3
 5-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 14
 32-bit 2-to-1 multiplexer                             : 21
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <arithmetic_logic_unit>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0005_GND_6_o_add_31_OUT_Madd1> :
 	<Madd__n0227> in block <arithmetic_logic_unit>, 	<Madd__n0228_Madd> in block <arithmetic_logic_unit>, 	<Madd__n0232> in block <arithmetic_logic_unit>, 	<Madd__n0233_Madd> in block <arithmetic_logic_unit>, 	<Madd__n0229> in block <arithmetic_logic_unit>, 	<Madd__n0234_Madd> in block <arithmetic_logic_unit>, 	<Madd__n0237> in block <arithmetic_logic_unit>, 	<Madd__n0238_Madd> in block <arithmetic_logic_unit>, 	<Madd__n0239> in block <arithmetic_logic_unit>, 	<Madd__n0241_Madd> in block <arithmetic_logic_unit>, 	<Madd__n0244> in block <arithmetic_logic_unit>, 	<Madd__n0245_Madd> in block <arithmetic_logic_unit>, 	<Madd__n0247> in block <arithmetic_logic_unit>, 	<Madd__n0248_Madd> in block <arithmetic_logic_unit>, 	<Madd_n0128[1:0]> in block <arithmetic_logic_unit>, 	<Madd_n0134[3:0]_Madd> in block <arithmetic_logic_unit>, 	<Madd_BUS_0005_GND_6_o_add_31_OUT_Madd> in block <arithmetic_logic_unit>.
	The following adders/subtractors are grouped into adder tree <Madd__n02511> :
 	<Madd__n0235> in block <arithmetic_logic_unit>, 	<Madd__n0242> in block <arithmetic_logic_unit>, 	<Madd__n0249> in block <arithmetic_logic_unit>.
Unit <arithmetic_logic_unit> synthesized (advanced).

Synthesizing (advanced) Unit <decoder>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <decoder> synthesized (advanced).

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <add>           |          |
    |     diA            | connected to signal <data>          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

Synthesizing (advanced) Unit <program_counter>.
The following registers are absorbed into counter <adpc>: 1 register on signal <adpc>.
Unit <program_counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x32-bit single-port distributed RAM                 : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Adder Trees                                          : 1
 6-bit / 23-inputs adder tree                          : 1
# Counters                                             : 2
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 125
 Flip-Flops                                            : 125
# Multiplexers                                         : 34
 1-bit 2-to-1 multiplexer                              : 13
 32-bit 2-to-1 multiplexer                             : 21
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RISC> ...

Optimizing unit <accumulator> ...

Optimizing unit <arithmetic_logic_unit> ...

Optimizing unit <instruction_register> ...

Optimizing unit <memory> ...

Optimizing unit <decoder> ...
WARNING:Xst:2677 - Node <d3/adir_15> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_14> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_13> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_12> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_11> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_10> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_9> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_8> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_7> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_6> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_5> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_4> of sequential type is unconnected in block <RISC>.
WARNING:Xst:2677 - Node <d3/adir_3> of sequential type is unconnected in block <RISC>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RISC, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 120
 Flip-Flops                                            : 120

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RISC.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 294
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 14
#      LUT3                        : 80
#      LUT4                        : 43
#      LUT5                        : 55
#      LUT6                        : 35
#      MUXCY                       : 31
#      MUXF7                       : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 120
#      FDE                         : 13
#      FDR                         : 3
#      FDRE                        : 104
# RAMS                             : 32
#      RAM32X1S                    : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 107
#      IBUF                        : 70
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:             120  out of  408000     0%  
 Number of Slice LUTs:                  261  out of  204000     0%  
    Number used as Logic:               229  out of  204000     0%  
    Number used as Memory:               32  out of  70200     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    264
   Number with an unused Flip Flop:     144  out of    264    54%  
   Number with an unused LUT:             3  out of    264     1%  
   Number of fully used LUT-FF pairs:   117  out of    264    44%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         120
 Number of bonded IOBs:                 108  out of    600    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 152   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.867ns (Maximum Frequency: 535.476MHz)
   Minimum input arrival time before clock: 6.041ns
   Maximum output required time after clock: 0.534ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.867ns (frequency: 535.476MHz)
  Total number of paths / destination ports: 2447 / 329
-------------------------------------------------------------------------
Delay:               1.867ns (Levels of Logic = 34)
  Source:            d3/opcode_0 (FF)
  Destination:       d5/alout_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: d3/opcode_0 to d5/alout_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            85   0.232   0.404  d3/opcode_0 (d3/opcode_0)
     LUT3:I2->O            1   0.043   0.000  d5/Maddsub__n0258_lut<0> (d5/Maddsub__n0258_lut<0>)
     MUXCY:S->O            1   0.230   0.000  d5/Maddsub__n0258_cy<0> (d5/Maddsub__n0258_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<1> (d5/Maddsub__n0258_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<2> (d5/Maddsub__n0258_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<3> (d5/Maddsub__n0258_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<4> (d5/Maddsub__n0258_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<5> (d5/Maddsub__n0258_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<6> (d5/Maddsub__n0258_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<7> (d5/Maddsub__n0258_cy<7>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<8> (d5/Maddsub__n0258_cy<8>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<9> (d5/Maddsub__n0258_cy<9>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<10> (d5/Maddsub__n0258_cy<10>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<11> (d5/Maddsub__n0258_cy<11>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<12> (d5/Maddsub__n0258_cy<12>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<13> (d5/Maddsub__n0258_cy<13>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<14> (d5/Maddsub__n0258_cy<14>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<15> (d5/Maddsub__n0258_cy<15>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<16> (d5/Maddsub__n0258_cy<16>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<17> (d5/Maddsub__n0258_cy<17>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<18> (d5/Maddsub__n0258_cy<18>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<19> (d5/Maddsub__n0258_cy<19>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<20> (d5/Maddsub__n0258_cy<20>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<21> (d5/Maddsub__n0258_cy<21>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<22> (d5/Maddsub__n0258_cy<22>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<23> (d5/Maddsub__n0258_cy<23>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<24> (d5/Maddsub__n0258_cy<24>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<25> (d5/Maddsub__n0258_cy<25>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<26> (d5/Maddsub__n0258_cy<26>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<27> (d5/Maddsub__n0258_cy<27>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<28> (d5/Maddsub__n0258_cy<28>)
     MUXCY:CI->O           1   0.012   0.000  d5/Maddsub__n0258_cy<29> (d5/Maddsub__n0258_cy<29>)
     MUXCY:CI->O           0   0.012   0.000  d5/Maddsub__n0258_cy<30> (d5/Maddsub__n0258_cy<30>)
     XORCY:CI->O           1   0.251   0.289  d5/Maddsub__n0258_xor<31> (d5/_n0258<31>)
     LUT5:I4->O            1   0.043   0.000  d5/Mmux_opcode[2]_alout[31]_wide_mux_38_OUT253 (d5/opcode[2]_alout[31]_wide_mux_38_OUT<31>)
     FDRE:D                   -0.001          d5/alout_31
    ----------------------------------------
    Total                      1.867ns (1.174ns logic, 0.693ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5162 / 420
-------------------------------------------------------------------------
Offset:              6.041ns (Levels of Logic = 12)
  Source:            B<14> (PAD)
  Destination:       d5/temp_5 (FF)
  Destination Clock: clk rising

  Data Path: B<14> to d5/temp_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.000   0.475  B_14_IBUF (B_14_IBUF)
     LUT4:I0->O            4   0.043   0.564  d5/ADDERTREE_INTERNAL_Madd8_lut<0>1 (d5/ADDERTREE_INTERNAL_Madd8_lut<0>)
     LUT6:I0->O            2   0.043   0.460  d5/ADDERTREE_INTERNAL_Madd91 (d5/ADDERTREE_INTERNAL_Madd9)
     LUT6:I2->O            2   0.043   0.555  d5/ADDERTREE_INTERNAL_Madd9_lut<0>11 (d5/ADDERTREE_INTERNAL_Madd9_lut<0>1)
     LUT6:I0->O            3   0.043   0.299  d5/ADDERTREE_INTERNAL_Madd9_xor<0>21 (d5/ADDERTREE_INTERNAL_Madd_19)
     LUT3:I2->O            2   0.043   0.554  d5/ADDERTREE_INTERNAL_Madd10_lut<0>121 (d5/ADDERTREE_INTERNAL_Madd10_lut<0>12)
     LUT6:I0->O            2   0.043   0.546  d5/ADDERTREE_INTERNAL_Madd10_cy<0>21 (d5/ADDERTREE_INTERNAL_Madd10_cy<0>1)
     LUT5:I0->O            3   0.043   0.552  d5/ADDERTREE_INTERNAL_Madd10_cy<0>31 (d5/ADDERTREE_INTERNAL_Madd10_cy<0>2)
     LUT5:I0->O            2   0.043   0.461  d5/ADDERTREE_INTERNAL_Madd10_xor<0>41 (d5/ADDERTREE_INTERNAL_Madd_310)
     LUT4:I0->O            2   0.043   0.546  d5/ADDERTREE_INTERNAL_Madd21_lut<3>1 (d5/ADDERTREE_INTERNAL_Madd21_lut<3>)
     LUT5:I0->O            2   0.043   0.554  d5/ADDERTREE_INTERNAL_Madd21_cy<3>1 (d5/ADDERTREE_INTERNAL_Madd21_cy<3>)
     LUT6:I0->O            1   0.043   0.000  d5/ADDERTREE_INTERNAL_Madd21_xor<4>11 (d5/ADDERTREE_INTERNAL_Madd_421)
     FDE:D                    -0.001          d5/temp_4
    ----------------------------------------
    Total                      6.041ns (0.473ns logic, 5.568ns route)
                                       (7.8% logic, 92.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 37 / 37
-------------------------------------------------------------------------
Offset:              0.534ns (Levels of Logic = 1)
  Source:            d2/adpc_0 (FF)
  Destination:       adpc<0> (PAD)
  Source Clock:      clk rising

  Data Path: d2/adpc_0 to adpc<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.232   0.302  d2/adpc_0 (d2/adpc_0)
     OBUF:I->O                 0.000          adpc_0_OBUF (adpc<0>)
    ----------------------------------------
    Total                      0.534ns (0.232ns logic, 0.302ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.867|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 42.00 secs
Total CPU time to Xst completion: 41.10 secs
 
--> 

Total memory usage is 4649288 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    2 (   0 filtered)

