INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:46:12 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.215ns period=8.430ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.215ns period=8.430ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.430ns  (clk rise@8.430ns - clk rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.527ns (30.523%)  route 5.752ns (69.477%))
  Logic Levels:           23  (CARRY4=11 LUT2=2 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.913 - 8.430 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2483, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
                         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     0.734 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, unplaced)        0.499     1.233    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
                         LUT5 (Prop_lut5_I0_O)        0.119     1.352 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, unplaced)         0.000     1.352    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.598 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.007     1.605    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.655 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.655    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.705 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.705    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.755 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     1.755    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.805 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     1.805    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     1.959 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=5, unplaced)         0.484     2.443    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     2.563 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=34, unplaced)        0.317     2.880    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_7
                         LUT6 (Prop_lut6_I5_O)        0.043     2.923 f  lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_2/O
                         net (fo=1, unplaced)         0.506     3.429    lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_2_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.472 f  lsq1/handshake_lsq_lsq1_core/dataReg[28]_i_1/O
                         net (fo=2, unplaced)         0.255     3.727    load2/data_tehb/control/EffSub_c1_reg[28]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.770 f  load2/data_tehb/control/ltOp_carry__2_i_16/O
                         net (fo=7, unplaced)         0.740     4.510    load2/data_tehb/control/dataReg_reg[28]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.553 r  load2/data_tehb/control/ltOp_carry__1_i_10/O
                         net (fo=6, unplaced)         0.276     4.829    load2/data_tehb/control/ltOp_carry__1_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.043     4.872 r  load2/data_tehb/control/level4_c1[23]_i_4/O
                         net (fo=51, unplaced)        0.327     5.199    load2/data_tehb/control/level4_c1[23]_i_4_n_0
                         LUT3 (Prop_lut3_I1_O)        0.043     5.242 f  load2/data_tehb/control/level4_c1[2]_i_4/O
                         net (fo=5, unplaced)         0.272     5.514    load2/data_tehb/control/dataReg_reg[15]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.557 r  load2/data_tehb/control/ltOp_carry__1_i_4/O
                         net (fo=1, unplaced)         0.173     5.730    addf0/operator/ltOp_carry__2_0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     6.006 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     6.006    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.056 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.056    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.191 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, unplaced)        0.265     6.456    addf0/operator/CO[0]
                         LUT2 (Prop_lut2_I0_O)        0.131     6.587 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, unplaced)         0.000     6.587    addf0/operator/i__carry_i_4_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.284     6.871 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     6.878    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     6.994 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=5, unplaced)         0.733     7.727    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
                         LUT5 (Prop_lut5_I1_O)        0.126     7.853 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, unplaced)        0.295     8.148    load2/data_tehb/control/level4_c1_reg[9]_0
                         LUT3 (Prop_lut3_I1_O)        0.043     8.191 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, unplaced)        0.596     8.787    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.430     8.430 r  
                                                      0.000     8.430 r  clk (IN)
                         net (fo=2483, unset)         0.483     8.913    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     8.913    
                         clock uncertainty           -0.035     8.877    
                         FDRE (Setup_fdre_C_R)       -0.294     8.583    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 -0.204    




